set TOP_DESIGN feather_top
feather_top
set source_dir ../RTL
../RTL
set lib_setup_dir {../lib_setup}
../lib_setup
echo "\nSet Library\n"

Set Library

#set Library "rtl";
set MY_LIB WORK
WORK
define_design_lib $MY_LIB -path ./work
1
# Update the dc_setup.tcl files if you want to choose a different library
source -verbose -echo ${lib_setup_dir}/dc_setup_svt.tcl
set search_path "."
.
# Set Library Paths
# TSMC std cell libs are in following directories
# /home/green1/DKIT/tsmc_muse/IP/TSMC<process_node>_STD_CELLS/custom_utils_ck/tsmc_ip/<library_name>/nldm/<library_name><process_corner><op_voltage><op_temp>.db
#
# Following example is for TMSC 28nm Std Cell Library
# <process_node>        : 28
# <library_name>        : tcbn28hpcplusbwp30p140
# <process_corner>      : tt
# <op_voltage>          : 0.8V
# <op_temp>             : 25C
set target_library {/usr/scratch/TSMC_LIB/tcbn28hpcplusbwp30p140_190a/tcbn28hpcplusbwp30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p8v25c.db}
/usr/scratch/TSMC_LIB/tcbn28hpcplusbwp30p140_190a/tcbn28hpcplusbwp30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p8v25c.db
set synthetic_library {/usr/scratch/TSMC_LIB/tcbn28hpcplusbwp30p140_190a/tcbn28hpcplusbwp30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p8v25c.db}
/usr/scratch/TSMC_LIB/tcbn28hpcplusbwp30p140_190a/tcbn28hpcplusbwp30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p8v25c.db
set link_library {/usr/scratch/TSMC_LIB/tcbn28hpcplusbwp30p140_190a/tcbn28hpcplusbwp30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p8v25c.db}
/usr/scratch/TSMC_LIB/tcbn28hpcplusbwp30p140_190a/tcbn28hpcplusbwp30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p8v25c.db
# set link_library {* /home/sl186/Jiaming/tcbn28hpcplusbwp30p140tt0p8v25c.db}
# set target_library {/home/sl186/Jiaming/tcbn28hpcplusbwp30p140tt0p8v25c.db}
# set synthetic_library "/usr/scratch/jianming/AreaPower/sequential_circuit/lib/NanGate_15nm_OCL.db"
# set link_library "/usr/scratch/jianming/AreaPower/sequential_circuit/lib/NanGate_15nm_OCL.db"
# set target_library "/usr/scratch/jianming/AreaPower/sequential_circuit/lib/NanGate_15nm_OCL.db"
# report_lib "/usr/scratch/jianming/AreaPower/sequential_circuit/lib/NanGate_15nm_OCL.db"
set generic_symbol_library [list generic.sdb]
generic.sdb
set synthetic_library [list dw_foundation.sldb ]
dw_foundation.sldb
set link_library [concat \
        [concat "*" $target_library] $synthetic_library]
* /usr/scratch/TSMC_LIB/tcbn28hpcplusbwp30p140_190a/tcbn28hpcplusbwp30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p8v25c.db dw_foundation.sldb
* /usr/scratch/TSMC_LIB/tcbn28hpcplusbwp30p140_190a/tcbn28hpcplusbwp30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p8v25c.db dw_foundation.sldb
analyze [glob ${source_dir}/*v] -format sverilog -work $MY_LIB 
Running PRESTO HDLC
Compiling source file ../RTL/birrd_2x2_simple_cmd_flow_seq.v
Compiling source file ../RTL/birrd_2x2_simple_last_cmd_flow_seq.v
Compiling source file ../RTL/birrd_simple_cmd_flow_seq.v
Compiling source file ../RTL/feather_pe.v
Warning:  ../RTL/feather_pe.v:205: the undeclared symbol 'w_weight_sel_and_use_is_equal' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ../RTL/o_bus_autopick_seq.v
Compiling source file ../RTL/sram_bank_sp.v
Compiling source file ../RTL/sram_sp_2d_array.v
Compiling source file ../RTL/feather_top.v
Compiling source file ../RTL/feather_controller.v
Presto compilation completed successfully.
Loading db file '/usr/scratch/TSMC_LIB/tcbn28hpcplusbwp30p140_190a/tcbn28hpcplusbwp30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p8v25c.db'
Loading db file '/tools/software/synopsys/syn/latest/libraries/syn/dw_foundation.sldb'
1
read_file ${source_dir}/${TOP_DESIGN}.v
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading db file '/tools/software/synopsys/syn/latest/libraries/syn/gtech.db'
Loading db file '/tools/software/synopsys/syn/latest/libraries/syn/standard.sldb'
  Loading link library 'tcbn28hpcplusbwp30p140tt0p8v25c'
  Loading link library 'gtech'
Loading verilog file '/usr/scratch/anirudh/lambda__git/lambda/lambda/syn/RTL/sandbox/lambda_pnr_experiments/top/RTL/feather_top.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /usr/scratch/anirudh/lambda__git/lambda/lambda/syn/RTL/sandbox/lambda_pnr_experiments/top/RTL/feather_top.v
Presto compilation completed successfully.
Current design is now '/usr/scratch/anirudh/lambda__git/lambda/lambda/syn/RTL/sandbox/lambda_pnr_experiments/top/RTL/feather_top.db:feather_top'
Loaded 1 design.
Current design is 'feather_top'.
feather_top
analyze -work WORK -f sverilog ${source_dir}/${TOP_DESIGN}.v
Running PRESTO HDLC
Compiling source file ../RTL/feather_top.v
Presto compilation completed successfully.
1
set current_design $TOP_DESIGN
feather_top
# convert to technology independent logic (GTECH)
elaborate ${TOP_DESIGN}
Running PRESTO HDLC
Presto compilation completed successfully. (feather_top)
Elaborated 1 design.
Current design is now 'feather_top'.
Information: Building the design 'sram_sp_2d_array' instantiated from design 'feather_top' with
        the parameters "SRAM_BANK_DATA_WIDTH=32,SRAM_BANK_ADDR_WIDTH=2,SRAM_BANK_DEPTH=4,NUM_BANK=1". (HDL-193)
Warning:  ../RTL/sram_sp_2d_array.v:91: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully. (sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1)
Information: Building the design 'sram_sp_2d_array' instantiated from design 'feather_top' with
        the parameters "SRAM_BANK_DATA_WIDTH=8,SRAM_BANK_ADDR_WIDTH=2,SRAM_BANK_DEPTH=4,NUM_BANK=4". (HDL-193)
Warning:  ../RTL/sram_sp_2d_array.v:91: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully. (sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4)
Information: Building the design 'sram_sp_2d_array' instantiated from design 'feather_top' with
        the parameters "SRAM_BANK_DATA_WIDTH=12,SRAM_BANK_ADDR_WIDTH=2,SRAM_BANK_DEPTH=4,NUM_BANK=1". (HDL-193)
Warning:  ../RTL/sram_sp_2d_array.v:91: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully. (sram_sp_2d_array_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1)
Information: Building the design 'sram_sp_2d_array' instantiated from design 'feather_top' with
        the parameters "SRAM_BANK_DATA_WIDTH=32,SRAM_BANK_ADDR_WIDTH=2,SRAM_BANK_DEPTH=4,NUM_BANK=4". (HDL-193)
Warning:  ../RTL/sram_sp_2d_array.v:91: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully. (sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4)
Information: Building the design 'feather_controller' instantiated from design 'feather_top' with
        the parameters "WEIGHTS_DATA_WIDTH=32,WEIGHTS_NUM_BANKS=1,WEIGHTS_SRAM_DATA_WIDTH=32,WEIGHTS_SRAM_BANK_ADDR_WIDTH=2,WEIGHTS_SRAM_ADDR_WIDTH=2,IACTS_DATA_WIDTH=8,IACTS_NUM_BANKS=4,IACTS_SRAM_DATA_WIDTH=32,IACTS_SRAM_BANK_ADDR_WIDTH=2,IACTS_SRAM_ADDR_WIDTH=8,SCALE_VALUE_WIDTH=32,PE_OUTPUT_WIDTH=32,DPE_COL_NUM=4,DPE_ROW_NUM=4,LOG2_DPE_COL_NUM=2,LOG2_DPE_ROW_NUM=2,OACTS_DATA_WIDTH=8,OUTBUF_DATA_WIDTH=32,OUTBUF_NUM_BANKS=4,OUTBUF_SRAM_DATA_WIDTH=128,OUTBUF_SRAM_BANK_ADDR_WIDTH=2,OUTBUF_SRAM_ADDR_WIDTH=8,INSTR_SRAM_BANK_ADDR_WIDTH=2". (HDL-193)
Warning:  ../RTL/feather_controller.v:692: signed to unsigned conversion occurs. (VER-318)
Warning:  ../RTL/feather_controller.v:711: signed to unsigned conversion occurs. (VER-318)
Warning:  ../RTL/feather_controller.v:720: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/feather_controller.v:739: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/feather_controller.v:753: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/feather_controller.v:760: signed to unsigned assignment occurs. (VER-318)
Warning:  ../RTL/feather_controller.v:918: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 345 in file
        '../RTL/feather_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           366            |    auto/auto     |
|           485            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 line 345 in file
                '../RTL/feather_controller.v'.
=============================================================================================
|           Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=============================================================================================
| r_weights_buf_ping_pong_state_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_scale_val_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|         r_weights_zp_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_iacts_zp_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|         r_birrd_instr_reg         | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_iacts_pingpong_rd_addr_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_weights_pingpong_rd_addr_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_weights_ping_pong_sel_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|           r_pe_sel_reg            | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|       r_weights_to_use_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_acts_buf_ping_pong_state_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
=============================================================================================

Inferred memory devices in process
        in routine feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 line 789 in file
                '../RTL/feather_controller.v'.
===============================================================================================
|            Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================================
|       r_partial_sum_done_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_outbuf_sram_a_wr_data_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|         r_o_birrd_data_reg          | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|       r_o_birrd_data_prev_reg       | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|       r_oacts_post_quant_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_o_birrd_data_for_mul_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  r_outbuf_sram_a_wr_addr_temp_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_outbuf_sram_a_wr_addr_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_oacts_wr_addr_to_pingpong_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r_outbuf_sram_b_rd_addr_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_bypass_to_scale_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_mul_with_scale_reg         | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_mul_with_scale_and_store_oact_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    r_o_birrd_data_bus_valid_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================================
Presto compilation completed successfully. (feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2)
Warning: Filename too long >255 chars. Renaming file:
'/usr/scratch/anirudh/lambda__git/lambda/lambda/syn/RTL/sandbox/lambda_pnr_experiments/top/scripts/work/FEATHER_CONTROLLER_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2.mr'
to
'/usr/scratch/anirudh/lambda__git/lambda/lambda/syn/RTL/sandbox/lambda_pnr_experiments/top/scripts/work/FEATHER_CONTROLLER_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32__D4D05F81F42604CFE6088A5D6EA3C7EDF4C1D7F6054DA858_000.mr'
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=0,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
=========================================================================================================================================================================
|                                                          block name/line                                                            | Inputs | Outputs | # sel inputs |
=========================================================================================================================================================================
| feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
=========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=1,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
=========================================================================================================================================================================
|                                                          block name/line                                                            | Inputs | Outputs | # sel inputs |
=========================================================================================================================================================================
| feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
=========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=2,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
=========================================================================================================================================================================
|                                                          block name/line                                                            | Inputs | Outputs | # sel inputs |
=========================================================================================================================================================================
| feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
=========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=3,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
=========================================================================================================================================================================
|                                                          block name/line                                                            | Inputs | Outputs | # sel inputs |
=========================================================================================================================================================================
| feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
=========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'o_bus_autopick_seq' instantiated from design 'feather_top' with
        the parameters "NUM_INPUT_DATA=4,DATA_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32 line 80 in file
                '../RTL/o_bus_autopick_seq.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| o_data_bus_inner_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32 line 89 in file
                '../RTL/o_bus_autopick_seq.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  o_valid_inner_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=4,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
=========================================================================================================================================================================
|                                                          block name/line                                                            | Inputs | Outputs | # sel inputs |
=========================================================================================================================================================================
| feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
=========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=5,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
=========================================================================================================================================================================
|                                                          block name/line                                                            | Inputs | Outputs | # sel inputs |
=========================================================================================================================================================================
| feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
=========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=6,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
=========================================================================================================================================================================
|                                                          block name/line                                                            | Inputs | Outputs | # sel inputs |
=========================================================================================================================================================================
| feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
=========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=7,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
=========================================================================================================================================================================
|                                                          block name/line                                                            | Inputs | Outputs | # sel inputs |
=========================================================================================================================================================================
| feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
=========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=8,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
=========================================================================================================================================================================
|                                                          block name/line                                                            | Inputs | Outputs | # sel inputs |
=========================================================================================================================================================================
| feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
=========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=9,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
=========================================================================================================================================================================
|                                                          block name/line                                                            | Inputs | Outputs | # sel inputs |
=========================================================================================================================================================================
| feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
=========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=10,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
==========================================================================================================================================================================
|                                                           block name/line                                                            | Inputs | Outputs | # sel inputs |
==========================================================================================================================================================================
| feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
==========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=11,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
==========================================================================================================================================================================
|                                                           block name/line                                                            | Inputs | Outputs | # sel inputs |
==========================================================================================================================================================================
| feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
==========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=12,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
==========================================================================================================================================================================
|                                                           block name/line                                                            | Inputs | Outputs | # sel inputs |
==========================================================================================================================================================================
| feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
==========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=13,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
==========================================================================================================================================================================
|                                                           block name/line                                                            | Inputs | Outputs | # sel inputs |
==========================================================================================================================================================================
| feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
==========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=14,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
==========================================================================================================================================================================
|                                                           block name/line                                                            | Inputs | Outputs | # sel inputs |
==========================================================================================================================================================================
| feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
==========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'feather_pe' instantiated from design 'feather_top' with
        the parameters "THIS_PE_ID=15,IACTS_DATA_WIDTH=8,WEIGHTS_DATA_WIDTH=8,WEIGHTS_DEPTH=4,LOG2_WEIGHTS_DEPTH=2,PE_SEL_WIDTH=4,PE_OUTPUT_WIDTH=32". (HDL-193)

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 120 in file
                '../RTL/feather_pe.v'.
===========================================================================================
|          Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================
| r_local_weights_buffer_ping_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|           r_iacts_reg           | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|          r_weights_reg          | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_wr_cntr_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   r_weights_ping_pong_sel_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|          r_pe_sel_reg           | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_weights_to_use_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weights_sel_for_iacts_use_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|        r_iacts_valid_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       r_weights_valid_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| r_local_weights_buffer_pong_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===========================================================================================

Inferred memory devices in process
        in routine feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 line 207 in file
                '../RTL/feather_pe.v'.
====================================================================================================================
|                      Register Name                       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================================
|                   r_out_data_valid_reg                   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                      r_out_data_reg                      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                        r_sum_reg                         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|                     r_i_iacts_zp_reg                     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_i_weights_zp_reg                    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|                 r_mul_iacts_weights_reg                  | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|                    r_iacts_sub_zp_reg                    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|                   r_weights_sub_zp_reg                   | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_weight_sel_and_use_is_equal_del_for_reg_weight_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   r_weight_sel_and_use_is_equal_del_for_reg_zub_zp_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                    r_output_ready_reg                    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|                  r_next_sum_in_prog_reg                  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================================================
Statistics for MUX_OPs
==========================================================================================================================================================================
|                                                           block name/line                                                            | Inputs | Outputs | # sel inputs |
==========================================================================================================================================================================
| feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32/198 |   4    |   16    |      2       |
==========================================================================================================================================================================
Presto compilation completed successfully. (feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32)
Information: Building the design 'birrd_simple_cmd_flow_seq' instantiated from design 'feather_top' with
        the parameters "COMMAND_WIDTH=2,DATA_WIDTH=32,NUM_INPUT_DATA=4,IN_COMMAND_WIDTH=6". (HDL-193)
Warning:  ../RTL/birrd_simple_cmd_flow_seq.v:75: signed to unsigned conversion occurs. (VER-318)
Warning:  ../RTL/birrd_simple_cmd_flow_seq.v:83: signed to unsigned conversion occurs. (VER-318)
Warning:  ../RTL/birrd_simple_cmd_flow_seq.v:107: signed to unsigned conversion occurs. (VER-318)
Warning:  ../RTL/birrd_simple_cmd_flow_seq.v:117: signed to unsigned conversion occurs. (VER-318)
Warning:  ../RTL/birrd_simple_cmd_flow_seq.v:120: signed to unsigned conversion occurs. (VER-318)
Warning:  ../RTL/birrd_simple_cmd_flow_seq.v:168: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/birrd_simple_cmd_flow_seq.v:229: unsigned to signed assignment occurs. (VER-318)
Warning:  ../RTL/birrd_simple_cmd_flow_seq.v:240: signed to unsigned conversion occurs. (VER-318)
Warning:  ../RTL/birrd_simple_cmd_flow_seq.v:242: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6)
Information: Building the design 'sram_bank_sp' instantiated from design 'sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1' with
        the parameters "SRAM_BANK_DATA_WIDTH=32,SRAM_BANK_ADDR_WIDTH=2,SRAM_BANK_DEPTH=4". (HDL-193)

Inferred memory devices in process
        in routine sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 line 56 in file
                '../RTL/sram_bank_sp.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_sram_bank_reg   | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 line 75 in file
                '../RTL/sram_bank_sp.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_o_rd_data_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================================================================
|                               block name/line                                 | Inputs | Outputs | # sel inputs |
===================================================================================================================
| sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4/85 |   4    |   32    |      2       |
===================================================================================================================
Presto compilation completed successfully. (sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4)
Information: Building the design 'sram_bank_sp' instantiated from design 'sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4' with
        the parameters "SRAM_BANK_DATA_WIDTH=8,SRAM_BANK_ADDR_WIDTH=2,SRAM_BANK_DEPTH=4". (HDL-193)

Inferred memory devices in process
        in routine sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 line 56 in file
                '../RTL/sram_bank_sp.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_sram_bank_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 line 75 in file
                '../RTL/sram_bank_sp.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_o_rd_data_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================================================================
|                               block name/line                                | Inputs | Outputs | # sel inputs |
==================================================================================================================
| sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4/85 |   4    |    8    |      2       |
==================================================================================================================
Presto compilation completed successfully. (sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4)
Information: Building the design 'sram_bank_sp' instantiated from design 'sram_sp_2d_array_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1' with
        the parameters "SRAM_BANK_DATA_WIDTH=12,SRAM_BANK_ADDR_WIDTH=2,SRAM_BANK_DEPTH=4". (HDL-193)

Inferred memory devices in process
        in routine sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 line 56 in file
                '../RTL/sram_bank_sp.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_sram_bank_reg   | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 line 75 in file
                '../RTL/sram_bank_sp.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   r_o_rd_data_reg   | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================================================================
|                               block name/line                                 | Inputs | Outputs | # sel inputs |
===================================================================================================================
| sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4/85 |   4    |   12    |      2       |
===================================================================================================================
Presto compilation completed successfully. (sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4)
Information: Building the design 'birrd_2x2_simple_cmd_flow_seq' instantiated from design 'birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6' with
        the parameters "DATA_WIDTH=32,COMMAND_WIDTH=2,IN_COMMAND_WIDTH=6". (HDL-193)

Statistics for case statements in always block at line 109 in file
        '../RTL/birrd_2x2_simple_cmd_flow_seq.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           117            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 142 in file
        '../RTL/birrd_2x2_simple_cmd_flow_seq.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           150            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6 line 109 in file
                '../RTL/birrd_2x2_simple_cmd_flow_seq.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| o_data_bus_inner_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6 line 142 in file
                '../RTL/birrd_2x2_simple_cmd_flow_seq.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  o_valid_inner_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6 line 177 in file
                '../RTL/birrd_2x2_simple_cmd_flow_seq.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_cmd_inner_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6)
Information: Building the design 'birrd_2x2_simple_cmd_flow_seq' instantiated from design 'birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6' with
        the parameters "DATA_WIDTH=32,COMMAND_WIDTH=2,IN_COMMAND_WIDTH=4". (HDL-193)

Statistics for case statements in always block at line 109 in file
        '../RTL/birrd_2x2_simple_cmd_flow_seq.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           117            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 142 in file
        '../RTL/birrd_2x2_simple_cmd_flow_seq.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           150            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4 line 109 in file
                '../RTL/birrd_2x2_simple_cmd_flow_seq.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| o_data_bus_inner_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4 line 142 in file
                '../RTL/birrd_2x2_simple_cmd_flow_seq.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  o_valid_inner_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4 line 177 in file
                '../RTL/birrd_2x2_simple_cmd_flow_seq.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_cmd_inner_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4)
Information: Building the design 'birrd_2x2_simple_last_cmd_flow_seq' instantiated from design 'birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6' with
        the parameters "DATA_WIDTH=32,COMMAND_WIDTH=2,IN_COMMAND_WIDTH=32'h00000002". (HDL-193)

Statistics for case statements in always block at line 103 in file
        '../RTL/birrd_2x2_simple_last_cmd_flow_seq.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           111            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 136 in file
        '../RTL/birrd_2x2_simple_last_cmd_flow_seq.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           144            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002 line 103 in file
                '../RTL/birrd_2x2_simple_last_cmd_flow_seq.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| o_data_bus_inner_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002 line 136 in file
                '../RTL/birrd_2x2_simple_last_cmd_flow_seq.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  o_valid_inner_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002)
1
# link design
link

  Linking design 'feather_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (31 designs)              /usr/scratch/anirudh/lambda__git/lambda/lambda/syn/RTL/sandbox/lambda_pnr_experiments/top/scripts/feather_top.db, etc
  tcbn28hpcplusbwp30p140tt0p8v25c (library) /usr/scratch/TSMC_LIB/tcbn28hpcplusbwp30p140_190a/tcbn28hpcplusbwp30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p8v25c.db
  dw_foundation.sldb (library) /tools/software/synopsys/syn/latest/libraries/syn/dw_foundation.sldb

1
set compile_seqmap_propagate_constants false
false
set compile_seqmap_propagate_high_effort false
false
# source constraints
#source ../cons/design_cons_multi_clk.tcl
source ../cons/design_cons.tcl
source ../cons/defaults.tcl
Error: Cannot find the specified driving cell in memory.   (UID-993)
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
set_dont_touch [get_cells -hier UI_*] true
Warning: Can't find objects matching 'UI_*' in design 'feather_top'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
# get_dont_touch_cells
# remove_attribute [get_cells -hier *UI_*] dont_touch
# compile design
#compile_ultra
#compile_ultra -no_autoungroup
compile_ultra -no_autoungroup -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 0%, Ram Free: 485 GB, Swap Free: 3 GB, Work Disk Free: 1675 GB, Tmp Disk Free: 45 GB
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra -no_autoungroup -no_boundary_optimization                           |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 8182                                   |
| Number of User Hierarchies                              | 49                                     |
| Sequential Cell Count                                   | 5859                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 836                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 234 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1'. (OPT-1056)
Information: Uniquified 2 instances of design 'sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4'. (OPT-1056)
Information: Uniquified 4 instances of design 'o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32'. (OPT-1056)
Information: Uniquified 6 instances of design 'sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4'. (OPT-1056)
Information: Uniquified 8 instances of design 'sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4'. (OPT-1056)
Information: Uniquified 2 instances of design 'birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6'. (OPT-1056)
Information: Uniquified 2 instances of design 'birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4'. (OPT-1056)
Information: Uniquified 2 instances of design 'birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002'. (OPT-1056)
  Simplifying Design 'feather_top'

Loaded alib file './alib-52/tcbn28hpcplusbwp30p140tt0p8v25c.db.alib'
CPU Load: 0%, Ram Free: 485 GB, Swap Free: 3 GB, Work Disk Free: 1675 GB, Tmp Disk Free: 45 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2'
Information: Added key list 'DesignWare' to design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2'. (DDB-72)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_mul_with_scale_reg[1]' is removed because it is merged to 'r_mul_with_scale_reg[0]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_mul_with_scale_reg[2]' is removed because it is merged to 'r_mul_with_scale_reg[0]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_mul_with_scale_reg[3]' is removed because it is merged to 'r_mul_with_scale_reg[0]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_mul_with_scale_and_store_oact_reg[1]' is removed because it is merged to 'r_mul_with_scale_and_store_oact_reg[0]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_mul_with_scale_and_store_oact_reg[2]' is removed because it is merged to 'r_mul_with_scale_and_store_oact_reg[0]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_mul_with_scale_and_store_oact_reg[3]' is removed because it is merged to 'r_mul_with_scale_and_store_oact_reg[0]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_outbuf_sram_b_rd_addr_reg[0]' is removed because it is merged to 'r_outbuf_sram_a_wr_addr_temp_reg[0]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_outbuf_sram_b_rd_addr_reg[1]' is removed because it is merged to 'r_outbuf_sram_a_wr_addr_temp_reg[1]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_outbuf_sram_b_rd_addr_reg[2]' is removed because it is merged to 'r_outbuf_sram_a_wr_addr_temp_reg[2]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_outbuf_sram_b_rd_addr_reg[3]' is removed because it is merged to 'r_outbuf_sram_a_wr_addr_temp_reg[3]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_outbuf_sram_b_rd_addr_reg[4]' is removed because it is merged to 'r_outbuf_sram_a_wr_addr_temp_reg[4]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_outbuf_sram_b_rd_addr_reg[5]' is removed because it is merged to 'r_outbuf_sram_a_wr_addr_temp_reg[5]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_outbuf_sram_b_rd_addr_reg[6]' is removed because it is merged to 'r_outbuf_sram_a_wr_addr_temp_reg[6]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_outbuf_sram_b_rd_addr_reg[7]' is removed because it is merged to 'r_outbuf_sram_a_wr_addr_temp_reg[7]'. (OPT-1215)
Information: In design 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2', the register 'r_weights_to_use_reg[1]' is removed because it is merged to 'r_weights_to_use_reg[0]'. (OPT-1215)
 Implement Synthetic for 'feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0'
  Processing 'feather_top'
  Processing 'feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0'
 Implement Synthetic for 'birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4'
  Processing 'feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0'
 Implement Synthetic for 'birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1_0'
  Processing 'sram_sp_2d_array_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1'
  Processing 'feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6'
  Processing 'sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0'
  Processing 'sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1'
  Processing 'feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0'
  Processing 'sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4'
  Processing 'feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'
Information: Added key list 'DesignWare' to design 'feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'. (DDB-72)
 Implement Synthetic for 'feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0'
 Implement Synthetic for 'birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
  Processing 'sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0'
CPU Load: 0%, Ram Free: 485 GB, Swap Free: 3 GB, Work Disk Free: 1675 GB, Tmp Disk Free: 45 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELBWP30P140' in the library 'tcbn28hpcplusbwp30p140tt0p8v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHBWP30P140' in the library 'tcbn28hpcplusbwp30p140tt0p8v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: In design 'feather_top', the register 'feather_CONTROLLER_INST/r_weights_buf_ping_pong_state_reg[3]' is removed because it is merged to 'feather_CONTROLLER_INST/r_acts_buf_ping_pong_state_reg[3]'. (OPT-1215)
Information: In design 'feather_top', the register 'feather_GENVAR_DPE_INST_COL_ITER[3].feather_GENVAR_DPE_INST_ROW_ITER[0].feather_PE_OTHER_ROWS/r_weights_to_use_reg[1]' is removed because it is merged to 'feather_GENVAR_DPE_INST_COL_ITER[3].feather_GENVAR_DPE_INST_ROW_ITER[0].feather_PE_OTHER_ROWS/r_weights_to_use_reg[0]'. (OPT-1215)
Information: In design 'feather_top', the register 'feather_GENVAR_DPE_INST_COL_ITER[2].feather_GENVAR_DPE_INST_ROW_ITER[0].feather_PE_OTHER_ROWS/r_weights_to_use_reg[1]' is removed because it is merged to 'feather_GENVAR_DPE_INST_COL_ITER[2].feather_GENVAR_DPE_INST_ROW_ITER[0].feather_PE_OTHER_ROWS/r_weights_to_use_reg[0]'. (OPT-1215)
Information: In design 'feather_top', the register 'feather_GENVAR_DPE_INST_COL_ITER[1].feather_GENVAR_DPE_INST_ROW_ITER[0].feather_PE_OTHER_ROWS/r_weights_to_use_reg[1]' is removed because it is merged to 'feather_GENVAR_DPE_INST_COL_ITER[1].feather_GENVAR_DPE_INST_ROW_ITER[0].feather_PE_OTHER_ROWS/r_weights_to_use_reg[0]'. (OPT-1215)
Information: In design 'feather_top', the register 'feather_GENVAR_DPE_INST_COL_ITER[0].feather_GENVAR_DPE_INST_ROW_ITER[0].feather_PE_OTHER_ROWS/r_weights_to_use_reg[1]' is removed because it is merged to 'feather_GENVAR_DPE_INST_COL_ITER[0].feather_GENVAR_DPE_INST_ROW_ITER[0].feather_PE_OTHER_ROWS/r_weights_to_use_reg[0]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:44   38142.6      0.00       0.0       0.0                           143179.1250
    0:00:45   38055.0      0.00       0.0       0.0                           142829.6250

  Beginning Constant Register Removal
  -----------------------------------
Information: In design 'feather_top', the register 'feather_GENVAR_DPE_INST_COL_ITER[3].feather_GENVAR_DPE_INST_ROW_ITER[1].feather_PE_OTHER_ROWS/r_weights_to_use_reg[1]' is removed because it is merged to 'feather_GENVAR_DPE_INST_COL_ITER[3].feather_GENVAR_DPE_INST_ROW_ITER[1].feather_PE_OTHER_ROWS/r_weights_to_use_reg[0]'. (OPT-1215)
Information: In design 'feather_top', the register 'feather_GENVAR_DPE_INST_COL_ITER[2].feather_GENVAR_DPE_INST_ROW_ITER[1].feather_PE_OTHER_ROWS/r_weights_to_use_reg[1]' is removed because it is merged to 'feather_GENVAR_DPE_INST_COL_ITER[2].feather_GENVAR_DPE_INST_ROW_ITER[1].feather_PE_OTHER_ROWS/r_weights_to_use_reg[0]'. (OPT-1215)
Information: In design 'feather_top', the register 'feather_GENVAR_DPE_INST_COL_ITER[1].feather_GENVAR_DPE_INST_ROW_ITER[1].feather_PE_OTHER_ROWS/r_weights_to_use_reg[1]' is removed because it is merged to 'feather_GENVAR_DPE_INST_COL_ITER[1].feather_GENVAR_DPE_INST_ROW_ITER[1].feather_PE_OTHER_ROWS/r_weights_to_use_reg[0]'. (OPT-1215)
Information: In design 'feather_top', the register 'feather_GENVAR_DPE_INST_COL_ITER[0].feather_GENVAR_DPE_INST_ROW_ITER[1].feather_PE_OTHER_ROWS/r_weights_to_use_reg[1]' is removed because it is merged to 'feather_GENVAR_DPE_INST_COL_ITER[0].feather_GENVAR_DPE_INST_ROW_ITER[1].feather_PE_OTHER_ROWS/r_weights_to_use_reg[0]'. (OPT-1215)

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'H8412406397481893417_DP_OP_177J1_123_4581_1'
Information: Added key list 'DesignWare' to design 'birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0'. (DDB-72)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:58   26554.1      0.11       4.3       0.0                           87201.0391
    0:00:58   26751.2      0.00       0.0       0.0                           88127.3594
    0:00:58   26751.2      0.00       0.0       0.0                           88127.3594
    0:00:59   26751.2      0.00       0.0       0.0                           88127.3594
    0:01:00   26745.4      0.00       0.0       0.0                           88119.4688
    0:01:01   26745.4      0.00       0.0       0.0                           88119.4688

  Beginning WLM Backend Optimization
  --------------------------------------
Information: In design 'feather_top', the register 'feather_GENVAR_DPE_INST_COL_ITER[3].feather_GENVAR_DPE_INST_ROW_ITER[2].feather_PE_OTHER_ROWS/r_weights_to_use_reg[1]' is removed because it is merged to 'feather_GENVAR_DPE_INST_COL_ITER[3].feather_GENVAR_DPE_INST_ROW_ITER[2].feather_PE_OTHER_ROWS/r_weights_to_use_reg[0]'. (OPT-1215)
Information: In design 'feather_top', the register 'feather_GENVAR_DPE_INST_COL_ITER[2].feather_GENVAR_DPE_INST_ROW_ITER[2].feather_PE_OTHER_ROWS/r_weights_to_use_reg[1]' is removed because it is merged to 'feather_GENVAR_DPE_INST_COL_ITER[2].feather_GENVAR_DPE_INST_ROW_ITER[2].feather_PE_OTHER_ROWS/r_weights_to_use_reg[0]'. (OPT-1215)
Information: In design 'feather_top', the register 'feather_GENVAR_DPE_INST_COL_ITER[1].feather_GENVAR_DPE_INST_ROW_ITER[2].feather_PE_OTHER_ROWS/r_weights_to_use_reg[1]' is removed because it is merged to 'feather_GENVAR_DPE_INST_COL_ITER[1].feather_GENVAR_DPE_INST_ROW_ITER[2].feather_PE_OTHER_ROWS/r_weights_to_use_reg[0]'. (OPT-1215)
Information: In design 'feather_top', the register 'feather_GENVAR_DPE_INST_COL_ITER[0].feather_GENVAR_DPE_INST_ROW_ITER[2].feather_PE_OTHER_ROWS/r_weights_to_use_reg[1]' is removed because it is merged to 'feather_GENVAR_DPE_INST_COL_ITER[0].feather_GENVAR_DPE_INST_ROW_ITER[2].feather_PE_OTHER_ROWS/r_weights_to_use_reg[0]'. (OPT-1215)
    0:01:06   24976.9      0.00       0.0       0.0                           74543.8203
    0:01:07   24936.9      0.00       0.0       0.0                           74393.3594
    0:01:07   24936.9      0.00       0.0       0.0                           74393.3594
    0:01:07   24936.9      0.00       0.0       0.0                           74393.3594
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:09   24868.5      0.00       0.0       0.0                           73869.7812
    0:01:09   26533.0      0.00       0.0       0.0                           86987.4766
    0:01:09   26533.0      0.00       0.0       0.0                           86987.4766
    0:01:09   26533.0      0.00       0.0       0.0                           86987.4766
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:11   25065.4      0.00       0.0       0.0                           74218.9453
    0:01:12   25067.2      0.00       0.0       0.0                           74229.8516

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:12   25067.2      0.00       0.0       0.0                           74229.8516
    0:01:15   24921.7      0.00       0.0       0.0                           73453.4609
    0:01:15   24921.7      0.00       0.0       0.0                           73453.4609
    0:01:15   24921.7      0.00       0.0       0.0                           73453.4609
    0:01:17   24909.4      0.00       0.0       0.0                           73354.3672
    0:01:19   24756.7      0.00       0.0       0.0                           72839.0469
    0:01:20   24717.7      0.00       0.0       0.0                           72680.8594
    0:01:20   24717.7      0.00       0.0       0.0                           72680.8594
    0:01:20   24717.7      0.00       0.0       0.0                           72680.8594
    0:01:20   24717.7      0.00       0.0       0.0                           72680.8594
    0:01:20   24717.7      0.00       0.0       0.0                           72680.8594
    0:01:20   24717.7      0.00       0.0       0.0                           72680.8594
    0:01:21   24694.0      0.00       0.0       0.0                           72565.8281
CPU Load: 1%, Ram Free: 485 GB, Swap Free: 3 GB, Work Disk Free: 1675 GB, Tmp Disk Free: 45 GB
Loading db file '/usr/scratch/TSMC_LIB/tcbn28hpcplusbwp30p140_190a/tcbn28hpcplusbwp30p140_190a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p8v25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'feather_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'feather_GENVAR_DPE_INST_COL_ITER[1].COL_WISE_O_DATA_BUS/rst_n': 4467 load(s), 1 driver(s)
     Net 'birrd_INST/first_half[0].group_sec_half[0].switch_sec_half[1].second_stage/clk': 5831 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 1%, Ram Free: 485 GB, Swap Free: 3 GB, Work Disk Free: 1675 GB, Tmp Disk Free: 45 GB
1
change_names -rules verilog -verbose -hier

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[0].feather_GENVAR_DPE_INST_ROW_ITER[0].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_0__feather_GENVAR_DPE_INST_ROW_ITER_0__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[0].feather_GENVAR_DPE_INST_ROW_ITER[1].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_0__feather_GENVAR_DPE_INST_ROW_ITER_1__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[0].feather_GENVAR_DPE_INST_ROW_ITER[2].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_0__feather_GENVAR_DPE_INST_ROW_ITER_2__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[0].feather_GENVAR_DPE_INST_ROW_ITER[3].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_0__feather_GENVAR_DPE_INST_ROW_ITER_3__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[0].COL_WISE_O_DATA_BUS feather_GENVAR_DPE_INST_COL_ITER_0__COL_WISE_O_DATA_BUS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[1].feather_GENVAR_DPE_INST_ROW_ITER[0].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_1__feather_GENVAR_DPE_INST_ROW_ITER_0__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[1].feather_GENVAR_DPE_INST_ROW_ITER[1].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_1__feather_GENVAR_DPE_INST_ROW_ITER_1__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[1].feather_GENVAR_DPE_INST_ROW_ITER[2].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_1__feather_GENVAR_DPE_INST_ROW_ITER_2__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[1].feather_GENVAR_DPE_INST_ROW_ITER[3].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_1__feather_GENVAR_DPE_INST_ROW_ITER_3__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[1].COL_WISE_O_DATA_BUS feather_GENVAR_DPE_INST_COL_ITER_1__COL_WISE_O_DATA_BUS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[2].feather_GENVAR_DPE_INST_ROW_ITER[0].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_2__feather_GENVAR_DPE_INST_ROW_ITER_0__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[2].feather_GENVAR_DPE_INST_ROW_ITER[1].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_2__feather_GENVAR_DPE_INST_ROW_ITER_1__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[2].feather_GENVAR_DPE_INST_ROW_ITER[2].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_2__feather_GENVAR_DPE_INST_ROW_ITER_2__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[2].feather_GENVAR_DPE_INST_ROW_ITER[3].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_2__feather_GENVAR_DPE_INST_ROW_ITER_3__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[2].COL_WISE_O_DATA_BUS feather_GENVAR_DPE_INST_COL_ITER_2__COL_WISE_O_DATA_BUS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[3].feather_GENVAR_DPE_INST_ROW_ITER[0].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_3__feather_GENVAR_DPE_INST_ROW_ITER_0__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[3].feather_GENVAR_DPE_INST_ROW_ITER[1].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_3__feather_GENVAR_DPE_INST_ROW_ITER_1__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[3].feather_GENVAR_DPE_INST_ROW_ITER[2].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_3__feather_GENVAR_DPE_INST_ROW_ITER_2__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[3].feather_GENVAR_DPE_INST_ROW_ITER[3].feather_PE_OTHER_ROWS feather_GENVAR_DPE_INST_COL_ITER_3__feather_GENVAR_DPE_INST_ROW_ITER_3__feather_PE_OTHER_ROWS
feather_top     cell    feather_GENVAR_DPE_INST_COL_ITER[3].COL_WISE_O_DATA_BUS feather_GENVAR_DPE_INST_COL_ITER_3__COL_WISE_O_DATA_BUS
feather_top     net     w_dpe_out_to_mux_data_bus[0][127] w_dpe_out_to_mux_data_bus[511]
feather_top     net     w_dpe_out_to_mux_data_bus[0][126] w_dpe_out_to_mux_data_bus[510]
feather_top     net     w_dpe_out_to_mux_data_bus[0][125] w_dpe_out_to_mux_data_bus[509]
feather_top     net     w_dpe_out_to_mux_data_bus[0][124] w_dpe_out_to_mux_data_bus[508]
feather_top     net     w_dpe_out_to_mux_data_bus[0][123] w_dpe_out_to_mux_data_bus[507]
feather_top     net     w_dpe_out_to_mux_data_bus[0][122] w_dpe_out_to_mux_data_bus[506]
feather_top     net     w_dpe_out_to_mux_data_bus[0][121] w_dpe_out_to_mux_data_bus[505]
feather_top     net     w_dpe_out_to_mux_data_bus[0][120] w_dpe_out_to_mux_data_bus[504]
feather_top     net     w_dpe_out_to_mux_data_bus[0][119] w_dpe_out_to_mux_data_bus[503]
feather_top     net     w_dpe_out_to_mux_data_bus[0][118] w_dpe_out_to_mux_data_bus[502]
feather_top     net     w_dpe_out_to_mux_data_bus[0][117] w_dpe_out_to_mux_data_bus[501]
feather_top     net     w_dpe_out_to_mux_data_bus[0][116] w_dpe_out_to_mux_data_bus[500]
feather_top     net     w_dpe_out_to_mux_data_bus[0][115] w_dpe_out_to_mux_data_bus[499]
feather_top     net     w_dpe_out_to_mux_data_bus[0][114] w_dpe_out_to_mux_data_bus[498]
feather_top     net     w_dpe_out_to_mux_data_bus[0][113] w_dpe_out_to_mux_data_bus[497]
feather_top     net     w_dpe_out_to_mux_data_bus[0][112] w_dpe_out_to_mux_data_bus[496]
feather_top     net     w_dpe_out_to_mux_data_bus[0][111] w_dpe_out_to_mux_data_bus[495]
feather_top     net     w_dpe_out_to_mux_data_bus[0][110] w_dpe_out_to_mux_data_bus[494]
feather_top     net     w_dpe_out_to_mux_data_bus[0][109] w_dpe_out_to_mux_data_bus[493]
feather_top     net     w_dpe_out_to_mux_data_bus[0][108] w_dpe_out_to_mux_data_bus[492]
feather_top     net     w_dpe_out_to_mux_data_bus[0][107] w_dpe_out_to_mux_data_bus[491]
feather_top     net     w_dpe_out_to_mux_data_bus[0][106] w_dpe_out_to_mux_data_bus[490]
feather_top     net     w_dpe_out_to_mux_data_bus[0][105] w_dpe_out_to_mux_data_bus[489]
feather_top     net     w_dpe_out_to_mux_data_bus[0][104] w_dpe_out_to_mux_data_bus[488]
feather_top     net     w_dpe_out_to_mux_data_bus[0][103] w_dpe_out_to_mux_data_bus[487]
feather_top     net     w_dpe_out_to_mux_data_bus[0][102] w_dpe_out_to_mux_data_bus[486]
feather_top     net     w_dpe_out_to_mux_data_bus[0][101] w_dpe_out_to_mux_data_bus[485]
feather_top     net     w_dpe_out_to_mux_data_bus[0][100] w_dpe_out_to_mux_data_bus[484]
feather_top     net     w_dpe_out_to_mux_data_bus[0][99] w_dpe_out_to_mux_data_bus[483]
feather_top     net     w_dpe_out_to_mux_data_bus[0][98] w_dpe_out_to_mux_data_bus[482]
feather_top     net     w_dpe_out_to_mux_data_bus[0][97] w_dpe_out_to_mux_data_bus[481]
feather_top     net     w_dpe_out_to_mux_data_bus[0][96] w_dpe_out_to_mux_data_bus[480]
feather_top     net     w_dpe_out_to_mux_data_bus[0][95] w_dpe_out_to_mux_data_bus[479]
feather_top     net     w_dpe_out_to_mux_data_bus[0][94] w_dpe_out_to_mux_data_bus[478]
feather_top     net     w_dpe_out_to_mux_data_bus[0][93] w_dpe_out_to_mux_data_bus[477]
feather_top     net     w_dpe_out_to_mux_data_bus[0][92] w_dpe_out_to_mux_data_bus[476]
feather_top     net     w_dpe_out_to_mux_data_bus[0][91] w_dpe_out_to_mux_data_bus[475]
feather_top     net     w_dpe_out_to_mux_data_bus[0][90] w_dpe_out_to_mux_data_bus[474]
feather_top     net     w_dpe_out_to_mux_data_bus[0][89] w_dpe_out_to_mux_data_bus[473]
feather_top     net     w_dpe_out_to_mux_data_bus[0][88] w_dpe_out_to_mux_data_bus[472]
feather_top     net     w_dpe_out_to_mux_data_bus[0][87] w_dpe_out_to_mux_data_bus[471]
feather_top     net     w_dpe_out_to_mux_data_bus[0][86] w_dpe_out_to_mux_data_bus[470]
feather_top     net     w_dpe_out_to_mux_data_bus[0][85] w_dpe_out_to_mux_data_bus[469]
feather_top     net     w_dpe_out_to_mux_data_bus[0][84] w_dpe_out_to_mux_data_bus[468]
feather_top     net     w_dpe_out_to_mux_data_bus[0][83] w_dpe_out_to_mux_data_bus[467]
feather_top     net     w_dpe_out_to_mux_data_bus[0][82] w_dpe_out_to_mux_data_bus[466]
feather_top     net     w_dpe_out_to_mux_data_bus[0][81] w_dpe_out_to_mux_data_bus[465]
feather_top     net     w_dpe_out_to_mux_data_bus[0][80] w_dpe_out_to_mux_data_bus[464]
feather_top     net     w_dpe_out_to_mux_data_bus[0][79] w_dpe_out_to_mux_data_bus[463]
feather_top     net     w_dpe_out_to_mux_data_bus[0][78] w_dpe_out_to_mux_data_bus[462]
feather_top     net     w_dpe_out_to_mux_data_bus[0][77] w_dpe_out_to_mux_data_bus[461]
feather_top     net     w_dpe_out_to_mux_data_bus[0][76] w_dpe_out_to_mux_data_bus[460]
feather_top     net     w_dpe_out_to_mux_data_bus[0][75] w_dpe_out_to_mux_data_bus[459]
feather_top     net     w_dpe_out_to_mux_data_bus[0][74] w_dpe_out_to_mux_data_bus[458]
feather_top     net     w_dpe_out_to_mux_data_bus[0][73] w_dpe_out_to_mux_data_bus[457]
feather_top     net     w_dpe_out_to_mux_data_bus[0][72] w_dpe_out_to_mux_data_bus[456]
feather_top     net     w_dpe_out_to_mux_data_bus[0][71] w_dpe_out_to_mux_data_bus[455]
feather_top     net     w_dpe_out_to_mux_data_bus[0][70] w_dpe_out_to_mux_data_bus[454]
feather_top     net     w_dpe_out_to_mux_data_bus[0][69] w_dpe_out_to_mux_data_bus[453]
feather_top     net     w_dpe_out_to_mux_data_bus[0][68] w_dpe_out_to_mux_data_bus[452]
feather_top     net     w_dpe_out_to_mux_data_bus[0][67] w_dpe_out_to_mux_data_bus[451]
feather_top     net     w_dpe_out_to_mux_data_bus[0][66] w_dpe_out_to_mux_data_bus[450]
feather_top     net     w_dpe_out_to_mux_data_bus[0][65] w_dpe_out_to_mux_data_bus[449]
feather_top     net     w_dpe_out_to_mux_data_bus[0][64] w_dpe_out_to_mux_data_bus[448]
feather_top     net     w_dpe_out_to_mux_data_bus[0][63] w_dpe_out_to_mux_data_bus[447]
feather_top     net     w_dpe_out_to_mux_data_bus[0][62] w_dpe_out_to_mux_data_bus[446]
feather_top     net     w_dpe_out_to_mux_data_bus[0][61] w_dpe_out_to_mux_data_bus[445]
feather_top     net     w_dpe_out_to_mux_data_bus[0][60] w_dpe_out_to_mux_data_bus[444]
feather_top     net     w_dpe_out_to_mux_data_bus[0][59] w_dpe_out_to_mux_data_bus[443]
feather_top     net     w_dpe_out_to_mux_data_bus[0][58] w_dpe_out_to_mux_data_bus[442]
feather_top     net     w_dpe_out_to_mux_data_bus[0][57] w_dpe_out_to_mux_data_bus[441]
feather_top     net     w_dpe_out_to_mux_data_bus[0][56] w_dpe_out_to_mux_data_bus[440]
feather_top     net     w_dpe_out_to_mux_data_bus[0][55] w_dpe_out_to_mux_data_bus[439]
feather_top     net     w_dpe_out_to_mux_data_bus[0][54] w_dpe_out_to_mux_data_bus[438]
feather_top     net     w_dpe_out_to_mux_data_bus[0][53] w_dpe_out_to_mux_data_bus[437]
feather_top     net     w_dpe_out_to_mux_data_bus[0][52] w_dpe_out_to_mux_data_bus[436]
feather_top     net     w_dpe_out_to_mux_data_bus[0][51] w_dpe_out_to_mux_data_bus[435]
feather_top     net     w_dpe_out_to_mux_data_bus[0][50] w_dpe_out_to_mux_data_bus[434]
feather_top     net     w_dpe_out_to_mux_data_bus[0][49] w_dpe_out_to_mux_data_bus[433]
feather_top     net     w_dpe_out_to_mux_data_bus[0][48] w_dpe_out_to_mux_data_bus[432]
feather_top     net     w_dpe_out_to_mux_data_bus[0][47] w_dpe_out_to_mux_data_bus[431]
feather_top     net     w_dpe_out_to_mux_data_bus[0][46] w_dpe_out_to_mux_data_bus[430]
feather_top     net     w_dpe_out_to_mux_data_bus[0][45] w_dpe_out_to_mux_data_bus[429]
feather_top     net     w_dpe_out_to_mux_data_bus[0][44] w_dpe_out_to_mux_data_bus[428]
feather_top     net     w_dpe_out_to_mux_data_bus[0][43] w_dpe_out_to_mux_data_bus[427]
feather_top     net     w_dpe_out_to_mux_data_bus[0][42] w_dpe_out_to_mux_data_bus[426]
feather_top     net     w_dpe_out_to_mux_data_bus[0][41] w_dpe_out_to_mux_data_bus[425]
feather_top     net     w_dpe_out_to_mux_data_bus[0][40] w_dpe_out_to_mux_data_bus[424]
feather_top     net     w_dpe_out_to_mux_data_bus[0][39] w_dpe_out_to_mux_data_bus[423]
feather_top     net     w_dpe_out_to_mux_data_bus[0][38] w_dpe_out_to_mux_data_bus[422]
feather_top     net     w_dpe_out_to_mux_data_bus[0][37] w_dpe_out_to_mux_data_bus[421]
feather_top     net     w_dpe_out_to_mux_data_bus[0][36] w_dpe_out_to_mux_data_bus[420]
feather_top     net     w_dpe_out_to_mux_data_bus[0][35] w_dpe_out_to_mux_data_bus[419]
feather_top     net     w_dpe_out_to_mux_data_bus[0][34] w_dpe_out_to_mux_data_bus[418]
feather_top     net     w_dpe_out_to_mux_data_bus[0][33] w_dpe_out_to_mux_data_bus[417]
feather_top     net     w_dpe_out_to_mux_data_bus[0][32] w_dpe_out_to_mux_data_bus[416]
feather_top     net     w_dpe_out_to_mux_data_bus[0][31] w_dpe_out_to_mux_data_bus[415]
feather_top     net     w_dpe_out_to_mux_data_bus[0][30] w_dpe_out_to_mux_data_bus[414]
feather_top     net     w_dpe_out_to_mux_data_bus[0][29] w_dpe_out_to_mux_data_bus[413]
feather_top     net     w_dpe_out_to_mux_data_bus[0][28] w_dpe_out_to_mux_data_bus[412]
feather_top     net     w_dpe_out_to_mux_data_bus[0][27] w_dpe_out_to_mux_data_bus[411]
feather_top     net     w_dpe_out_to_mux_data_bus[0][26] w_dpe_out_to_mux_data_bus[410]
feather_top     net     w_dpe_out_to_mux_data_bus[0][25] w_dpe_out_to_mux_data_bus[409]
feather_top     net     w_dpe_out_to_mux_data_bus[0][24] w_dpe_out_to_mux_data_bus[408]
feather_top     net     w_dpe_out_to_mux_data_bus[0][23] w_dpe_out_to_mux_data_bus[407]
feather_top     net     w_dpe_out_to_mux_data_bus[0][22] w_dpe_out_to_mux_data_bus[406]
feather_top     net     w_dpe_out_to_mux_data_bus[0][21] w_dpe_out_to_mux_data_bus[405]
feather_top     net     w_dpe_out_to_mux_data_bus[0][20] w_dpe_out_to_mux_data_bus[404]
feather_top     net     w_dpe_out_to_mux_data_bus[0][19] w_dpe_out_to_mux_data_bus[403]
feather_top     net     w_dpe_out_to_mux_data_bus[0][18] w_dpe_out_to_mux_data_bus[402]
feather_top     net     w_dpe_out_to_mux_data_bus[0][17] w_dpe_out_to_mux_data_bus[401]
feather_top     net     w_dpe_out_to_mux_data_bus[0][16] w_dpe_out_to_mux_data_bus[400]
feather_top     net     w_dpe_out_to_mux_data_bus[0][15] w_dpe_out_to_mux_data_bus[399]
feather_top     net     w_dpe_out_to_mux_data_bus[0][14] w_dpe_out_to_mux_data_bus[398]
feather_top     net     w_dpe_out_to_mux_data_bus[0][13] w_dpe_out_to_mux_data_bus[397]
feather_top     net     w_dpe_out_to_mux_data_bus[0][12] w_dpe_out_to_mux_data_bus[396]
feather_top     net     w_dpe_out_to_mux_data_bus[0][11] w_dpe_out_to_mux_data_bus[395]
feather_top     net     w_dpe_out_to_mux_data_bus[0][10] w_dpe_out_to_mux_data_bus[394]
feather_top     net     w_dpe_out_to_mux_data_bus[0][9] w_dpe_out_to_mux_data_bus[393]
feather_top     net     w_dpe_out_to_mux_data_bus[0][8] w_dpe_out_to_mux_data_bus[392]
feather_top     net     w_dpe_out_to_mux_data_bus[0][7] w_dpe_out_to_mux_data_bus[391]
feather_top     net     w_dpe_out_to_mux_data_bus[0][6] w_dpe_out_to_mux_data_bus[390]
feather_top     net     w_dpe_out_to_mux_data_bus[0][5] w_dpe_out_to_mux_data_bus[389]
feather_top     net     w_dpe_out_to_mux_data_bus[0][4] w_dpe_out_to_mux_data_bus[388]
feather_top     net     w_dpe_out_to_mux_data_bus[0][3] w_dpe_out_to_mux_data_bus[387]
feather_top     net     w_dpe_out_to_mux_data_bus[0][2] w_dpe_out_to_mux_data_bus[386]
feather_top     net     w_dpe_out_to_mux_data_bus[0][1] w_dpe_out_to_mux_data_bus[385]
feather_top     net     w_dpe_out_to_mux_data_bus[0][0] w_dpe_out_to_mux_data_bus[384]
feather_top     net     w_dpe_out_to_mux_data_bus[1][127] w_dpe_out_to_mux_data_bus[383]
feather_top     net     w_dpe_out_to_mux_data_bus[1][126] w_dpe_out_to_mux_data_bus[382]
feather_top     net     w_dpe_out_to_mux_data_bus[1][125] w_dpe_out_to_mux_data_bus[381]
feather_top     net     w_dpe_out_to_mux_data_bus[1][124] w_dpe_out_to_mux_data_bus[380]
feather_top     net     w_dpe_out_to_mux_data_bus[1][123] w_dpe_out_to_mux_data_bus[379]
feather_top     net     w_dpe_out_to_mux_data_bus[1][122] w_dpe_out_to_mux_data_bus[378]
feather_top     net     w_dpe_out_to_mux_data_bus[1][121] w_dpe_out_to_mux_data_bus[377]
feather_top     net     w_dpe_out_to_mux_data_bus[1][120] w_dpe_out_to_mux_data_bus[376]
feather_top     net     w_dpe_out_to_mux_data_bus[1][119] w_dpe_out_to_mux_data_bus[375]
feather_top     net     w_dpe_out_to_mux_data_bus[1][118] w_dpe_out_to_mux_data_bus[374]
feather_top     net     w_dpe_out_to_mux_data_bus[1][117] w_dpe_out_to_mux_data_bus[373]
feather_top     net     w_dpe_out_to_mux_data_bus[1][116] w_dpe_out_to_mux_data_bus[372]
feather_top     net     w_dpe_out_to_mux_data_bus[1][115] w_dpe_out_to_mux_data_bus[371]
feather_top     net     w_dpe_out_to_mux_data_bus[1][114] w_dpe_out_to_mux_data_bus[370]
feather_top     net     w_dpe_out_to_mux_data_bus[1][113] w_dpe_out_to_mux_data_bus[369]
feather_top     net     w_dpe_out_to_mux_data_bus[1][112] w_dpe_out_to_mux_data_bus[368]
feather_top     net     w_dpe_out_to_mux_data_bus[1][111] w_dpe_out_to_mux_data_bus[367]
feather_top     net     w_dpe_out_to_mux_data_bus[1][110] w_dpe_out_to_mux_data_bus[366]
feather_top     net     w_dpe_out_to_mux_data_bus[1][109] w_dpe_out_to_mux_data_bus[365]
feather_top     net     w_dpe_out_to_mux_data_bus[1][108] w_dpe_out_to_mux_data_bus[364]
feather_top     net     w_dpe_out_to_mux_data_bus[1][107] w_dpe_out_to_mux_data_bus[363]
feather_top     net     w_dpe_out_to_mux_data_bus[1][106] w_dpe_out_to_mux_data_bus[362]
feather_top     net     w_dpe_out_to_mux_data_bus[1][105] w_dpe_out_to_mux_data_bus[361]
feather_top     net     w_dpe_out_to_mux_data_bus[1][104] w_dpe_out_to_mux_data_bus[360]
feather_top     net     w_dpe_out_to_mux_data_bus[1][103] w_dpe_out_to_mux_data_bus[359]
feather_top     net     w_dpe_out_to_mux_data_bus[1][102] w_dpe_out_to_mux_data_bus[358]
feather_top     net     w_dpe_out_to_mux_data_bus[1][101] w_dpe_out_to_mux_data_bus[357]
feather_top     net     w_dpe_out_to_mux_data_bus[1][100] w_dpe_out_to_mux_data_bus[356]
feather_top     net     w_dpe_out_to_mux_data_bus[1][99] w_dpe_out_to_mux_data_bus[355]
feather_top     net     w_dpe_out_to_mux_data_bus[1][98] w_dpe_out_to_mux_data_bus[354]
feather_top     net     w_dpe_out_to_mux_data_bus[1][97] w_dpe_out_to_mux_data_bus[353]
feather_top     net     w_dpe_out_to_mux_data_bus[1][96] w_dpe_out_to_mux_data_bus[352]
feather_top     net     w_dpe_out_to_mux_data_bus[1][95] w_dpe_out_to_mux_data_bus[351]
feather_top     net     w_dpe_out_to_mux_data_bus[1][94] w_dpe_out_to_mux_data_bus[350]
feather_top     net     w_dpe_out_to_mux_data_bus[1][93] w_dpe_out_to_mux_data_bus[349]
feather_top     net     w_dpe_out_to_mux_data_bus[1][92] w_dpe_out_to_mux_data_bus[348]
feather_top     net     w_dpe_out_to_mux_data_bus[1][91] w_dpe_out_to_mux_data_bus[347]
feather_top     net     w_dpe_out_to_mux_data_bus[1][90] w_dpe_out_to_mux_data_bus[346]
feather_top     net     w_dpe_out_to_mux_data_bus[1][89] w_dpe_out_to_mux_data_bus[345]
feather_top     net     w_dpe_out_to_mux_data_bus[1][88] w_dpe_out_to_mux_data_bus[344]
feather_top     net     w_dpe_out_to_mux_data_bus[1][87] w_dpe_out_to_mux_data_bus[343]
feather_top     net     w_dpe_out_to_mux_data_bus[1][86] w_dpe_out_to_mux_data_bus[342]
feather_top     net     w_dpe_out_to_mux_data_bus[1][85] w_dpe_out_to_mux_data_bus[341]
feather_top     net     w_dpe_out_to_mux_data_bus[1][84] w_dpe_out_to_mux_data_bus[340]
feather_top     net     w_dpe_out_to_mux_data_bus[1][83] w_dpe_out_to_mux_data_bus[339]
feather_top     net     w_dpe_out_to_mux_data_bus[1][82] w_dpe_out_to_mux_data_bus[338]
feather_top     net     w_dpe_out_to_mux_data_bus[1][81] w_dpe_out_to_mux_data_bus[337]
feather_top     net     w_dpe_out_to_mux_data_bus[1][80] w_dpe_out_to_mux_data_bus[336]
feather_top     net     w_dpe_out_to_mux_data_bus[1][79] w_dpe_out_to_mux_data_bus[335]
feather_top     net     w_dpe_out_to_mux_data_bus[1][78] w_dpe_out_to_mux_data_bus[334]
feather_top     net     w_dpe_out_to_mux_data_bus[1][77] w_dpe_out_to_mux_data_bus[333]
feather_top     net     w_dpe_out_to_mux_data_bus[1][76] w_dpe_out_to_mux_data_bus[332]
feather_top     net     w_dpe_out_to_mux_data_bus[1][75] w_dpe_out_to_mux_data_bus[331]
feather_top     net     w_dpe_out_to_mux_data_bus[1][74] w_dpe_out_to_mux_data_bus[330]
feather_top     net     w_dpe_out_to_mux_data_bus[1][73] w_dpe_out_to_mux_data_bus[329]
feather_top     net     w_dpe_out_to_mux_data_bus[1][72] w_dpe_out_to_mux_data_bus[328]
feather_top     net     w_dpe_out_to_mux_data_bus[1][71] w_dpe_out_to_mux_data_bus[327]
feather_top     net     w_dpe_out_to_mux_data_bus[1][70] w_dpe_out_to_mux_data_bus[326]
feather_top     net     w_dpe_out_to_mux_data_bus[1][69] w_dpe_out_to_mux_data_bus[325]
feather_top     net     w_dpe_out_to_mux_data_bus[1][68] w_dpe_out_to_mux_data_bus[324]
feather_top     net     w_dpe_out_to_mux_data_bus[1][67] w_dpe_out_to_mux_data_bus[323]
feather_top     net     w_dpe_out_to_mux_data_bus[1][66] w_dpe_out_to_mux_data_bus[322]
feather_top     net     w_dpe_out_to_mux_data_bus[1][65] w_dpe_out_to_mux_data_bus[321]
feather_top     net     w_dpe_out_to_mux_data_bus[1][64] w_dpe_out_to_mux_data_bus[320]
feather_top     net     w_dpe_out_to_mux_data_bus[1][63] w_dpe_out_to_mux_data_bus[319]
feather_top     net     w_dpe_out_to_mux_data_bus[1][62] w_dpe_out_to_mux_data_bus[318]
feather_top     net     w_dpe_out_to_mux_data_bus[1][61] w_dpe_out_to_mux_data_bus[317]
feather_top     net     w_dpe_out_to_mux_data_bus[1][60] w_dpe_out_to_mux_data_bus[316]
feather_top     net     w_dpe_out_to_mux_data_bus[1][59] w_dpe_out_to_mux_data_bus[315]
feather_top     net     w_dpe_out_to_mux_data_bus[1][58] w_dpe_out_to_mux_data_bus[314]
feather_top     net     w_dpe_out_to_mux_data_bus[1][57] w_dpe_out_to_mux_data_bus[313]
feather_top     net     w_dpe_out_to_mux_data_bus[1][56] w_dpe_out_to_mux_data_bus[312]
feather_top     net     w_dpe_out_to_mux_data_bus[1][55] w_dpe_out_to_mux_data_bus[311]
feather_top     net     w_dpe_out_to_mux_data_bus[1][54] w_dpe_out_to_mux_data_bus[310]
feather_top     net     w_dpe_out_to_mux_data_bus[1][53] w_dpe_out_to_mux_data_bus[309]
feather_top     net     w_dpe_out_to_mux_data_bus[1][52] w_dpe_out_to_mux_data_bus[308]
feather_top     net     w_dpe_out_to_mux_data_bus[1][51] w_dpe_out_to_mux_data_bus[307]
feather_top     net     w_dpe_out_to_mux_data_bus[1][50] w_dpe_out_to_mux_data_bus[306]
feather_top     net     w_dpe_out_to_mux_data_bus[1][49] w_dpe_out_to_mux_data_bus[305]
feather_top     net     w_dpe_out_to_mux_data_bus[1][48] w_dpe_out_to_mux_data_bus[304]
feather_top     net     w_dpe_out_to_mux_data_bus[1][47] w_dpe_out_to_mux_data_bus[303]
feather_top     net     w_dpe_out_to_mux_data_bus[1][46] w_dpe_out_to_mux_data_bus[302]
feather_top     net     w_dpe_out_to_mux_data_bus[1][45] w_dpe_out_to_mux_data_bus[301]
feather_top     net     w_dpe_out_to_mux_data_bus[1][44] w_dpe_out_to_mux_data_bus[300]
feather_top     net     w_dpe_out_to_mux_data_bus[1][43] w_dpe_out_to_mux_data_bus[299]
feather_top     net     w_dpe_out_to_mux_data_bus[1][42] w_dpe_out_to_mux_data_bus[298]
feather_top     net     w_dpe_out_to_mux_data_bus[1][41] w_dpe_out_to_mux_data_bus[297]
feather_top     net     w_dpe_out_to_mux_data_bus[1][40] w_dpe_out_to_mux_data_bus[296]
feather_top     net     w_dpe_out_to_mux_data_bus[1][39] w_dpe_out_to_mux_data_bus[295]
feather_top     net     w_dpe_out_to_mux_data_bus[1][38] w_dpe_out_to_mux_data_bus[294]
feather_top     net     w_dpe_out_to_mux_data_bus[1][37] w_dpe_out_to_mux_data_bus[293]
feather_top     net     w_dpe_out_to_mux_data_bus[1][36] w_dpe_out_to_mux_data_bus[292]
feather_top     net     w_dpe_out_to_mux_data_bus[1][35] w_dpe_out_to_mux_data_bus[291]
feather_top     net     w_dpe_out_to_mux_data_bus[1][34] w_dpe_out_to_mux_data_bus[290]
feather_top     net     w_dpe_out_to_mux_data_bus[1][33] w_dpe_out_to_mux_data_bus[289]
feather_top     net     w_dpe_out_to_mux_data_bus[1][32] w_dpe_out_to_mux_data_bus[288]
feather_top     net     w_dpe_out_to_mux_data_bus[1][31] w_dpe_out_to_mux_data_bus[287]
feather_top     net     w_dpe_out_to_mux_data_bus[1][30] w_dpe_out_to_mux_data_bus[286]
feather_top     net     w_dpe_out_to_mux_data_bus[1][29] w_dpe_out_to_mux_data_bus[285]
feather_top     net     w_dpe_out_to_mux_data_bus[1][28] w_dpe_out_to_mux_data_bus[284]
feather_top     net     w_dpe_out_to_mux_data_bus[1][27] w_dpe_out_to_mux_data_bus[283]
feather_top     net     w_dpe_out_to_mux_data_bus[1][26] w_dpe_out_to_mux_data_bus[282]
feather_top     net     w_dpe_out_to_mux_data_bus[1][25] w_dpe_out_to_mux_data_bus[281]
feather_top     net     w_dpe_out_to_mux_data_bus[1][24] w_dpe_out_to_mux_data_bus[280]
feather_top     net     w_dpe_out_to_mux_data_bus[1][23] w_dpe_out_to_mux_data_bus[279]
feather_top     net     w_dpe_out_to_mux_data_bus[1][22] w_dpe_out_to_mux_data_bus[278]
feather_top     net     w_dpe_out_to_mux_data_bus[1][21] w_dpe_out_to_mux_data_bus[277]
feather_top     net     w_dpe_out_to_mux_data_bus[1][20] w_dpe_out_to_mux_data_bus[276]
feather_top     net     w_dpe_out_to_mux_data_bus[1][19] w_dpe_out_to_mux_data_bus[275]
feather_top     net     w_dpe_out_to_mux_data_bus[1][18] w_dpe_out_to_mux_data_bus[274]
feather_top     net     w_dpe_out_to_mux_data_bus[1][17] w_dpe_out_to_mux_data_bus[273]
feather_top     net     w_dpe_out_to_mux_data_bus[1][16] w_dpe_out_to_mux_data_bus[272]
feather_top     net     w_dpe_out_to_mux_data_bus[1][15] w_dpe_out_to_mux_data_bus[271]
feather_top     net     w_dpe_out_to_mux_data_bus[1][14] w_dpe_out_to_mux_data_bus[270]
feather_top     net     w_dpe_out_to_mux_data_bus[1][13] w_dpe_out_to_mux_data_bus[269]
feather_top     net     w_dpe_out_to_mux_data_bus[1][12] w_dpe_out_to_mux_data_bus[268]
feather_top     net     w_dpe_out_to_mux_data_bus[1][11] w_dpe_out_to_mux_data_bus[267]
feather_top     net     w_dpe_out_to_mux_data_bus[1][10] w_dpe_out_to_mux_data_bus[266]
feather_top     net     w_dpe_out_to_mux_data_bus[1][9] w_dpe_out_to_mux_data_bus[265]
feather_top     net     w_dpe_out_to_mux_data_bus[1][8] w_dpe_out_to_mux_data_bus[264]
feather_top     net     w_dpe_out_to_mux_data_bus[1][7] w_dpe_out_to_mux_data_bus[263]
feather_top     net     w_dpe_out_to_mux_data_bus[1][6] w_dpe_out_to_mux_data_bus[262]
feather_top     net     w_dpe_out_to_mux_data_bus[1][5] w_dpe_out_to_mux_data_bus[261]
feather_top     net     w_dpe_out_to_mux_data_bus[1][4] w_dpe_out_to_mux_data_bus[260]
feather_top     net     w_dpe_out_to_mux_data_bus[1][3] w_dpe_out_to_mux_data_bus[259]
feather_top     net     w_dpe_out_to_mux_data_bus[1][2] w_dpe_out_to_mux_data_bus[258]
feather_top     net     w_dpe_out_to_mux_data_bus[1][1] w_dpe_out_to_mux_data_bus[257]
feather_top     net     w_dpe_out_to_mux_data_bus[1][0] w_dpe_out_to_mux_data_bus[256]
feather_top     net     w_dpe_out_to_mux_data_bus[2][127] w_dpe_out_to_mux_data_bus[255]
feather_top     net     w_dpe_out_to_mux_data_bus[2][126] w_dpe_out_to_mux_data_bus[254]
feather_top     net     w_dpe_out_to_mux_data_bus[2][125] w_dpe_out_to_mux_data_bus[253]
feather_top     net     w_dpe_out_to_mux_data_bus[2][124] w_dpe_out_to_mux_data_bus[252]
feather_top     net     w_dpe_out_to_mux_data_bus[2][123] w_dpe_out_to_mux_data_bus[251]
feather_top     net     w_dpe_out_to_mux_data_bus[2][122] w_dpe_out_to_mux_data_bus[250]
feather_top     net     w_dpe_out_to_mux_data_bus[2][121] w_dpe_out_to_mux_data_bus[249]
feather_top     net     w_dpe_out_to_mux_data_bus[2][120] w_dpe_out_to_mux_data_bus[248]
feather_top     net     w_dpe_out_to_mux_data_bus[2][119] w_dpe_out_to_mux_data_bus[247]
feather_top     net     w_dpe_out_to_mux_data_bus[2][118] w_dpe_out_to_mux_data_bus[246]
feather_top     net     w_dpe_out_to_mux_data_bus[2][117] w_dpe_out_to_mux_data_bus[245]
feather_top     net     w_dpe_out_to_mux_data_bus[2][116] w_dpe_out_to_mux_data_bus[244]
feather_top     net     w_dpe_out_to_mux_data_bus[2][115] w_dpe_out_to_mux_data_bus[243]
feather_top     net     w_dpe_out_to_mux_data_bus[2][114] w_dpe_out_to_mux_data_bus[242]
feather_top     net     w_dpe_out_to_mux_data_bus[2][113] w_dpe_out_to_mux_data_bus[241]
feather_top     net     w_dpe_out_to_mux_data_bus[2][112] w_dpe_out_to_mux_data_bus[240]
feather_top     net     w_dpe_out_to_mux_data_bus[2][111] w_dpe_out_to_mux_data_bus[239]
feather_top     net     w_dpe_out_to_mux_data_bus[2][110] w_dpe_out_to_mux_data_bus[238]
feather_top     net     w_dpe_out_to_mux_data_bus[2][109] w_dpe_out_to_mux_data_bus[237]
feather_top     net     w_dpe_out_to_mux_data_bus[2][108] w_dpe_out_to_mux_data_bus[236]
feather_top     net     w_dpe_out_to_mux_data_bus[2][107] w_dpe_out_to_mux_data_bus[235]
feather_top     net     w_dpe_out_to_mux_data_bus[2][106] w_dpe_out_to_mux_data_bus[234]
feather_top     net     w_dpe_out_to_mux_data_bus[2][105] w_dpe_out_to_mux_data_bus[233]
feather_top     net     w_dpe_out_to_mux_data_bus[2][104] w_dpe_out_to_mux_data_bus[232]
feather_top     net     w_dpe_out_to_mux_data_bus[2][103] w_dpe_out_to_mux_data_bus[231]
feather_top     net     w_dpe_out_to_mux_data_bus[2][102] w_dpe_out_to_mux_data_bus[230]
feather_top     net     w_dpe_out_to_mux_data_bus[2][101] w_dpe_out_to_mux_data_bus[229]
feather_top     net     w_dpe_out_to_mux_data_bus[2][100] w_dpe_out_to_mux_data_bus[228]
feather_top     net     w_dpe_out_to_mux_data_bus[2][99] w_dpe_out_to_mux_data_bus[227]
feather_top     net     w_dpe_out_to_mux_data_bus[2][98] w_dpe_out_to_mux_data_bus[226]
feather_top     net     w_dpe_out_to_mux_data_bus[2][97] w_dpe_out_to_mux_data_bus[225]
feather_top     net     w_dpe_out_to_mux_data_bus[2][96] w_dpe_out_to_mux_data_bus[224]
feather_top     net     w_dpe_out_to_mux_data_bus[2][95] w_dpe_out_to_mux_data_bus[223]
feather_top     net     w_dpe_out_to_mux_data_bus[2][94] w_dpe_out_to_mux_data_bus[222]
feather_top     net     w_dpe_out_to_mux_data_bus[2][93] w_dpe_out_to_mux_data_bus[221]
feather_top     net     w_dpe_out_to_mux_data_bus[2][92] w_dpe_out_to_mux_data_bus[220]
feather_top     net     w_dpe_out_to_mux_data_bus[2][91] w_dpe_out_to_mux_data_bus[219]
feather_top     net     w_dpe_out_to_mux_data_bus[2][90] w_dpe_out_to_mux_data_bus[218]
feather_top     net     w_dpe_out_to_mux_data_bus[2][89] w_dpe_out_to_mux_data_bus[217]
feather_top     net     w_dpe_out_to_mux_data_bus[2][88] w_dpe_out_to_mux_data_bus[216]
feather_top     net     w_dpe_out_to_mux_data_bus[2][87] w_dpe_out_to_mux_data_bus[215]
feather_top     net     w_dpe_out_to_mux_data_bus[2][86] w_dpe_out_to_mux_data_bus[214]
feather_top     net     w_dpe_out_to_mux_data_bus[2][85] w_dpe_out_to_mux_data_bus[213]
feather_top     net     w_dpe_out_to_mux_data_bus[2][84] w_dpe_out_to_mux_data_bus[212]
feather_top     net     w_dpe_out_to_mux_data_bus[2][83] w_dpe_out_to_mux_data_bus[211]
feather_top     net     w_dpe_out_to_mux_data_bus[2][82] w_dpe_out_to_mux_data_bus[210]
feather_top     net     w_dpe_out_to_mux_data_bus[2][81] w_dpe_out_to_mux_data_bus[209]
feather_top     net     w_dpe_out_to_mux_data_bus[2][80] w_dpe_out_to_mux_data_bus[208]
feather_top     net     w_dpe_out_to_mux_data_bus[2][79] w_dpe_out_to_mux_data_bus[207]
feather_top     net     w_dpe_out_to_mux_data_bus[2][78] w_dpe_out_to_mux_data_bus[206]
feather_top     net     w_dpe_out_to_mux_data_bus[2][77] w_dpe_out_to_mux_data_bus[205]
feather_top     net     w_dpe_out_to_mux_data_bus[2][76] w_dpe_out_to_mux_data_bus[204]
feather_top     net     w_dpe_out_to_mux_data_bus[2][75] w_dpe_out_to_mux_data_bus[203]
feather_top     net     w_dpe_out_to_mux_data_bus[2][74] w_dpe_out_to_mux_data_bus[202]
feather_top     net     w_dpe_out_to_mux_data_bus[2][73] w_dpe_out_to_mux_data_bus[201]
feather_top     net     w_dpe_out_to_mux_data_bus[2][72] w_dpe_out_to_mux_data_bus[200]
feather_top     net     w_dpe_out_to_mux_data_bus[2][71] w_dpe_out_to_mux_data_bus[199]
feather_top     net     w_dpe_out_to_mux_data_bus[2][70] w_dpe_out_to_mux_data_bus[198]
feather_top     net     w_dpe_out_to_mux_data_bus[2][69] w_dpe_out_to_mux_data_bus[197]
feather_top     net     w_dpe_out_to_mux_data_bus[2][68] w_dpe_out_to_mux_data_bus[196]
feather_top     net     w_dpe_out_to_mux_data_bus[2][67] w_dpe_out_to_mux_data_bus[195]
feather_top     net     w_dpe_out_to_mux_data_bus[2][66] w_dpe_out_to_mux_data_bus[194]
feather_top     net     w_dpe_out_to_mux_data_bus[2][65] w_dpe_out_to_mux_data_bus[193]
feather_top     net     w_dpe_out_to_mux_data_bus[2][64] w_dpe_out_to_mux_data_bus[192]
feather_top     net     w_dpe_out_to_mux_data_bus[2][63] w_dpe_out_to_mux_data_bus[191]
feather_top     net     w_dpe_out_to_mux_data_bus[2][62] w_dpe_out_to_mux_data_bus[190]
feather_top     net     w_dpe_out_to_mux_data_bus[2][61] w_dpe_out_to_mux_data_bus[189]
feather_top     net     w_dpe_out_to_mux_data_bus[2][60] w_dpe_out_to_mux_data_bus[188]
feather_top     net     w_dpe_out_to_mux_data_bus[2][59] w_dpe_out_to_mux_data_bus[187]
feather_top     net     w_dpe_out_to_mux_data_bus[2][58] w_dpe_out_to_mux_data_bus[186]
feather_top     net     w_dpe_out_to_mux_data_bus[2][57] w_dpe_out_to_mux_data_bus[185]
feather_top     net     w_dpe_out_to_mux_data_bus[2][56] w_dpe_out_to_mux_data_bus[184]
feather_top     net     w_dpe_out_to_mux_data_bus[2][55] w_dpe_out_to_mux_data_bus[183]
feather_top     net     w_dpe_out_to_mux_data_bus[2][54] w_dpe_out_to_mux_data_bus[182]
feather_top     net     w_dpe_out_to_mux_data_bus[2][53] w_dpe_out_to_mux_data_bus[181]
feather_top     net     w_dpe_out_to_mux_data_bus[2][52] w_dpe_out_to_mux_data_bus[180]
feather_top     net     w_dpe_out_to_mux_data_bus[2][51] w_dpe_out_to_mux_data_bus[179]
feather_top     net     w_dpe_out_to_mux_data_bus[2][50] w_dpe_out_to_mux_data_bus[178]
feather_top     net     w_dpe_out_to_mux_data_bus[2][49] w_dpe_out_to_mux_data_bus[177]
feather_top     net     w_dpe_out_to_mux_data_bus[2][48] w_dpe_out_to_mux_data_bus[176]
feather_top     net     w_dpe_out_to_mux_data_bus[2][47] w_dpe_out_to_mux_data_bus[175]
feather_top     net     w_dpe_out_to_mux_data_bus[2][46] w_dpe_out_to_mux_data_bus[174]
feather_top     net     w_dpe_out_to_mux_data_bus[2][45] w_dpe_out_to_mux_data_bus[173]
feather_top     net     w_dpe_out_to_mux_data_bus[2][44] w_dpe_out_to_mux_data_bus[172]
feather_top     net     w_dpe_out_to_mux_data_bus[2][43] w_dpe_out_to_mux_data_bus[171]
feather_top     net     w_dpe_out_to_mux_data_bus[2][42] w_dpe_out_to_mux_data_bus[170]
feather_top     net     w_dpe_out_to_mux_data_bus[2][41] w_dpe_out_to_mux_data_bus[169]
feather_top     net     w_dpe_out_to_mux_data_bus[2][40] w_dpe_out_to_mux_data_bus[168]
feather_top     net     w_dpe_out_to_mux_data_bus[2][39] w_dpe_out_to_mux_data_bus[167]
feather_top     net     w_dpe_out_to_mux_data_bus[2][38] w_dpe_out_to_mux_data_bus[166]
feather_top     net     w_dpe_out_to_mux_data_bus[2][37] w_dpe_out_to_mux_data_bus[165]
feather_top     net     w_dpe_out_to_mux_data_bus[2][36] w_dpe_out_to_mux_data_bus[164]
feather_top     net     w_dpe_out_to_mux_data_bus[2][35] w_dpe_out_to_mux_data_bus[163]
feather_top     net     w_dpe_out_to_mux_data_bus[2][34] w_dpe_out_to_mux_data_bus[162]
feather_top     net     w_dpe_out_to_mux_data_bus[2][33] w_dpe_out_to_mux_data_bus[161]
feather_top     net     w_dpe_out_to_mux_data_bus[2][32] w_dpe_out_to_mux_data_bus[160]
feather_top     net     w_dpe_out_to_mux_data_bus[2][31] w_dpe_out_to_mux_data_bus[159]
feather_top     net     w_dpe_out_to_mux_data_bus[2][30] w_dpe_out_to_mux_data_bus[158]
feather_top     net     w_dpe_out_to_mux_data_bus[2][29] w_dpe_out_to_mux_data_bus[157]
feather_top     net     w_dpe_out_to_mux_data_bus[2][28] w_dpe_out_to_mux_data_bus[156]
feather_top     net     w_dpe_out_to_mux_data_bus[2][27] w_dpe_out_to_mux_data_bus[155]
feather_top     net     w_dpe_out_to_mux_data_bus[2][26] w_dpe_out_to_mux_data_bus[154]
feather_top     net     w_dpe_out_to_mux_data_bus[2][25] w_dpe_out_to_mux_data_bus[153]
feather_top     net     w_dpe_out_to_mux_data_bus[2][24] w_dpe_out_to_mux_data_bus[152]
feather_top     net     w_dpe_out_to_mux_data_bus[2][23] w_dpe_out_to_mux_data_bus[151]
feather_top     net     w_dpe_out_to_mux_data_bus[2][22] w_dpe_out_to_mux_data_bus[150]
feather_top     net     w_dpe_out_to_mux_data_bus[2][21] w_dpe_out_to_mux_data_bus[149]
feather_top     net     w_dpe_out_to_mux_data_bus[2][20] w_dpe_out_to_mux_data_bus[148]
feather_top     net     w_dpe_out_to_mux_data_bus[2][19] w_dpe_out_to_mux_data_bus[147]
feather_top     net     w_dpe_out_to_mux_data_bus[2][18] w_dpe_out_to_mux_data_bus[146]
feather_top     net     w_dpe_out_to_mux_data_bus[2][17] w_dpe_out_to_mux_data_bus[145]
feather_top     net     w_dpe_out_to_mux_data_bus[2][16] w_dpe_out_to_mux_data_bus[144]
feather_top     net     w_dpe_out_to_mux_data_bus[2][15] w_dpe_out_to_mux_data_bus[143]
feather_top     net     w_dpe_out_to_mux_data_bus[2][14] w_dpe_out_to_mux_data_bus[142]
feather_top     net     w_dpe_out_to_mux_data_bus[2][13] w_dpe_out_to_mux_data_bus[141]
feather_top     net     w_dpe_out_to_mux_data_bus[2][12] w_dpe_out_to_mux_data_bus[140]
feather_top     net     w_dpe_out_to_mux_data_bus[2][11] w_dpe_out_to_mux_data_bus[139]
feather_top     net     w_dpe_out_to_mux_data_bus[2][10] w_dpe_out_to_mux_data_bus[138]
feather_top     net     w_dpe_out_to_mux_data_bus[2][9] w_dpe_out_to_mux_data_bus[137]
feather_top     net     w_dpe_out_to_mux_data_bus[2][8] w_dpe_out_to_mux_data_bus[136]
feather_top     net     w_dpe_out_to_mux_data_bus[2][7] w_dpe_out_to_mux_data_bus[135]
feather_top     net     w_dpe_out_to_mux_data_bus[2][6] w_dpe_out_to_mux_data_bus[134]
feather_top     net     w_dpe_out_to_mux_data_bus[2][5] w_dpe_out_to_mux_data_bus[133]
feather_top     net     w_dpe_out_to_mux_data_bus[2][4] w_dpe_out_to_mux_data_bus[132]
feather_top     net     w_dpe_out_to_mux_data_bus[2][3] w_dpe_out_to_mux_data_bus[131]
feather_top     net     w_dpe_out_to_mux_data_bus[2][2] w_dpe_out_to_mux_data_bus[130]
feather_top     net     w_dpe_out_to_mux_data_bus[2][1] w_dpe_out_to_mux_data_bus[129]
feather_top     net     w_dpe_out_to_mux_data_bus[2][0] w_dpe_out_to_mux_data_bus[128]
feather_top     net     w_dpe_out_to_mux_data_bus[3][127] w_dpe_out_to_mux_data_bus[127]
feather_top     net     w_dpe_out_to_mux_data_bus[3][126] w_dpe_out_to_mux_data_bus[126]
feather_top     net     w_dpe_out_to_mux_data_bus[3][125] w_dpe_out_to_mux_data_bus[125]
feather_top     net     w_dpe_out_to_mux_data_bus[3][124] w_dpe_out_to_mux_data_bus[124]
feather_top     net     w_dpe_out_to_mux_data_bus[3][123] w_dpe_out_to_mux_data_bus[123]
feather_top     net     w_dpe_out_to_mux_data_bus[3][122] w_dpe_out_to_mux_data_bus[122]
feather_top     net     w_dpe_out_to_mux_data_bus[3][121] w_dpe_out_to_mux_data_bus[121]
feather_top     net     w_dpe_out_to_mux_data_bus[3][120] w_dpe_out_to_mux_data_bus[120]
feather_top     net     w_dpe_out_to_mux_data_bus[3][119] w_dpe_out_to_mux_data_bus[119]
feather_top     net     w_dpe_out_to_mux_data_bus[3][118] w_dpe_out_to_mux_data_bus[118]
feather_top     net     w_dpe_out_to_mux_data_bus[3][117] w_dpe_out_to_mux_data_bus[117]
feather_top     net     w_dpe_out_to_mux_data_bus[3][116] w_dpe_out_to_mux_data_bus[116]
feather_top     net     w_dpe_out_to_mux_data_bus[3][115] w_dpe_out_to_mux_data_bus[115]
feather_top     net     w_dpe_out_to_mux_data_bus[3][114] w_dpe_out_to_mux_data_bus[114]
feather_top     net     w_dpe_out_to_mux_data_bus[3][113] w_dpe_out_to_mux_data_bus[113]
feather_top     net     w_dpe_out_to_mux_data_bus[3][112] w_dpe_out_to_mux_data_bus[112]
feather_top     net     w_dpe_out_to_mux_data_bus[3][111] w_dpe_out_to_mux_data_bus[111]
feather_top     net     w_dpe_out_to_mux_data_bus[3][110] w_dpe_out_to_mux_data_bus[110]
feather_top     net     w_dpe_out_to_mux_data_bus[3][109] w_dpe_out_to_mux_data_bus[109]
feather_top     net     w_dpe_out_to_mux_data_bus[3][108] w_dpe_out_to_mux_data_bus[108]
feather_top     net     w_dpe_out_to_mux_data_bus[3][107] w_dpe_out_to_mux_data_bus[107]
feather_top     net     w_dpe_out_to_mux_data_bus[3][106] w_dpe_out_to_mux_data_bus[106]
feather_top     net     w_dpe_out_to_mux_data_bus[3][105] w_dpe_out_to_mux_data_bus[105]
feather_top     net     w_dpe_out_to_mux_data_bus[3][104] w_dpe_out_to_mux_data_bus[104]
feather_top     net     w_dpe_out_to_mux_data_bus[3][103] w_dpe_out_to_mux_data_bus[103]
feather_top     net     w_dpe_out_to_mux_data_bus[3][102] w_dpe_out_to_mux_data_bus[102]
feather_top     net     w_dpe_out_to_mux_data_bus[3][101] w_dpe_out_to_mux_data_bus[101]
feather_top     net     w_dpe_out_to_mux_data_bus[3][100] w_dpe_out_to_mux_data_bus[100]
feather_top     net     w_dpe_out_to_mux_data_bus[3][99] w_dpe_out_to_mux_data_bus[99]
feather_top     net     w_dpe_out_to_mux_data_bus[3][98] w_dpe_out_to_mux_data_bus[98]
feather_top     net     w_dpe_out_to_mux_data_bus[3][97] w_dpe_out_to_mux_data_bus[97]
feather_top     net     w_dpe_out_to_mux_data_bus[3][96] w_dpe_out_to_mux_data_bus[96]
feather_top     net     w_dpe_out_to_mux_data_bus[3][95] w_dpe_out_to_mux_data_bus[95]
feather_top     net     w_dpe_out_to_mux_data_bus[3][94] w_dpe_out_to_mux_data_bus[94]
feather_top     net     w_dpe_out_to_mux_data_bus[3][93] w_dpe_out_to_mux_data_bus[93]
feather_top     net     w_dpe_out_to_mux_data_bus[3][92] w_dpe_out_to_mux_data_bus[92]
feather_top     net     w_dpe_out_to_mux_data_bus[3][91] w_dpe_out_to_mux_data_bus[91]
feather_top     net     w_dpe_out_to_mux_data_bus[3][90] w_dpe_out_to_mux_data_bus[90]
feather_top     net     w_dpe_out_to_mux_data_bus[3][89] w_dpe_out_to_mux_data_bus[89]
feather_top     net     w_dpe_out_to_mux_data_bus[3][88] w_dpe_out_to_mux_data_bus[88]
feather_top     net     w_dpe_out_to_mux_data_bus[3][87] w_dpe_out_to_mux_data_bus[87]
feather_top     net     w_dpe_out_to_mux_data_bus[3][86] w_dpe_out_to_mux_data_bus[86]
feather_top     net     w_dpe_out_to_mux_data_bus[3][85] w_dpe_out_to_mux_data_bus[85]
feather_top     net     w_dpe_out_to_mux_data_bus[3][84] w_dpe_out_to_mux_data_bus[84]
feather_top     net     w_dpe_out_to_mux_data_bus[3][83] w_dpe_out_to_mux_data_bus[83]
feather_top     net     w_dpe_out_to_mux_data_bus[3][82] w_dpe_out_to_mux_data_bus[82]
feather_top     net     w_dpe_out_to_mux_data_bus[3][81] w_dpe_out_to_mux_data_bus[81]
feather_top     net     w_dpe_out_to_mux_data_bus[3][80] w_dpe_out_to_mux_data_bus[80]
feather_top     net     w_dpe_out_to_mux_data_bus[3][79] w_dpe_out_to_mux_data_bus[79]
feather_top     net     w_dpe_out_to_mux_data_bus[3][78] w_dpe_out_to_mux_data_bus[78]
feather_top     net     w_dpe_out_to_mux_data_bus[3][77] w_dpe_out_to_mux_data_bus[77]
feather_top     net     w_dpe_out_to_mux_data_bus[3][76] w_dpe_out_to_mux_data_bus[76]
feather_top     net     w_dpe_out_to_mux_data_bus[3][75] w_dpe_out_to_mux_data_bus[75]
feather_top     net     w_dpe_out_to_mux_data_bus[3][74] w_dpe_out_to_mux_data_bus[74]
feather_top     net     w_dpe_out_to_mux_data_bus[3][73] w_dpe_out_to_mux_data_bus[73]
feather_top     net     w_dpe_out_to_mux_data_bus[3][72] w_dpe_out_to_mux_data_bus[72]
feather_top     net     w_dpe_out_to_mux_data_bus[3][71] w_dpe_out_to_mux_data_bus[71]
feather_top     net     w_dpe_out_to_mux_data_bus[3][70] w_dpe_out_to_mux_data_bus[70]
feather_top     net     w_dpe_out_to_mux_data_bus[3][69] w_dpe_out_to_mux_data_bus[69]
feather_top     net     w_dpe_out_to_mux_data_bus[3][68] w_dpe_out_to_mux_data_bus[68]
feather_top     net     w_dpe_out_to_mux_data_bus[3][67] w_dpe_out_to_mux_data_bus[67]
feather_top     net     w_dpe_out_to_mux_data_bus[3][66] w_dpe_out_to_mux_data_bus[66]
feather_top     net     w_dpe_out_to_mux_data_bus[3][65] w_dpe_out_to_mux_data_bus[65]
feather_top     net     w_dpe_out_to_mux_data_bus[3][64] w_dpe_out_to_mux_data_bus[64]
feather_top     net     w_dpe_out_to_mux_data_bus[3][63] w_dpe_out_to_mux_data_bus[63]
feather_top     net     w_dpe_out_to_mux_data_bus[3][62] w_dpe_out_to_mux_data_bus[62]
feather_top     net     w_dpe_out_to_mux_data_bus[3][61] w_dpe_out_to_mux_data_bus[61]
feather_top     net     w_dpe_out_to_mux_data_bus[3][60] w_dpe_out_to_mux_data_bus[60]
feather_top     net     w_dpe_out_to_mux_data_bus[3][59] w_dpe_out_to_mux_data_bus[59]
feather_top     net     w_dpe_out_to_mux_data_bus[3][58] w_dpe_out_to_mux_data_bus[58]
feather_top     net     w_dpe_out_to_mux_data_bus[3][57] w_dpe_out_to_mux_data_bus[57]
feather_top     net     w_dpe_out_to_mux_data_bus[3][56] w_dpe_out_to_mux_data_bus[56]
feather_top     net     w_dpe_out_to_mux_data_bus[3][55] w_dpe_out_to_mux_data_bus[55]
feather_top     net     w_dpe_out_to_mux_data_bus[3][54] w_dpe_out_to_mux_data_bus[54]
feather_top     net     w_dpe_out_to_mux_data_bus[3][53] w_dpe_out_to_mux_data_bus[53]
feather_top     net     w_dpe_out_to_mux_data_bus[3][52] w_dpe_out_to_mux_data_bus[52]
feather_top     net     w_dpe_out_to_mux_data_bus[3][51] w_dpe_out_to_mux_data_bus[51]
feather_top     net     w_dpe_out_to_mux_data_bus[3][50] w_dpe_out_to_mux_data_bus[50]
feather_top     net     w_dpe_out_to_mux_data_bus[3][49] w_dpe_out_to_mux_data_bus[49]
feather_top     net     w_dpe_out_to_mux_data_bus[3][48] w_dpe_out_to_mux_data_bus[48]
feather_top     net     w_dpe_out_to_mux_data_bus[3][47] w_dpe_out_to_mux_data_bus[47]
feather_top     net     w_dpe_out_to_mux_data_bus[3][46] w_dpe_out_to_mux_data_bus[46]
feather_top     net     w_dpe_out_to_mux_data_bus[3][45] w_dpe_out_to_mux_data_bus[45]
feather_top     net     w_dpe_out_to_mux_data_bus[3][44] w_dpe_out_to_mux_data_bus[44]
feather_top     net     w_dpe_out_to_mux_data_bus[3][43] w_dpe_out_to_mux_data_bus[43]
feather_top     net     w_dpe_out_to_mux_data_bus[3][42] w_dpe_out_to_mux_data_bus[42]
feather_top     net     w_dpe_out_to_mux_data_bus[3][41] w_dpe_out_to_mux_data_bus[41]
feather_top     net     w_dpe_out_to_mux_data_bus[3][40] w_dpe_out_to_mux_data_bus[40]
feather_top     net     w_dpe_out_to_mux_data_bus[3][39] w_dpe_out_to_mux_data_bus[39]
feather_top     net     w_dpe_out_to_mux_data_bus[3][38] w_dpe_out_to_mux_data_bus[38]
feather_top     net     w_dpe_out_to_mux_data_bus[3][37] w_dpe_out_to_mux_data_bus[37]
feather_top     net     w_dpe_out_to_mux_data_bus[3][36] w_dpe_out_to_mux_data_bus[36]
feather_top     net     w_dpe_out_to_mux_data_bus[3][35] w_dpe_out_to_mux_data_bus[35]
feather_top     net     w_dpe_out_to_mux_data_bus[3][34] w_dpe_out_to_mux_data_bus[34]
feather_top     net     w_dpe_out_to_mux_data_bus[3][33] w_dpe_out_to_mux_data_bus[33]
feather_top     net     w_dpe_out_to_mux_data_bus[3][32] w_dpe_out_to_mux_data_bus[32]
feather_top     net     w_dpe_out_to_mux_data_bus[3][31] w_dpe_out_to_mux_data_bus[31]
feather_top     net     w_dpe_out_to_mux_data_bus[3][30] w_dpe_out_to_mux_data_bus[30]
feather_top     net     w_dpe_out_to_mux_data_bus[3][29] w_dpe_out_to_mux_data_bus[29]
feather_top     net     w_dpe_out_to_mux_data_bus[3][28] w_dpe_out_to_mux_data_bus[28]
feather_top     net     w_dpe_out_to_mux_data_bus[3][27] w_dpe_out_to_mux_data_bus[27]
feather_top     net     w_dpe_out_to_mux_data_bus[3][26] w_dpe_out_to_mux_data_bus[26]
feather_top     net     w_dpe_out_to_mux_data_bus[3][25] w_dpe_out_to_mux_data_bus[25]
feather_top     net     w_dpe_out_to_mux_data_bus[3][24] w_dpe_out_to_mux_data_bus[24]
feather_top     net     w_dpe_out_to_mux_data_bus[3][23] w_dpe_out_to_mux_data_bus[23]
feather_top     net     w_dpe_out_to_mux_data_bus[3][22] w_dpe_out_to_mux_data_bus[22]
feather_top     net     w_dpe_out_to_mux_data_bus[3][21] w_dpe_out_to_mux_data_bus[21]
feather_top     net     w_dpe_out_to_mux_data_bus[3][20] w_dpe_out_to_mux_data_bus[20]
feather_top     net     w_dpe_out_to_mux_data_bus[3][19] w_dpe_out_to_mux_data_bus[19]
feather_top     net     w_dpe_out_to_mux_data_bus[3][18] w_dpe_out_to_mux_data_bus[18]
feather_top     net     w_dpe_out_to_mux_data_bus[3][17] w_dpe_out_to_mux_data_bus[17]
feather_top     net     w_dpe_out_to_mux_data_bus[3][16] w_dpe_out_to_mux_data_bus[16]
feather_top     net     w_dpe_out_to_mux_data_bus[3][15] w_dpe_out_to_mux_data_bus[15]
feather_top     net     w_dpe_out_to_mux_data_bus[3][14] w_dpe_out_to_mux_data_bus[14]
feather_top     net     w_dpe_out_to_mux_data_bus[3][13] w_dpe_out_to_mux_data_bus[13]
feather_top     net     w_dpe_out_to_mux_data_bus[3][12] w_dpe_out_to_mux_data_bus[12]
feather_top     net     w_dpe_out_to_mux_data_bus[3][11] w_dpe_out_to_mux_data_bus[11]
feather_top     net     w_dpe_out_to_mux_data_bus[3][10] w_dpe_out_to_mux_data_bus[10]
feather_top     net     w_dpe_out_to_mux_data_bus[3][9] w_dpe_out_to_mux_data_bus[9]
feather_top     net     w_dpe_out_to_mux_data_bus[3][8] w_dpe_out_to_mux_data_bus[8]
feather_top     net     w_dpe_out_to_mux_data_bus[3][7] w_dpe_out_to_mux_data_bus[7]
feather_top     net     w_dpe_out_to_mux_data_bus[3][6] w_dpe_out_to_mux_data_bus[6]
feather_top     net     w_dpe_out_to_mux_data_bus[3][5] w_dpe_out_to_mux_data_bus[5]
feather_top     net     w_dpe_out_to_mux_data_bus[3][4] w_dpe_out_to_mux_data_bus[4]
feather_top     net     w_dpe_out_to_mux_data_bus[3][3] w_dpe_out_to_mux_data_bus[3]
feather_top     net     w_dpe_out_to_mux_data_bus[3][2] w_dpe_out_to_mux_data_bus[2]
feather_top     net     w_dpe_out_to_mux_data_bus[3][1] w_dpe_out_to_mux_data_bus[1]
feather_top     net     w_dpe_out_to_mux_data_bus[3][0] w_dpe_out_to_mux_data_bus[0]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[0][3] w_dpe_out_to_mux_data_bus_valid[15]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[0][2] w_dpe_out_to_mux_data_bus_valid[14]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[0][1] w_dpe_out_to_mux_data_bus_valid[13]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[0][0] w_dpe_out_to_mux_data_bus_valid[12]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[1][3] w_dpe_out_to_mux_data_bus_valid[11]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[1][2] w_dpe_out_to_mux_data_bus_valid[10]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[1][1] w_dpe_out_to_mux_data_bus_valid[9]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[1][0] w_dpe_out_to_mux_data_bus_valid[8]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[2][3] w_dpe_out_to_mux_data_bus_valid[7]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[2][2] w_dpe_out_to_mux_data_bus_valid[6]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[2][1] w_dpe_out_to_mux_data_bus_valid[5]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[2][0] w_dpe_out_to_mux_data_bus_valid[4]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[3][3] w_dpe_out_to_mux_data_bus_valid[3]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[3][2] w_dpe_out_to_mux_data_bus_valid[2]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[3][1] w_dpe_out_to_mux_data_bus_valid[1]
feather_top     net     w_dpe_out_to_mux_data_bus_valid[3][0] w_dpe_out_to_mux_data_bus_valid[0]
feather_top     net     w_o_col_mux_data[0][31] w_o_col_mux_data[127]
feather_top     net     w_o_col_mux_data[0][30] w_o_col_mux_data[126]
feather_top     net     w_o_col_mux_data[0][29] w_o_col_mux_data[125]
feather_top     net     w_o_col_mux_data[0][28] w_o_col_mux_data[124]
feather_top     net     w_o_col_mux_data[0][27] w_o_col_mux_data[123]
feather_top     net     w_o_col_mux_data[0][26] w_o_col_mux_data[122]
feather_top     net     w_o_col_mux_data[0][25] w_o_col_mux_data[121]
feather_top     net     w_o_col_mux_data[0][24] w_o_col_mux_data[120]
feather_top     net     w_o_col_mux_data[0][23] w_o_col_mux_data[119]
feather_top     net     w_o_col_mux_data[0][22] w_o_col_mux_data[118]
feather_top     net     w_o_col_mux_data[0][21] w_o_col_mux_data[117]
feather_top     net     w_o_col_mux_data[0][20] w_o_col_mux_data[116]
feather_top     net     w_o_col_mux_data[0][19] w_o_col_mux_data[115]
feather_top     net     w_o_col_mux_data[0][18] w_o_col_mux_data[114]
feather_top     net     w_o_col_mux_data[0][17] w_o_col_mux_data[113]
feather_top     net     w_o_col_mux_data[0][16] w_o_col_mux_data[112]
feather_top     net     w_o_col_mux_data[0][15] w_o_col_mux_data[111]
feather_top     net     w_o_col_mux_data[0][14] w_o_col_mux_data[110]
feather_top     net     w_o_col_mux_data[0][13] w_o_col_mux_data[109]
feather_top     net     w_o_col_mux_data[0][12] w_o_col_mux_data[108]
feather_top     net     w_o_col_mux_data[0][11] w_o_col_mux_data[107]
feather_top     net     w_o_col_mux_data[0][10] w_o_col_mux_data[106]
feather_top     net     w_o_col_mux_data[0][9]  w_o_col_mux_data[105]
feather_top     net     w_o_col_mux_data[0][8]  w_o_col_mux_data[104]
feather_top     net     w_o_col_mux_data[0][7]  w_o_col_mux_data[103]
feather_top     net     w_o_col_mux_data[0][6]  w_o_col_mux_data[102]
feather_top     net     w_o_col_mux_data[0][5]  w_o_col_mux_data[101]
feather_top     net     w_o_col_mux_data[0][4]  w_o_col_mux_data[100]
feather_top     net     w_o_col_mux_data[0][3]  w_o_col_mux_data[99]
feather_top     net     w_o_col_mux_data[0][2]  w_o_col_mux_data[98]
feather_top     net     w_o_col_mux_data[0][1]  w_o_col_mux_data[97]
feather_top     net     w_o_col_mux_data[0][0]  w_o_col_mux_data[96]
feather_top     net     w_o_col_mux_data[1][31] w_o_col_mux_data[95]
feather_top     net     w_o_col_mux_data[1][30] w_o_col_mux_data[94]
feather_top     net     w_o_col_mux_data[1][29] w_o_col_mux_data[93]
feather_top     net     w_o_col_mux_data[1][28] w_o_col_mux_data[92]
feather_top     net     w_o_col_mux_data[1][27] w_o_col_mux_data[91]
feather_top     net     w_o_col_mux_data[1][26] w_o_col_mux_data[90]
feather_top     net     w_o_col_mux_data[1][25] w_o_col_mux_data[89]
feather_top     net     w_o_col_mux_data[1][24] w_o_col_mux_data[88]
feather_top     net     w_o_col_mux_data[1][23] w_o_col_mux_data[87]
feather_top     net     w_o_col_mux_data[1][22] w_o_col_mux_data[86]
feather_top     net     w_o_col_mux_data[1][21] w_o_col_mux_data[85]
feather_top     net     w_o_col_mux_data[1][20] w_o_col_mux_data[84]
feather_top     net     w_o_col_mux_data[1][19] w_o_col_mux_data[83]
feather_top     net     w_o_col_mux_data[1][18] w_o_col_mux_data[82]
feather_top     net     w_o_col_mux_data[1][17] w_o_col_mux_data[81]
feather_top     net     w_o_col_mux_data[1][16] w_o_col_mux_data[80]
feather_top     net     w_o_col_mux_data[1][15] w_o_col_mux_data[79]
feather_top     net     w_o_col_mux_data[1][14] w_o_col_mux_data[78]
feather_top     net     w_o_col_mux_data[1][13] w_o_col_mux_data[77]
feather_top     net     w_o_col_mux_data[1][12] w_o_col_mux_data[76]
feather_top     net     w_o_col_mux_data[1][11] w_o_col_mux_data[75]
feather_top     net     w_o_col_mux_data[1][10] w_o_col_mux_data[74]
feather_top     net     w_o_col_mux_data[1][9]  w_o_col_mux_data[73]
feather_top     net     w_o_col_mux_data[1][8]  w_o_col_mux_data[72]
feather_top     net     w_o_col_mux_data[1][7]  w_o_col_mux_data[71]
feather_top     net     w_o_col_mux_data[1][6]  w_o_col_mux_data[70]
feather_top     net     w_o_col_mux_data[1][5]  w_o_col_mux_data[69]
feather_top     net     w_o_col_mux_data[1][4]  w_o_col_mux_data[68]
feather_top     net     w_o_col_mux_data[1][3]  w_o_col_mux_data[67]
feather_top     net     w_o_col_mux_data[1][2]  w_o_col_mux_data[66]
feather_top     net     w_o_col_mux_data[1][1]  w_o_col_mux_data[65]
feather_top     net     w_o_col_mux_data[1][0]  w_o_col_mux_data[64]
feather_top     net     w_o_col_mux_data[2][31] w_o_col_mux_data[63]
feather_top     net     w_o_col_mux_data[2][30] w_o_col_mux_data[62]
feather_top     net     w_o_col_mux_data[2][29] w_o_col_mux_data[61]
feather_top     net     w_o_col_mux_data[2][28] w_o_col_mux_data[60]
feather_top     net     w_o_col_mux_data[2][27] w_o_col_mux_data[59]
feather_top     net     w_o_col_mux_data[2][26] w_o_col_mux_data[58]
feather_top     net     w_o_col_mux_data[2][25] w_o_col_mux_data[57]
feather_top     net     w_o_col_mux_data[2][24] w_o_col_mux_data[56]
feather_top     net     w_o_col_mux_data[2][23] w_o_col_mux_data[55]
feather_top     net     w_o_col_mux_data[2][22] w_o_col_mux_data[54]
feather_top     net     w_o_col_mux_data[2][21] w_o_col_mux_data[53]
feather_top     net     w_o_col_mux_data[2][20] w_o_col_mux_data[52]
feather_top     net     w_o_col_mux_data[2][19] w_o_col_mux_data[51]
feather_top     net     w_o_col_mux_data[2][18] w_o_col_mux_data[50]
feather_top     net     w_o_col_mux_data[2][17] w_o_col_mux_data[49]
feather_top     net     w_o_col_mux_data[2][16] w_o_col_mux_data[48]
feather_top     net     w_o_col_mux_data[2][15] w_o_col_mux_data[47]
feather_top     net     w_o_col_mux_data[2][14] w_o_col_mux_data[46]
feather_top     net     w_o_col_mux_data[2][13] w_o_col_mux_data[45]
feather_top     net     w_o_col_mux_data[2][12] w_o_col_mux_data[44]
feather_top     net     w_o_col_mux_data[2][11] w_o_col_mux_data[43]
feather_top     net     w_o_col_mux_data[2][10] w_o_col_mux_data[42]
feather_top     net     w_o_col_mux_data[2][9]  w_o_col_mux_data[41]
feather_top     net     w_o_col_mux_data[2][8]  w_o_col_mux_data[40]
feather_top     net     w_o_col_mux_data[2][7]  w_o_col_mux_data[39]
feather_top     net     w_o_col_mux_data[2][6]  w_o_col_mux_data[38]
feather_top     net     w_o_col_mux_data[2][5]  w_o_col_mux_data[37]
feather_top     net     w_o_col_mux_data[2][4]  w_o_col_mux_data[36]
feather_top     net     w_o_col_mux_data[2][3]  w_o_col_mux_data[35]
feather_top     net     w_o_col_mux_data[2][2]  w_o_col_mux_data[34]
feather_top     net     w_o_col_mux_data[2][1]  w_o_col_mux_data[33]
feather_top     net     w_o_col_mux_data[2][0]  w_o_col_mux_data[32]
feather_top     net     w_o_col_mux_data[3][31] w_o_col_mux_data[31]
feather_top     net     w_o_col_mux_data[3][30] w_o_col_mux_data[30]
feather_top     net     w_o_col_mux_data[3][29] w_o_col_mux_data[29]
feather_top     net     w_o_col_mux_data[3][28] w_o_col_mux_data[28]
feather_top     net     w_o_col_mux_data[3][27] w_o_col_mux_data[27]
feather_top     net     w_o_col_mux_data[3][26] w_o_col_mux_data[26]
feather_top     net     w_o_col_mux_data[3][25] w_o_col_mux_data[25]
feather_top     net     w_o_col_mux_data[3][24] w_o_col_mux_data[24]
feather_top     net     w_o_col_mux_data[3][23] w_o_col_mux_data[23]
feather_top     net     w_o_col_mux_data[3][22] w_o_col_mux_data[22]
feather_top     net     w_o_col_mux_data[3][21] w_o_col_mux_data[21]
feather_top     net     w_o_col_mux_data[3][20] w_o_col_mux_data[20]
feather_top     net     w_o_col_mux_data[3][19] w_o_col_mux_data[19]
feather_top     net     w_o_col_mux_data[3][18] w_o_col_mux_data[18]
feather_top     net     w_o_col_mux_data[3][17] w_o_col_mux_data[17]
feather_top     net     w_o_col_mux_data[3][16] w_o_col_mux_data[16]
feather_top     net     w_o_col_mux_data[3][15] w_o_col_mux_data[15]
feather_top     net     w_o_col_mux_data[3][14] w_o_col_mux_data[14]
feather_top     net     w_o_col_mux_data[3][13] w_o_col_mux_data[13]
feather_top     net     w_o_col_mux_data[3][12] w_o_col_mux_data[12]
feather_top     net     w_o_col_mux_data[3][11] w_o_col_mux_data[11]
feather_top     net     w_o_col_mux_data[3][10] w_o_col_mux_data[10]
feather_top     net     w_o_col_mux_data[3][9]  w_o_col_mux_data[9]
feather_top     net     w_o_col_mux_data[3][8]  w_o_col_mux_data[8]
feather_top     net     w_o_col_mux_data[3][7]  w_o_col_mux_data[7]
feather_top     net     w_o_col_mux_data[3][6]  w_o_col_mux_data[6]
feather_top     net     w_o_col_mux_data[3][5]  w_o_col_mux_data[5]
feather_top     net     w_o_col_mux_data[3][4]  w_o_col_mux_data[4]
feather_top     net     w_o_col_mux_data[3][3]  w_o_col_mux_data[3]
feather_top     net     w_o_col_mux_data[3][2]  w_o_col_mux_data[2]
feather_top     net     w_o_col_mux_data[3][1]  w_o_col_mux_data[1]
feather_top     net     w_o_col_mux_data[3][0]  w_o_col_mux_data[0]
feather_top     net     w_weights_sram_a_wr_en_ping[0] w_weights_sram_a_wr_en_ping_0_
feather_top     net     w_weights_sram_b_rd_en_ping[0] w_weights_sram_b_rd_en_ping_0_
feather_top     net     w_weights_sram_a_wr_en_pong[0] w_weights_sram_a_wr_en_pong_0_
feather_top     net     w_weights_sram_b_rd_en_pong[0] w_weights_sram_b_rd_en_pong_0_
feather_top     net     w_dpe_iacts[1][0][7]    w_dpe_iacts_1__0__7_
feather_top     net     w_dpe_iacts[1][0][6]    w_dpe_iacts_1__0__6_
feather_top     net     w_dpe_iacts[1][0][5]    w_dpe_iacts_1__0__5_
feather_top     net     w_dpe_iacts[1][0][4]    w_dpe_iacts_1__0__4_
feather_top     net     w_dpe_iacts[1][0][3]    w_dpe_iacts_1__0__3_
feather_top     net     w_dpe_iacts[1][0][2]    w_dpe_iacts_1__0__2_
feather_top     net     w_dpe_iacts[1][0][1]    w_dpe_iacts_1__0__1_
feather_top     net     w_dpe_iacts[1][0][0]    w_dpe_iacts_1__0__0_
feather_top     net     w_dpe_iacts[1][1][7]    w_dpe_iacts_1__1__7_
feather_top     net     w_dpe_iacts[1][1][6]    w_dpe_iacts_1__1__6_
feather_top     net     w_dpe_iacts[1][1][5]    w_dpe_iacts_1__1__5_
feather_top     net     w_dpe_iacts[1][1][4]    w_dpe_iacts_1__1__4_
feather_top     net     w_dpe_iacts[1][1][3]    w_dpe_iacts_1__1__3_
feather_top     net     w_dpe_iacts[1][1][2]    w_dpe_iacts_1__1__2_
feather_top     net     w_dpe_iacts[1][1][1]    w_dpe_iacts_1__1__1_
feather_top     net     w_dpe_iacts[1][1][0]    w_dpe_iacts_1__1__0_
feather_top     net     w_dpe_iacts[1][2][7]    w_dpe_iacts_1__2__7_
feather_top     net     w_dpe_iacts[1][2][6]    w_dpe_iacts_1__2__6_
feather_top     net     w_dpe_iacts[1][2][5]    w_dpe_iacts_1__2__5_
feather_top     net     w_dpe_iacts[1][2][4]    w_dpe_iacts_1__2__4_
feather_top     net     w_dpe_iacts[1][2][3]    w_dpe_iacts_1__2__3_
feather_top     net     w_dpe_iacts[1][2][2]    w_dpe_iacts_1__2__2_
feather_top     net     w_dpe_iacts[1][2][1]    w_dpe_iacts_1__2__1_
feather_top     net     w_dpe_iacts[1][2][0]    w_dpe_iacts_1__2__0_
feather_top     net     w_dpe_iacts[1][3][7]    w_dpe_iacts_1__3__7_
feather_top     net     w_dpe_iacts[1][3][6]    w_dpe_iacts_1__3__6_
feather_top     net     w_dpe_iacts[1][3][5]    w_dpe_iacts_1__3__5_
feather_top     net     w_dpe_iacts[1][3][4]    w_dpe_iacts_1__3__4_
feather_top     net     w_dpe_iacts[1][3][3]    w_dpe_iacts_1__3__3_
feather_top     net     w_dpe_iacts[1][3][2]    w_dpe_iacts_1__3__2_
feather_top     net     w_dpe_iacts[1][3][1]    w_dpe_iacts_1__3__1_
feather_top     net     w_dpe_iacts[1][3][0]    w_dpe_iacts_1__3__0_
feather_top     net     w_dpe_iacts[2][0][7]    w_dpe_iacts_2__0__7_
feather_top     net     w_dpe_iacts[2][0][6]    w_dpe_iacts_2__0__6_
feather_top     net     w_dpe_iacts[2][0][5]    w_dpe_iacts_2__0__5_
feather_top     net     w_dpe_iacts[2][0][4]    w_dpe_iacts_2__0__4_
feather_top     net     w_dpe_iacts[2][0][3]    w_dpe_iacts_2__0__3_
feather_top     net     w_dpe_iacts[2][0][2]    w_dpe_iacts_2__0__2_
feather_top     net     w_dpe_iacts[2][0][1]    w_dpe_iacts_2__0__1_
feather_top     net     w_dpe_iacts[2][0][0]    w_dpe_iacts_2__0__0_
feather_top     net     w_dpe_iacts[2][1][7]    w_dpe_iacts_2__1__7_
feather_top     net     w_dpe_iacts[2][1][6]    w_dpe_iacts_2__1__6_
feather_top     net     w_dpe_iacts[2][1][5]    w_dpe_iacts_2__1__5_
feather_top     net     w_dpe_iacts[2][1][4]    w_dpe_iacts_2__1__4_
feather_top     net     w_dpe_iacts[2][1][3]    w_dpe_iacts_2__1__3_
feather_top     net     w_dpe_iacts[2][1][2]    w_dpe_iacts_2__1__2_
feather_top     net     w_dpe_iacts[2][1][1]    w_dpe_iacts_2__1__1_
feather_top     net     w_dpe_iacts[2][1][0]    w_dpe_iacts_2__1__0_
feather_top     net     w_dpe_iacts[2][2][7]    w_dpe_iacts_2__2__7_
feather_top     net     w_dpe_iacts[2][2][6]    w_dpe_iacts_2__2__6_
feather_top     net     w_dpe_iacts[2][2][5]    w_dpe_iacts_2__2__5_
feather_top     net     w_dpe_iacts[2][2][4]    w_dpe_iacts_2__2__4_
feather_top     net     w_dpe_iacts[2][2][3]    w_dpe_iacts_2__2__3_
feather_top     net     w_dpe_iacts[2][2][2]    w_dpe_iacts_2__2__2_
feather_top     net     w_dpe_iacts[2][2][1]    w_dpe_iacts_2__2__1_
feather_top     net     w_dpe_iacts[2][2][0]    w_dpe_iacts_2__2__0_
feather_top     net     w_dpe_iacts[2][3][7]    w_dpe_iacts_2__3__7_
feather_top     net     w_dpe_iacts[2][3][6]    w_dpe_iacts_2__3__6_
feather_top     net     w_dpe_iacts[2][3][5]    w_dpe_iacts_2__3__5_
feather_top     net     w_dpe_iacts[2][3][4]    w_dpe_iacts_2__3__4_
feather_top     net     w_dpe_iacts[2][3][3]    w_dpe_iacts_2__3__3_
feather_top     net     w_dpe_iacts[2][3][2]    w_dpe_iacts_2__3__2_
feather_top     net     w_dpe_iacts[2][3][1]    w_dpe_iacts_2__3__1_
feather_top     net     w_dpe_iacts[2][3][0]    w_dpe_iacts_2__3__0_
feather_top     net     w_dpe_iacts[3][0][7]    w_dpe_iacts_3__0__7_
feather_top     net     w_dpe_iacts[3][0][6]    w_dpe_iacts_3__0__6_
feather_top     net     w_dpe_iacts[3][0][5]    w_dpe_iacts_3__0__5_
feather_top     net     w_dpe_iacts[3][0][4]    w_dpe_iacts_3__0__4_
feather_top     net     w_dpe_iacts[3][0][3]    w_dpe_iacts_3__0__3_
feather_top     net     w_dpe_iacts[3][0][2]    w_dpe_iacts_3__0__2_
feather_top     net     w_dpe_iacts[3][0][1]    w_dpe_iacts_3__0__1_
feather_top     net     w_dpe_iacts[3][0][0]    w_dpe_iacts_3__0__0_
feather_top     net     w_dpe_iacts[3][1][7]    w_dpe_iacts_3__1__7_
feather_top     net     w_dpe_iacts[3][1][6]    w_dpe_iacts_3__1__6_
feather_top     net     w_dpe_iacts[3][1][5]    w_dpe_iacts_3__1__5_
feather_top     net     w_dpe_iacts[3][1][4]    w_dpe_iacts_3__1__4_
feather_top     net     w_dpe_iacts[3][1][3]    w_dpe_iacts_3__1__3_
feather_top     net     w_dpe_iacts[3][1][2]    w_dpe_iacts_3__1__2_
feather_top     net     w_dpe_iacts[3][1][1]    w_dpe_iacts_3__1__1_
feather_top     net     w_dpe_iacts[3][1][0]    w_dpe_iacts_3__1__0_
feather_top     net     w_dpe_iacts[3][2][7]    w_dpe_iacts_3__2__7_
feather_top     net     w_dpe_iacts[3][2][6]    w_dpe_iacts_3__2__6_
feather_top     net     w_dpe_iacts[3][2][5]    w_dpe_iacts_3__2__5_
feather_top     net     w_dpe_iacts[3][2][4]    w_dpe_iacts_3__2__4_
feather_top     net     w_dpe_iacts[3][2][3]    w_dpe_iacts_3__2__3_
feather_top     net     w_dpe_iacts[3][2][2]    w_dpe_iacts_3__2__2_
feather_top     net     w_dpe_iacts[3][2][1]    w_dpe_iacts_3__2__1_
feather_top     net     w_dpe_iacts[3][2][0]    w_dpe_iacts_3__2__0_
feather_top     net     w_dpe_iacts[3][3][7]    w_dpe_iacts_3__3__7_
feather_top     net     w_dpe_iacts[3][3][6]    w_dpe_iacts_3__3__6_
feather_top     net     w_dpe_iacts[3][3][5]    w_dpe_iacts_3__3__5_
feather_top     net     w_dpe_iacts[3][3][4]    w_dpe_iacts_3__3__4_
feather_top     net     w_dpe_iacts[3][3][3]    w_dpe_iacts_3__3__3_
feather_top     net     w_dpe_iacts[3][3][2]    w_dpe_iacts_3__3__2_
feather_top     net     w_dpe_iacts[3][3][1]    w_dpe_iacts_3__3__1_
feather_top     net     w_dpe_iacts[3][3][0]    w_dpe_iacts_3__3__0_
feather_top     net     w_dpe_iacts_valid[1][0] w_dpe_iacts_valid_1__0_
feather_top     net     w_dpe_iacts_valid[1][1] w_dpe_iacts_valid_1__1_
feather_top     net     w_dpe_iacts_valid[1][2] w_dpe_iacts_valid_1__2_
feather_top     net     w_dpe_iacts_valid[1][3] w_dpe_iacts_valid_1__3_
feather_top     net     w_dpe_iacts_valid[2][0] w_dpe_iacts_valid_2__0_
feather_top     net     w_dpe_iacts_valid[2][1] w_dpe_iacts_valid_2__1_
feather_top     net     w_dpe_iacts_valid[2][2] w_dpe_iacts_valid_2__2_
feather_top     net     w_dpe_iacts_valid[2][3] w_dpe_iacts_valid_2__3_
feather_top     net     w_dpe_iacts_valid[3][0] w_dpe_iacts_valid_3__0_
feather_top     net     w_dpe_iacts_valid[3][1] w_dpe_iacts_valid_3__1_
feather_top     net     w_dpe_iacts_valid[3][2] w_dpe_iacts_valid_3__2_
feather_top     net     w_dpe_iacts_valid[3][3] w_dpe_iacts_valid_3__3_
feather_top     net     w_dpe_weights[1][0][7]  w_dpe_weights_1__0__7_
feather_top     net     w_dpe_weights[1][0][6]  w_dpe_weights_1__0__6_
feather_top     net     w_dpe_weights[1][0][5]  w_dpe_weights_1__0__5_
feather_top     net     w_dpe_weights[1][0][4]  w_dpe_weights_1__0__4_
feather_top     net     w_dpe_weights[1][0][3]  w_dpe_weights_1__0__3_
feather_top     net     w_dpe_weights[1][0][2]  w_dpe_weights_1__0__2_
feather_top     net     w_dpe_weights[1][0][1]  w_dpe_weights_1__0__1_
feather_top     net     w_dpe_weights[1][0][0]  w_dpe_weights_1__0__0_
feather_top     net     w_dpe_weights[1][1][7]  w_dpe_weights_1__1__7_
feather_top     net     w_dpe_weights[1][1][6]  w_dpe_weights_1__1__6_
feather_top     net     w_dpe_weights[1][1][5]  w_dpe_weights_1__1__5_
feather_top     net     w_dpe_weights[1][1][4]  w_dpe_weights_1__1__4_
feather_top     net     w_dpe_weights[1][1][3]  w_dpe_weights_1__1__3_
feather_top     net     w_dpe_weights[1][1][2]  w_dpe_weights_1__1__2_
feather_top     net     w_dpe_weights[1][1][1]  w_dpe_weights_1__1__1_
feather_top     net     w_dpe_weights[1][1][0]  w_dpe_weights_1__1__0_
feather_top     net     w_dpe_weights[1][2][7]  w_dpe_weights_1__2__7_
feather_top     net     w_dpe_weights[1][2][6]  w_dpe_weights_1__2__6_
feather_top     net     w_dpe_weights[1][2][5]  w_dpe_weights_1__2__5_
feather_top     net     w_dpe_weights[1][2][4]  w_dpe_weights_1__2__4_
feather_top     net     w_dpe_weights[1][2][3]  w_dpe_weights_1__2__3_
feather_top     net     w_dpe_weights[1][2][2]  w_dpe_weights_1__2__2_
feather_top     net     w_dpe_weights[1][2][1]  w_dpe_weights_1__2__1_
feather_top     net     w_dpe_weights[1][2][0]  w_dpe_weights_1__2__0_
feather_top     net     w_dpe_weights[1][3][7]  w_dpe_weights_1__3__7_
feather_top     net     w_dpe_weights[1][3][6]  w_dpe_weights_1__3__6_
feather_top     net     w_dpe_weights[1][3][5]  w_dpe_weights_1__3__5_
feather_top     net     w_dpe_weights[1][3][4]  w_dpe_weights_1__3__4_
feather_top     net     w_dpe_weights[1][3][3]  w_dpe_weights_1__3__3_
feather_top     net     w_dpe_weights[1][3][2]  w_dpe_weights_1__3__2_
feather_top     net     w_dpe_weights[1][3][1]  w_dpe_weights_1__3__1_
feather_top     net     w_dpe_weights[1][3][0]  w_dpe_weights_1__3__0_
feather_top     net     w_dpe_weights[2][0][7]  w_dpe_weights_2__0__7_
feather_top     net     w_dpe_weights[2][0][6]  w_dpe_weights_2__0__6_
feather_top     net     w_dpe_weights[2][0][5]  w_dpe_weights_2__0__5_
feather_top     net     w_dpe_weights[2][0][4]  w_dpe_weights_2__0__4_
feather_top     net     w_dpe_weights[2][0][3]  w_dpe_weights_2__0__3_
feather_top     net     w_dpe_weights[2][0][2]  w_dpe_weights_2__0__2_
feather_top     net     w_dpe_weights[2][0][1]  w_dpe_weights_2__0__1_
feather_top     net     w_dpe_weights[2][0][0]  w_dpe_weights_2__0__0_
feather_top     net     w_dpe_weights[2][1][7]  w_dpe_weights_2__1__7_
feather_top     net     w_dpe_weights[2][1][6]  w_dpe_weights_2__1__6_
feather_top     net     w_dpe_weights[2][1][5]  w_dpe_weights_2__1__5_
feather_top     net     w_dpe_weights[2][1][4]  w_dpe_weights_2__1__4_
feather_top     net     w_dpe_weights[2][1][3]  w_dpe_weights_2__1__3_
feather_top     net     w_dpe_weights[2][1][2]  w_dpe_weights_2__1__2_
feather_top     net     w_dpe_weights[2][1][1]  w_dpe_weights_2__1__1_
feather_top     net     w_dpe_weights[2][1][0]  w_dpe_weights_2__1__0_
feather_top     net     w_dpe_weights[2][2][7]  w_dpe_weights_2__2__7_
feather_top     net     w_dpe_weights[2][2][6]  w_dpe_weights_2__2__6_
feather_top     net     w_dpe_weights[2][2][5]  w_dpe_weights_2__2__5_
feather_top     net     w_dpe_weights[2][2][4]  w_dpe_weights_2__2__4_
feather_top     net     w_dpe_weights[2][2][3]  w_dpe_weights_2__2__3_
feather_top     net     w_dpe_weights[2][2][2]  w_dpe_weights_2__2__2_
feather_top     net     w_dpe_weights[2][2][1]  w_dpe_weights_2__2__1_
feather_top     net     w_dpe_weights[2][2][0]  w_dpe_weights_2__2__0_
feather_top     net     w_dpe_weights[2][3][7]  w_dpe_weights_2__3__7_
feather_top     net     w_dpe_weights[2][3][6]  w_dpe_weights_2__3__6_
feather_top     net     w_dpe_weights[2][3][5]  w_dpe_weights_2__3__5_
feather_top     net     w_dpe_weights[2][3][4]  w_dpe_weights_2__3__4_
feather_top     net     w_dpe_weights[2][3][3]  w_dpe_weights_2__3__3_
feather_top     net     w_dpe_weights[2][3][2]  w_dpe_weights_2__3__2_
feather_top     net     w_dpe_weights[2][3][1]  w_dpe_weights_2__3__1_
feather_top     net     w_dpe_weights[2][3][0]  w_dpe_weights_2__3__0_
feather_top     net     w_dpe_weights[3][0][7]  w_dpe_weights_3__0__7_
feather_top     net     w_dpe_weights[3][0][6]  w_dpe_weights_3__0__6_
feather_top     net     w_dpe_weights[3][0][5]  w_dpe_weights_3__0__5_
feather_top     net     w_dpe_weights[3][0][4]  w_dpe_weights_3__0__4_
feather_top     net     w_dpe_weights[3][0][3]  w_dpe_weights_3__0__3_
feather_top     net     w_dpe_weights[3][0][2]  w_dpe_weights_3__0__2_
feather_top     net     w_dpe_weights[3][0][1]  w_dpe_weights_3__0__1_
feather_top     net     w_dpe_weights[3][0][0]  w_dpe_weights_3__0__0_
feather_top     net     w_dpe_weights[3][1][7]  w_dpe_weights_3__1__7_
feather_top     net     w_dpe_weights[3][1][6]  w_dpe_weights_3__1__6_
feather_top     net     w_dpe_weights[3][1][5]  w_dpe_weights_3__1__5_
feather_top     net     w_dpe_weights[3][1][4]  w_dpe_weights_3__1__4_
feather_top     net     w_dpe_weights[3][1][3]  w_dpe_weights_3__1__3_
feather_top     net     w_dpe_weights[3][1][2]  w_dpe_weights_3__1__2_
feather_top     net     w_dpe_weights[3][1][1]  w_dpe_weights_3__1__1_
feather_top     net     w_dpe_weights[3][1][0]  w_dpe_weights_3__1__0_
feather_top     net     w_dpe_weights[3][2][7]  w_dpe_weights_3__2__7_
feather_top     net     w_dpe_weights[3][2][6]  w_dpe_weights_3__2__6_
feather_top     net     w_dpe_weights[3][2][5]  w_dpe_weights_3__2__5_
feather_top     net     w_dpe_weights[3][2][4]  w_dpe_weights_3__2__4_
feather_top     net     w_dpe_weights[3][2][3]  w_dpe_weights_3__2__3_
feather_top     net     w_dpe_weights[3][2][2]  w_dpe_weights_3__2__2_
feather_top     net     w_dpe_weights[3][2][1]  w_dpe_weights_3__2__1_
feather_top     net     w_dpe_weights[3][2][0]  w_dpe_weights_3__2__0_
feather_top     net     w_dpe_weights[3][3][7]  w_dpe_weights_3__3__7_
feather_top     net     w_dpe_weights[3][3][6]  w_dpe_weights_3__3__6_
feather_top     net     w_dpe_weights[3][3][5]  w_dpe_weights_3__3__5_
feather_top     net     w_dpe_weights[3][3][4]  w_dpe_weights_3__3__4_
feather_top     net     w_dpe_weights[3][3][3]  w_dpe_weights_3__3__3_
feather_top     net     w_dpe_weights[3][3][2]  w_dpe_weights_3__3__2_
feather_top     net     w_dpe_weights[3][3][1]  w_dpe_weights_3__3__1_
feather_top     net     w_dpe_weights[3][3][0]  w_dpe_weights_3__3__0_
feather_top     net     w_dpe_weights_valid[1][0] w_dpe_weights_valid_1__0_
feather_top     net     w_dpe_weights_valid[1][1] w_dpe_weights_valid_1__1_
feather_top     net     w_dpe_weights_valid[1][2] w_dpe_weights_valid_1__2_
feather_top     net     w_dpe_weights_valid[1][3] w_dpe_weights_valid_1__3_
feather_top     net     w_dpe_weights_valid[2][0] w_dpe_weights_valid_2__0_
feather_top     net     w_dpe_weights_valid[2][1] w_dpe_weights_valid_2__1_
feather_top     net     w_dpe_weights_valid[2][2] w_dpe_weights_valid_2__2_
feather_top     net     w_dpe_weights_valid[2][3] w_dpe_weights_valid_2__3_
feather_top     net     w_dpe_weights_valid[3][0] w_dpe_weights_valid_3__0_
feather_top     net     w_dpe_weights_valid[3][1] w_dpe_weights_valid_3__1_
feather_top     net     w_dpe_weights_valid[3][2] w_dpe_weights_valid_3__2_
feather_top     net     w_dpe_weights_valid[3][3] w_dpe_weights_valid_3__3_
feather_top     net     w_dpe_weights_ping_pong_sel[0][0] w_dpe_weights_ping_pong_sel_0__0_
feather_top     net     w_dpe_weights_ping_pong_sel[1][0] w_dpe_weights_ping_pong_sel_1__0_
feather_top     net     w_dpe_weights_ping_pong_sel[1][1] w_dpe_weights_ping_pong_sel_1__1_
feather_top     net     w_dpe_weights_ping_pong_sel[1][2] w_dpe_weights_ping_pong_sel_1__2_
feather_top     net     w_dpe_weights_ping_pong_sel[1][3] w_dpe_weights_ping_pong_sel_1__3_
feather_top     net     w_dpe_weights_ping_pong_sel[2][0] w_dpe_weights_ping_pong_sel_2__0_
feather_top     net     w_dpe_weights_ping_pong_sel[2][1] w_dpe_weights_ping_pong_sel_2__1_
feather_top     net     w_dpe_weights_ping_pong_sel[2][2] w_dpe_weights_ping_pong_sel_2__2_
feather_top     net     w_dpe_weights_ping_pong_sel[2][3] w_dpe_weights_ping_pong_sel_2__3_
feather_top     net     w_dpe_weights_ping_pong_sel[3][0] w_dpe_weights_ping_pong_sel_3__0_
feather_top     net     w_dpe_weights_ping_pong_sel[3][1] w_dpe_weights_ping_pong_sel_3__1_
feather_top     net     w_dpe_weights_ping_pong_sel[3][2] w_dpe_weights_ping_pong_sel_3__2_
feather_top     net     w_dpe_weights_ping_pong_sel[3][3] w_dpe_weights_ping_pong_sel_3__3_
feather_top     net     w_dpe_pe_sel[1][0][3]   w_dpe_pe_sel_1__0__3_
feather_top     net     w_dpe_pe_sel[1][0][2]   w_dpe_pe_sel_1__0__2_
feather_top     net     w_dpe_pe_sel[1][0][1]   w_dpe_pe_sel_1__0__1_
feather_top     net     w_dpe_pe_sel[1][0][0]   w_dpe_pe_sel_1__0__0_
feather_top     net     w_dpe_pe_sel[1][1][3]   w_dpe_pe_sel_1__1__3_
feather_top     net     w_dpe_pe_sel[1][1][2]   w_dpe_pe_sel_1__1__2_
feather_top     net     w_dpe_pe_sel[1][1][1]   w_dpe_pe_sel_1__1__1_
feather_top     net     w_dpe_pe_sel[1][1][0]   w_dpe_pe_sel_1__1__0_
feather_top     net     w_dpe_pe_sel[1][2][3]   w_dpe_pe_sel_1__2__3_
feather_top     net     w_dpe_pe_sel[1][2][2]   w_dpe_pe_sel_1__2__2_
feather_top     net     w_dpe_pe_sel[1][2][1]   w_dpe_pe_sel_1__2__1_
feather_top     net     w_dpe_pe_sel[1][2][0]   w_dpe_pe_sel_1__2__0_
feather_top     net     w_dpe_pe_sel[1][3][3]   w_dpe_pe_sel_1__3__3_
feather_top     net     w_dpe_pe_sel[1][3][2]   w_dpe_pe_sel_1__3__2_
feather_top     net     w_dpe_pe_sel[1][3][1]   w_dpe_pe_sel_1__3__1_
feather_top     net     w_dpe_pe_sel[1][3][0]   w_dpe_pe_sel_1__3__0_
feather_top     net     w_dpe_pe_sel[2][0][3]   w_dpe_pe_sel_2__0__3_
feather_top     net     w_dpe_pe_sel[2][0][2]   w_dpe_pe_sel_2__0__2_
feather_top     net     w_dpe_pe_sel[2][0][1]   w_dpe_pe_sel_2__0__1_
feather_top     net     w_dpe_pe_sel[2][0][0]   w_dpe_pe_sel_2__0__0_
feather_top     net     w_dpe_pe_sel[2][1][3]   w_dpe_pe_sel_2__1__3_
feather_top     net     w_dpe_pe_sel[2][1][2]   w_dpe_pe_sel_2__1__2_
feather_top     net     w_dpe_pe_sel[2][1][1]   w_dpe_pe_sel_2__1__1_
feather_top     net     w_dpe_pe_sel[2][1][0]   w_dpe_pe_sel_2__1__0_
feather_top     net     w_dpe_pe_sel[2][2][3]   w_dpe_pe_sel_2__2__3_
feather_top     net     w_dpe_pe_sel[2][2][2]   w_dpe_pe_sel_2__2__2_
feather_top     net     w_dpe_pe_sel[2][2][1]   w_dpe_pe_sel_2__2__1_
feather_top     net     w_dpe_pe_sel[2][2][0]   w_dpe_pe_sel_2__2__0_
feather_top     net     w_dpe_pe_sel[2][3][3]   w_dpe_pe_sel_2__3__3_
feather_top     net     w_dpe_pe_sel[2][3][2]   w_dpe_pe_sel_2__3__2_
feather_top     net     w_dpe_pe_sel[2][3][1]   w_dpe_pe_sel_2__3__1_
feather_top     net     w_dpe_pe_sel[2][3][0]   w_dpe_pe_sel_2__3__0_
feather_top     net     w_dpe_pe_sel[3][0][3]   w_dpe_pe_sel_3__0__3_
feather_top     net     w_dpe_pe_sel[3][0][2]   w_dpe_pe_sel_3__0__2_
feather_top     net     w_dpe_pe_sel[3][0][1]   w_dpe_pe_sel_3__0__1_
feather_top     net     w_dpe_pe_sel[3][0][0]   w_dpe_pe_sel_3__0__0_
feather_top     net     w_dpe_pe_sel[3][1][3]   w_dpe_pe_sel_3__1__3_
feather_top     net     w_dpe_pe_sel[3][1][2]   w_dpe_pe_sel_3__1__2_
feather_top     net     w_dpe_pe_sel[3][1][1]   w_dpe_pe_sel_3__1__1_
feather_top     net     w_dpe_pe_sel[3][1][0]   w_dpe_pe_sel_3__1__0_
feather_top     net     w_dpe_pe_sel[3][2][3]   w_dpe_pe_sel_3__2__3_
feather_top     net     w_dpe_pe_sel[3][2][2]   w_dpe_pe_sel_3__2__2_
feather_top     net     w_dpe_pe_sel[3][2][1]   w_dpe_pe_sel_3__2__1_
feather_top     net     w_dpe_pe_sel[3][2][0]   w_dpe_pe_sel_3__2__0_
feather_top     net     w_dpe_pe_sel[3][3][3]   w_dpe_pe_sel_3__3__3_
feather_top     net     w_dpe_pe_sel[3][3][2]   w_dpe_pe_sel_3__3__2_
feather_top     net     w_dpe_pe_sel[3][3][1]   w_dpe_pe_sel_3__3__1_
feather_top     net     w_dpe_pe_sel[3][3][0]   w_dpe_pe_sel_3__3__0_
feather_top     net     w_dpe_weights_to_use[1][0][1] w_dpe_weights_to_use_1__0__1_
feather_top     net     w_dpe_weights_to_use[1][0][0] w_dpe_weights_to_use_1__0__0_
feather_top     net     w_dpe_weights_to_use[1][1][1] w_dpe_weights_to_use_1__1__1_
feather_top     net     w_dpe_weights_to_use[1][1][0] w_dpe_weights_to_use_1__1__0_
feather_top     net     w_dpe_weights_to_use[1][2][1] w_dpe_weights_to_use_1__2__1_
feather_top     net     w_dpe_weights_to_use[1][2][0] w_dpe_weights_to_use_1__2__0_
feather_top     net     w_dpe_weights_to_use[1][3][1] w_dpe_weights_to_use_1__3__1_
feather_top     net     w_dpe_weights_to_use[1][3][0] w_dpe_weights_to_use_1__3__0_
feather_top     net     w_dpe_weights_to_use[2][0][1] w_dpe_weights_to_use_2__0__1_
feather_top     net     w_dpe_weights_to_use[2][0][0] w_dpe_weights_to_use_2__0__0_
feather_top     net     w_dpe_weights_to_use[2][1][1] w_dpe_weights_to_use_2__1__1_
feather_top     net     w_dpe_weights_to_use[2][1][0] w_dpe_weights_to_use_2__1__0_
feather_top     net     w_dpe_weights_to_use[2][2][1] w_dpe_weights_to_use_2__2__1_
feather_top     net     w_dpe_weights_to_use[2][2][0] w_dpe_weights_to_use_2__2__0_
feather_top     net     w_dpe_weights_to_use[2][3][1] w_dpe_weights_to_use_2__3__1_
feather_top     net     w_dpe_weights_to_use[2][3][0] w_dpe_weights_to_use_2__3__0_
feather_top     net     w_dpe_weights_to_use[3][0][1] w_dpe_weights_to_use_3__0__1_
feather_top     net     w_dpe_weights_to_use[3][0][0] w_dpe_weights_to_use_3__0__0_
feather_top     net     w_dpe_weights_to_use[3][1][1] w_dpe_weights_to_use_3__1__1_
feather_top     net     w_dpe_weights_to_use[3][1][0] w_dpe_weights_to_use_3__1__0_
feather_top     net     w_dpe_weights_to_use[3][2][1] w_dpe_weights_to_use_3__2__1_
feather_top     net     w_dpe_weights_to_use[3][2][0] w_dpe_weights_to_use_3__2__0_
feather_top     net     w_dpe_weights_to_use[3][3][1] w_dpe_weights_to_use_3__3__1_
feather_top     net     w_dpe_weights_to_use[3][3][0] w_dpe_weights_to_use_3__3__0_
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1_1 cell SP_SRAM_BANKS[0].sram_bank_sp_inst SP_SRAM_BANKS_0__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1_1 net i_sram_a_wr_en[0] i_sram_a_wr_en
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1_1 net w_i_addr[0][1] w_i_addr[1]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1_1 net w_i_addr[0][0] w_i_addr[0]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1 cell SP_SRAM_BANKS[0].sram_bank_sp_inst SP_SRAM_BANKS_0__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1 cell SP_SRAM_BANKS[1].sram_bank_sp_inst SP_SRAM_BANKS_1__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1 cell SP_SRAM_BANKS[2].sram_bank_sp_inst SP_SRAM_BANKS_2__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1 cell SP_SRAM_BANKS[3].sram_bank_sp_inst SP_SRAM_BANKS_3__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1 net w_i_addr[0][1] w_i_addr[7]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1 net w_i_addr[0][0] w_i_addr[6]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1 net w_i_addr[1][1] w_i_addr[5]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1 net w_i_addr[1][0] w_i_addr[4]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1 net w_i_addr[2][1] w_i_addr[3]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1 net w_i_addr[2][0] w_i_addr[2]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1 net w_i_addr[3][1] w_i_addr[1]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_1 net w_i_addr[3][0] w_i_addr[0]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0 cell SP_SRAM_BANKS[0].sram_bank_sp_inst SP_SRAM_BANKS_0__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0 cell SP_SRAM_BANKS[1].sram_bank_sp_inst SP_SRAM_BANKS_1__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0 cell SP_SRAM_BANKS[2].sram_bank_sp_inst SP_SRAM_BANKS_2__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0 cell SP_SRAM_BANKS[3].sram_bank_sp_inst SP_SRAM_BANKS_3__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0 net w_i_addr[0][1] w_i_addr[7]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0 net w_i_addr[0][0] w_i_addr[6]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0 net w_i_addr[1][1] w_i_addr[5]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0 net w_i_addr[1][0] w_i_addr[4]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0 net w_i_addr[2][1] w_i_addr[3]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0 net w_i_addr[2][0] w_i_addr[2]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0 net w_i_addr[3][1] w_i_addr[1]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4_0 net w_i_addr[3][0] w_i_addr[0]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1 cell SP_SRAM_BANKS[0].sram_bank_sp_inst SP_SRAM_BANKS_0__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1 net i_sram_a_wr_en[0] i_sram_a_wr_en
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1 net w_i_addr[0][1] w_i_addr[1]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1 net w_i_addr[0][0] w_i_addr[0]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4 cell SP_SRAM_BANKS[0].sram_bank_sp_inst SP_SRAM_BANKS_0__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4 cell SP_SRAM_BANKS[1].sram_bank_sp_inst SP_SRAM_BANKS_1__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4 cell SP_SRAM_BANKS[2].sram_bank_sp_inst SP_SRAM_BANKS_2__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4 cell SP_SRAM_BANKS[3].sram_bank_sp_inst SP_SRAM_BANKS_3__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4 net w_i_addr[0][1] w_i_addr[7]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4 net w_i_addr[0][0] w_i_addr[6]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4 net w_i_addr[1][1] w_i_addr[5]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4 net w_i_addr[1][0] w_i_addr[4]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4 net w_i_addr[2][1] w_i_addr[3]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4 net w_i_addr[2][0] w_i_addr[2]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4 net w_i_addr[3][1] w_i_addr[1]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK4 net w_i_addr[3][0] w_i_addr[0]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_scale_val_reg[7] r_scale_val_reg_7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_scale_val_reg[6] r_scale_val_reg_6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_scale_val_reg[5] r_scale_val_reg_5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_scale_val_reg[4] r_scale_val_reg_4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_scale_val_reg[3] r_scale_val_reg_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_zp_reg[7] r_weights_zp_reg_7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_zp_reg[6] r_weights_zp_reg_6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_zp_reg[5] r_weights_zp_reg_5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_zp_reg[4] r_weights_zp_reg_4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_zp_reg[3] r_weights_zp_reg_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_zp_reg[2] r_weights_zp_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_zp_reg[1] r_weights_zp_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_zp_reg[0] r_weights_zp_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_iacts_zp_reg[7] r_iacts_zp_reg_7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_iacts_zp_reg[6] r_iacts_zp_reg_6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_iacts_zp_reg[5] r_iacts_zp_reg_5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_iacts_zp_reg[4] r_iacts_zp_reg_4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_iacts_zp_reg[3] r_iacts_zp_reg_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_iacts_zp_reg[2] r_iacts_zp_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_iacts_zp_reg[1] r_iacts_zp_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_iacts_zp_reg[0] r_iacts_zp_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][31] r_o_birrd_data_reg_0__31_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][30] r_o_birrd_data_reg_0__30_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][29] r_o_birrd_data_reg_0__29_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][28] r_o_birrd_data_reg_0__28_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][27] r_o_birrd_data_reg_0__27_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][26] r_o_birrd_data_reg_0__26_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][25] r_o_birrd_data_reg_0__25_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][24] r_o_birrd_data_reg_0__24_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][23] r_o_birrd_data_reg_0__23_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][22] r_o_birrd_data_reg_0__22_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][21] r_o_birrd_data_reg_0__21_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][20] r_o_birrd_data_reg_0__20_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][19] r_o_birrd_data_reg_0__19_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][18] r_o_birrd_data_reg_0__18_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][17] r_o_birrd_data_reg_0__17_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][16] r_o_birrd_data_reg_0__16_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][15] r_o_birrd_data_reg_0__15_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][14] r_o_birrd_data_reg_0__14_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][13] r_o_birrd_data_reg_0__13_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][12] r_o_birrd_data_reg_0__12_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][11] r_o_birrd_data_reg_0__11_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][10] r_o_birrd_data_reg_0__10_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][9] r_o_birrd_data_reg_0__9_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][8] r_o_birrd_data_reg_0__8_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][7] r_o_birrd_data_reg_0__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][6] r_o_birrd_data_reg_0__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][5] r_o_birrd_data_reg_0__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][4] r_o_birrd_data_reg_0__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][3] r_o_birrd_data_reg_0__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][2] r_o_birrd_data_reg_0__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][1] r_o_birrd_data_reg_0__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[0][0] r_o_birrd_data_reg_0__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][31] r_o_birrd_data_reg_1__31_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][30] r_o_birrd_data_reg_1__30_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][29] r_o_birrd_data_reg_1__29_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][28] r_o_birrd_data_reg_1__28_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][27] r_o_birrd_data_reg_1__27_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][26] r_o_birrd_data_reg_1__26_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][25] r_o_birrd_data_reg_1__25_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][24] r_o_birrd_data_reg_1__24_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][23] r_o_birrd_data_reg_1__23_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][22] r_o_birrd_data_reg_1__22_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][21] r_o_birrd_data_reg_1__21_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][20] r_o_birrd_data_reg_1__20_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][19] r_o_birrd_data_reg_1__19_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][18] r_o_birrd_data_reg_1__18_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][17] r_o_birrd_data_reg_1__17_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][16] r_o_birrd_data_reg_1__16_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][15] r_o_birrd_data_reg_1__15_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][14] r_o_birrd_data_reg_1__14_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][13] r_o_birrd_data_reg_1__13_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][12] r_o_birrd_data_reg_1__12_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][11] r_o_birrd_data_reg_1__11_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][10] r_o_birrd_data_reg_1__10_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][9] r_o_birrd_data_reg_1__9_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][8] r_o_birrd_data_reg_1__8_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][7] r_o_birrd_data_reg_1__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][6] r_o_birrd_data_reg_1__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][5] r_o_birrd_data_reg_1__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][4] r_o_birrd_data_reg_1__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][3] r_o_birrd_data_reg_1__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][2] r_o_birrd_data_reg_1__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][1] r_o_birrd_data_reg_1__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[1][0] r_o_birrd_data_reg_1__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][31] r_o_birrd_data_reg_2__31_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][30] r_o_birrd_data_reg_2__30_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][29] r_o_birrd_data_reg_2__29_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][28] r_o_birrd_data_reg_2__28_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][27] r_o_birrd_data_reg_2__27_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][26] r_o_birrd_data_reg_2__26_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][25] r_o_birrd_data_reg_2__25_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][24] r_o_birrd_data_reg_2__24_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][23] r_o_birrd_data_reg_2__23_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][22] r_o_birrd_data_reg_2__22_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][21] r_o_birrd_data_reg_2__21_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][20] r_o_birrd_data_reg_2__20_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][19] r_o_birrd_data_reg_2__19_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][18] r_o_birrd_data_reg_2__18_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][17] r_o_birrd_data_reg_2__17_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][16] r_o_birrd_data_reg_2__16_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][15] r_o_birrd_data_reg_2__15_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][14] r_o_birrd_data_reg_2__14_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][13] r_o_birrd_data_reg_2__13_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][12] r_o_birrd_data_reg_2__12_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][11] r_o_birrd_data_reg_2__11_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][10] r_o_birrd_data_reg_2__10_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][9] r_o_birrd_data_reg_2__9_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][8] r_o_birrd_data_reg_2__8_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][7] r_o_birrd_data_reg_2__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][6] r_o_birrd_data_reg_2__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][5] r_o_birrd_data_reg_2__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][4] r_o_birrd_data_reg_2__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][3] r_o_birrd_data_reg_2__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][2] r_o_birrd_data_reg_2__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][1] r_o_birrd_data_reg_2__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[2][0] r_o_birrd_data_reg_2__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][31] r_o_birrd_data_reg_3__31_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][30] r_o_birrd_data_reg_3__30_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][29] r_o_birrd_data_reg_3__29_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][28] r_o_birrd_data_reg_3__28_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][27] r_o_birrd_data_reg_3__27_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][26] r_o_birrd_data_reg_3__26_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][25] r_o_birrd_data_reg_3__25_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][24] r_o_birrd_data_reg_3__24_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][23] r_o_birrd_data_reg_3__23_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][22] r_o_birrd_data_reg_3__22_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][21] r_o_birrd_data_reg_3__21_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][20] r_o_birrd_data_reg_3__20_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][19] r_o_birrd_data_reg_3__19_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][18] r_o_birrd_data_reg_3__18_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][17] r_o_birrd_data_reg_3__17_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][16] r_o_birrd_data_reg_3__16_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][15] r_o_birrd_data_reg_3__15_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][14] r_o_birrd_data_reg_3__14_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][13] r_o_birrd_data_reg_3__13_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][12] r_o_birrd_data_reg_3__12_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][11] r_o_birrd_data_reg_3__11_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][10] r_o_birrd_data_reg_3__10_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][9] r_o_birrd_data_reg_3__9_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][8] r_o_birrd_data_reg_3__8_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][7] r_o_birrd_data_reg_3__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][6] r_o_birrd_data_reg_3__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][5] r_o_birrd_data_reg_3__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][4] r_o_birrd_data_reg_3__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][3] r_o_birrd_data_reg_3__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][2] r_o_birrd_data_reg_3__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][1] r_o_birrd_data_reg_3__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_reg[3][0] r_o_birrd_data_reg_3__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_temp_reg[7] r_outbuf_sram_a_wr_addr_temp_reg_7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_temp_reg[6] r_outbuf_sram_a_wr_addr_temp_reg_6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_temp_reg[5] r_outbuf_sram_a_wr_addr_temp_reg_5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_temp_reg[4] r_outbuf_sram_a_wr_addr_temp_reg_4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_temp_reg[3] r_outbuf_sram_a_wr_addr_temp_reg_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_temp_reg[2] r_outbuf_sram_a_wr_addr_temp_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_temp_reg[1] r_outbuf_sram_a_wr_addr_temp_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_temp_reg[0] r_outbuf_sram_a_wr_addr_temp_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[0][0] r_oacts_post_quant_reg_0__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_wr_addr_to_pingpong_reg[1] r_oacts_wr_addr_to_pingpong_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_wr_addr_to_pingpong_reg[0] r_oacts_wr_addr_to_pingpong_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[0][7] r_oacts_post_quant_reg_0__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[0][6] r_oacts_post_quant_reg_0__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[0][5] r_oacts_post_quant_reg_0__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[0][4] r_oacts_post_quant_reg_0__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[0][3] r_oacts_post_quant_reg_0__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[0][2] r_oacts_post_quant_reg_0__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[0][1] r_oacts_post_quant_reg_0__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[1][1] r_oacts_post_quant_reg_1__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[1][2] r_oacts_post_quant_reg_1__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[1][3] r_oacts_post_quant_reg_1__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[1][4] r_oacts_post_quant_reg_1__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[1][5] r_oacts_post_quant_reg_1__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[1][6] r_oacts_post_quant_reg_1__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[1][7] r_oacts_post_quant_reg_1__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_wr_addr_to_pingpong_reg[2] r_oacts_wr_addr_to_pingpong_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_wr_addr_to_pingpong_reg[3] r_oacts_wr_addr_to_pingpong_reg_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[1][0] r_oacts_post_quant_reg_1__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[2][1] r_oacts_post_quant_reg_2__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[2][2] r_oacts_post_quant_reg_2__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[2][3] r_oacts_post_quant_reg_2__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[2][4] r_oacts_post_quant_reg_2__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[2][5] r_oacts_post_quant_reg_2__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[2][6] r_oacts_post_quant_reg_2__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[2][7] r_oacts_post_quant_reg_2__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_wr_addr_to_pingpong_reg[4] r_oacts_wr_addr_to_pingpong_reg_4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_wr_addr_to_pingpong_reg[5] r_oacts_wr_addr_to_pingpong_reg_5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[2][0] r_oacts_post_quant_reg_2__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[3][1] r_oacts_post_quant_reg_3__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[3][2] r_oacts_post_quant_reg_3__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[3][3] r_oacts_post_quant_reg_3__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[3][4] r_oacts_post_quant_reg_3__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[3][5] r_oacts_post_quant_reg_3__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[3][6] r_oacts_post_quant_reg_3__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[3][7] r_oacts_post_quant_reg_3__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_wr_addr_to_pingpong_reg[6] r_oacts_wr_addr_to_pingpong_reg_6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_wr_addr_to_pingpong_reg[7] r_oacts_wr_addr_to_pingpong_reg_7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_oacts_post_quant_reg[3][0] r_oacts_post_quant_reg_3__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_birrd_instr_reg[11] r_birrd_instr_reg_11_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_birrd_instr_reg[10] r_birrd_instr_reg_10_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_birrd_instr_reg[9] r_birrd_instr_reg_9_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_birrd_instr_reg[8] r_birrd_instr_reg_8_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_birrd_instr_reg[7] r_birrd_instr_reg_7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_birrd_instr_reg[6] r_birrd_instr_reg_6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_birrd_instr_reg[5] r_birrd_instr_reg_5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_birrd_instr_reg[4] r_birrd_instr_reg_4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_birrd_instr_reg[3] r_birrd_instr_reg_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_birrd_instr_reg[2] r_birrd_instr_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_birrd_instr_reg[1] r_birrd_instr_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_birrd_instr_reg[0] r_birrd_instr_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_pingpong_rd_addr_reg[0] r_weights_pingpong_rd_addr_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_buf_ping_pong_state_reg[1] r_weights_buf_ping_pong_state_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_buf_ping_pong_state_reg[0] r_weights_buf_ping_pong_state_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_buf_ping_pong_state_reg[2] r_weights_buf_ping_pong_state_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_pingpong_rd_addr_reg[1] r_weights_pingpong_rd_addr_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_iacts_pingpong_rd_addr_reg[1] r_iacts_pingpong_rd_addr_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_acts_buf_ping_pong_state_reg[2] r_acts_buf_ping_pong_state_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_acts_buf_ping_pong_state_reg[1] r_acts_buf_ping_pong_state_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_iacts_pingpong_rd_addr_reg[0] r_iacts_pingpong_rd_addr_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_reg[7] r_outbuf_sram_a_wr_addr_reg_7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_reg[6] r_outbuf_sram_a_wr_addr_reg_6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_reg[5] r_outbuf_sram_a_wr_addr_reg_5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_reg[4] r_outbuf_sram_a_wr_addr_reg_4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_reg[3] r_outbuf_sram_a_wr_addr_reg_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_reg[2] r_outbuf_sram_a_wr_addr_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_reg[1] r_outbuf_sram_a_wr_addr_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_addr_reg[0] r_outbuf_sram_a_wr_addr_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_bypass_to_scale_reg[3] r_bypass_to_scale_reg_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_bypass_to_scale_reg[2] r_bypass_to_scale_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_bypass_to_scale_reg[1] r_bypass_to_scale_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_bypass_to_scale_reg[0] r_bypass_to_scale_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_mul_with_scale_reg[0] r_mul_with_scale_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_mul_with_scale_and_store_oact_reg[0] r_mul_with_scale_and_store_oact_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_bus_valid_reg[3] r_o_birrd_data_bus_valid_reg_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_partial_sum_done_reg[3] r_partial_sum_done_reg_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[3][0] r_o_birrd_data_for_mul_reg_3__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[3][7] r_o_birrd_data_for_mul_reg_3__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[3][6] r_o_birrd_data_for_mul_reg_3__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[3][5] r_o_birrd_data_for_mul_reg_3__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[3][4] r_o_birrd_data_for_mul_reg_3__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[3][3] r_o_birrd_data_for_mul_reg_3__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[3][2] r_o_birrd_data_for_mul_reg_3__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[3][1] r_o_birrd_data_for_mul_reg_3__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][0] r_o_birrd_data_prev_reg_3__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][1] r_o_birrd_data_prev_reg_3__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][2] r_o_birrd_data_prev_reg_3__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][3] r_o_birrd_data_prev_reg_3__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][4] r_o_birrd_data_prev_reg_3__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][5] r_o_birrd_data_prev_reg_3__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][6] r_o_birrd_data_prev_reg_3__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][7] r_o_birrd_data_prev_reg_3__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][8] r_o_birrd_data_prev_reg_3__8_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][9] r_o_birrd_data_prev_reg_3__9_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][10] r_o_birrd_data_prev_reg_3__10_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][11] r_o_birrd_data_prev_reg_3__11_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][12] r_o_birrd_data_prev_reg_3__12_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][13] r_o_birrd_data_prev_reg_3__13_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][14] r_o_birrd_data_prev_reg_3__14_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][15] r_o_birrd_data_prev_reg_3__15_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][16] r_o_birrd_data_prev_reg_3__16_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][17] r_o_birrd_data_prev_reg_3__17_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][18] r_o_birrd_data_prev_reg_3__18_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][19] r_o_birrd_data_prev_reg_3__19_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][20] r_o_birrd_data_prev_reg_3__20_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][21] r_o_birrd_data_prev_reg_3__21_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][22] r_o_birrd_data_prev_reg_3__22_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][23] r_o_birrd_data_prev_reg_3__23_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][24] r_o_birrd_data_prev_reg_3__24_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][25] r_o_birrd_data_prev_reg_3__25_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][26] r_o_birrd_data_prev_reg_3__26_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][27] r_o_birrd_data_prev_reg_3__27_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][28] r_o_birrd_data_prev_reg_3__28_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][29] r_o_birrd_data_prev_reg_3__29_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][30] r_o_birrd_data_prev_reg_3__30_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[3][31] r_o_birrd_data_prev_reg_3__31_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[96] r_outbuf_sram_a_wr_data_reg_96_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[97] r_outbuf_sram_a_wr_data_reg_97_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[98] r_outbuf_sram_a_wr_data_reg_98_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[99] r_outbuf_sram_a_wr_data_reg_99_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[100] r_outbuf_sram_a_wr_data_reg_100_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[101] r_outbuf_sram_a_wr_data_reg_101_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[102] r_outbuf_sram_a_wr_data_reg_102_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[103] r_outbuf_sram_a_wr_data_reg_103_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[104] r_outbuf_sram_a_wr_data_reg_104_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[105] r_outbuf_sram_a_wr_data_reg_105_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[106] r_outbuf_sram_a_wr_data_reg_106_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[107] r_outbuf_sram_a_wr_data_reg_107_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[108] r_outbuf_sram_a_wr_data_reg_108_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[109] r_outbuf_sram_a_wr_data_reg_109_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[110] r_outbuf_sram_a_wr_data_reg_110_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[111] r_outbuf_sram_a_wr_data_reg_111_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[112] r_outbuf_sram_a_wr_data_reg_112_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[113] r_outbuf_sram_a_wr_data_reg_113_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[114] r_outbuf_sram_a_wr_data_reg_114_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[115] r_outbuf_sram_a_wr_data_reg_115_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[116] r_outbuf_sram_a_wr_data_reg_116_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[117] r_outbuf_sram_a_wr_data_reg_117_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[118] r_outbuf_sram_a_wr_data_reg_118_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[119] r_outbuf_sram_a_wr_data_reg_119_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[120] r_outbuf_sram_a_wr_data_reg_120_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[121] r_outbuf_sram_a_wr_data_reg_121_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[122] r_outbuf_sram_a_wr_data_reg_122_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[123] r_outbuf_sram_a_wr_data_reg_123_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[124] r_outbuf_sram_a_wr_data_reg_124_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[125] r_outbuf_sram_a_wr_data_reg_125_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[126] r_outbuf_sram_a_wr_data_reg_126_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[127] r_outbuf_sram_a_wr_data_reg_127_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_bus_valid_reg[2] r_o_birrd_data_bus_valid_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_partial_sum_done_reg[2] r_partial_sum_done_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[2][0] r_o_birrd_data_for_mul_reg_2__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[2][7] r_o_birrd_data_for_mul_reg_2__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[2][6] r_o_birrd_data_for_mul_reg_2__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[2][5] r_o_birrd_data_for_mul_reg_2__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[2][4] r_o_birrd_data_for_mul_reg_2__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[2][3] r_o_birrd_data_for_mul_reg_2__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[2][2] r_o_birrd_data_for_mul_reg_2__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[2][1] r_o_birrd_data_for_mul_reg_2__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][0] r_o_birrd_data_prev_reg_2__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][1] r_o_birrd_data_prev_reg_2__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][2] r_o_birrd_data_prev_reg_2__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][3] r_o_birrd_data_prev_reg_2__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][4] r_o_birrd_data_prev_reg_2__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][5] r_o_birrd_data_prev_reg_2__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][6] r_o_birrd_data_prev_reg_2__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][7] r_o_birrd_data_prev_reg_2__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][8] r_o_birrd_data_prev_reg_2__8_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][9] r_o_birrd_data_prev_reg_2__9_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][10] r_o_birrd_data_prev_reg_2__10_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][11] r_o_birrd_data_prev_reg_2__11_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][12] r_o_birrd_data_prev_reg_2__12_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][13] r_o_birrd_data_prev_reg_2__13_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][14] r_o_birrd_data_prev_reg_2__14_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][15] r_o_birrd_data_prev_reg_2__15_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][16] r_o_birrd_data_prev_reg_2__16_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][17] r_o_birrd_data_prev_reg_2__17_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][18] r_o_birrd_data_prev_reg_2__18_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][19] r_o_birrd_data_prev_reg_2__19_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][20] r_o_birrd_data_prev_reg_2__20_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][21] r_o_birrd_data_prev_reg_2__21_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][22] r_o_birrd_data_prev_reg_2__22_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][23] r_o_birrd_data_prev_reg_2__23_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][24] r_o_birrd_data_prev_reg_2__24_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][25] r_o_birrd_data_prev_reg_2__25_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][26] r_o_birrd_data_prev_reg_2__26_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][27] r_o_birrd_data_prev_reg_2__27_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][28] r_o_birrd_data_prev_reg_2__28_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][29] r_o_birrd_data_prev_reg_2__29_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][30] r_o_birrd_data_prev_reg_2__30_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[2][31] r_o_birrd_data_prev_reg_2__31_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[64] r_outbuf_sram_a_wr_data_reg_64_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[65] r_outbuf_sram_a_wr_data_reg_65_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[66] r_outbuf_sram_a_wr_data_reg_66_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[67] r_outbuf_sram_a_wr_data_reg_67_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[68] r_outbuf_sram_a_wr_data_reg_68_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[69] r_outbuf_sram_a_wr_data_reg_69_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[70] r_outbuf_sram_a_wr_data_reg_70_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[71] r_outbuf_sram_a_wr_data_reg_71_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[72] r_outbuf_sram_a_wr_data_reg_72_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[73] r_outbuf_sram_a_wr_data_reg_73_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[74] r_outbuf_sram_a_wr_data_reg_74_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[75] r_outbuf_sram_a_wr_data_reg_75_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[76] r_outbuf_sram_a_wr_data_reg_76_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[77] r_outbuf_sram_a_wr_data_reg_77_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[78] r_outbuf_sram_a_wr_data_reg_78_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[79] r_outbuf_sram_a_wr_data_reg_79_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[80] r_outbuf_sram_a_wr_data_reg_80_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[81] r_outbuf_sram_a_wr_data_reg_81_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[82] r_outbuf_sram_a_wr_data_reg_82_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[83] r_outbuf_sram_a_wr_data_reg_83_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[84] r_outbuf_sram_a_wr_data_reg_84_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[85] r_outbuf_sram_a_wr_data_reg_85_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[86] r_outbuf_sram_a_wr_data_reg_86_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[87] r_outbuf_sram_a_wr_data_reg_87_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[88] r_outbuf_sram_a_wr_data_reg_88_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[89] r_outbuf_sram_a_wr_data_reg_89_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[90] r_outbuf_sram_a_wr_data_reg_90_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[91] r_outbuf_sram_a_wr_data_reg_91_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[92] r_outbuf_sram_a_wr_data_reg_92_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[93] r_outbuf_sram_a_wr_data_reg_93_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[94] r_outbuf_sram_a_wr_data_reg_94_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[95] r_outbuf_sram_a_wr_data_reg_95_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_bus_valid_reg[1] r_o_birrd_data_bus_valid_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_partial_sum_done_reg[1] r_partial_sum_done_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[1][0] r_o_birrd_data_for_mul_reg_1__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[1][7] r_o_birrd_data_for_mul_reg_1__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[1][6] r_o_birrd_data_for_mul_reg_1__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[1][5] r_o_birrd_data_for_mul_reg_1__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[1][4] r_o_birrd_data_for_mul_reg_1__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[1][3] r_o_birrd_data_for_mul_reg_1__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[1][2] r_o_birrd_data_for_mul_reg_1__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[1][1] r_o_birrd_data_for_mul_reg_1__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][0] r_o_birrd_data_prev_reg_1__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][1] r_o_birrd_data_prev_reg_1__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][2] r_o_birrd_data_prev_reg_1__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][3] r_o_birrd_data_prev_reg_1__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][4] r_o_birrd_data_prev_reg_1__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][5] r_o_birrd_data_prev_reg_1__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][6] r_o_birrd_data_prev_reg_1__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][7] r_o_birrd_data_prev_reg_1__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][8] r_o_birrd_data_prev_reg_1__8_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][9] r_o_birrd_data_prev_reg_1__9_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][10] r_o_birrd_data_prev_reg_1__10_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][11] r_o_birrd_data_prev_reg_1__11_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][12] r_o_birrd_data_prev_reg_1__12_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][13] r_o_birrd_data_prev_reg_1__13_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][14] r_o_birrd_data_prev_reg_1__14_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][15] r_o_birrd_data_prev_reg_1__15_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][16] r_o_birrd_data_prev_reg_1__16_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][17] r_o_birrd_data_prev_reg_1__17_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][18] r_o_birrd_data_prev_reg_1__18_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][19] r_o_birrd_data_prev_reg_1__19_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][20] r_o_birrd_data_prev_reg_1__20_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][21] r_o_birrd_data_prev_reg_1__21_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][22] r_o_birrd_data_prev_reg_1__22_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][23] r_o_birrd_data_prev_reg_1__23_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][24] r_o_birrd_data_prev_reg_1__24_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][25] r_o_birrd_data_prev_reg_1__25_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][26] r_o_birrd_data_prev_reg_1__26_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][27] r_o_birrd_data_prev_reg_1__27_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][28] r_o_birrd_data_prev_reg_1__28_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][29] r_o_birrd_data_prev_reg_1__29_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][30] r_o_birrd_data_prev_reg_1__30_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[1][31] r_o_birrd_data_prev_reg_1__31_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[32] r_outbuf_sram_a_wr_data_reg_32_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[33] r_outbuf_sram_a_wr_data_reg_33_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[34] r_outbuf_sram_a_wr_data_reg_34_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[35] r_outbuf_sram_a_wr_data_reg_35_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[36] r_outbuf_sram_a_wr_data_reg_36_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[37] r_outbuf_sram_a_wr_data_reg_37_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[38] r_outbuf_sram_a_wr_data_reg_38_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[39] r_outbuf_sram_a_wr_data_reg_39_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[40] r_outbuf_sram_a_wr_data_reg_40_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[41] r_outbuf_sram_a_wr_data_reg_41_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[42] r_outbuf_sram_a_wr_data_reg_42_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[43] r_outbuf_sram_a_wr_data_reg_43_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[44] r_outbuf_sram_a_wr_data_reg_44_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[45] r_outbuf_sram_a_wr_data_reg_45_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[46] r_outbuf_sram_a_wr_data_reg_46_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[47] r_outbuf_sram_a_wr_data_reg_47_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[48] r_outbuf_sram_a_wr_data_reg_48_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[49] r_outbuf_sram_a_wr_data_reg_49_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[50] r_outbuf_sram_a_wr_data_reg_50_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[51] r_outbuf_sram_a_wr_data_reg_51_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[52] r_outbuf_sram_a_wr_data_reg_52_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[53] r_outbuf_sram_a_wr_data_reg_53_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[54] r_outbuf_sram_a_wr_data_reg_54_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[55] r_outbuf_sram_a_wr_data_reg_55_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[56] r_outbuf_sram_a_wr_data_reg_56_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[57] r_outbuf_sram_a_wr_data_reg_57_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[58] r_outbuf_sram_a_wr_data_reg_58_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[59] r_outbuf_sram_a_wr_data_reg_59_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[60] r_outbuf_sram_a_wr_data_reg_60_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[61] r_outbuf_sram_a_wr_data_reg_61_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[62] r_outbuf_sram_a_wr_data_reg_62_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[63] r_outbuf_sram_a_wr_data_reg_63_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_bus_valid_reg[0] r_o_birrd_data_bus_valid_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_partial_sum_done_reg[0] r_partial_sum_done_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[0][0] r_o_birrd_data_for_mul_reg_0__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[0][7] r_o_birrd_data_for_mul_reg_0__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[0][6] r_o_birrd_data_for_mul_reg_0__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[0][5] r_o_birrd_data_for_mul_reg_0__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[0][4] r_o_birrd_data_for_mul_reg_0__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[0][3] r_o_birrd_data_for_mul_reg_0__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[0][2] r_o_birrd_data_for_mul_reg_0__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_for_mul_reg[0][1] r_o_birrd_data_for_mul_reg_0__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][0] r_o_birrd_data_prev_reg_0__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][1] r_o_birrd_data_prev_reg_0__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][2] r_o_birrd_data_prev_reg_0__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][3] r_o_birrd_data_prev_reg_0__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][4] r_o_birrd_data_prev_reg_0__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][5] r_o_birrd_data_prev_reg_0__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][6] r_o_birrd_data_prev_reg_0__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][7] r_o_birrd_data_prev_reg_0__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][8] r_o_birrd_data_prev_reg_0__8_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][9] r_o_birrd_data_prev_reg_0__9_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][10] r_o_birrd_data_prev_reg_0__10_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][11] r_o_birrd_data_prev_reg_0__11_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][12] r_o_birrd_data_prev_reg_0__12_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][13] r_o_birrd_data_prev_reg_0__13_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][14] r_o_birrd_data_prev_reg_0__14_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][15] r_o_birrd_data_prev_reg_0__15_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][16] r_o_birrd_data_prev_reg_0__16_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][17] r_o_birrd_data_prev_reg_0__17_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][18] r_o_birrd_data_prev_reg_0__18_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][19] r_o_birrd_data_prev_reg_0__19_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][20] r_o_birrd_data_prev_reg_0__20_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][21] r_o_birrd_data_prev_reg_0__21_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][22] r_o_birrd_data_prev_reg_0__22_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][23] r_o_birrd_data_prev_reg_0__23_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][24] r_o_birrd_data_prev_reg_0__24_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][25] r_o_birrd_data_prev_reg_0__25_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][26] r_o_birrd_data_prev_reg_0__26_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][27] r_o_birrd_data_prev_reg_0__27_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][28] r_o_birrd_data_prev_reg_0__28_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][29] r_o_birrd_data_prev_reg_0__29_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][30] r_o_birrd_data_prev_reg_0__30_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_o_birrd_data_prev_reg[0][31] r_o_birrd_data_prev_reg_0__31_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[0] r_outbuf_sram_a_wr_data_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[1] r_outbuf_sram_a_wr_data_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[2] r_outbuf_sram_a_wr_data_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[3] r_outbuf_sram_a_wr_data_reg_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[4] r_outbuf_sram_a_wr_data_reg_4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[5] r_outbuf_sram_a_wr_data_reg_5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[6] r_outbuf_sram_a_wr_data_reg_6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[7] r_outbuf_sram_a_wr_data_reg_7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[8] r_outbuf_sram_a_wr_data_reg_8_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[9] r_outbuf_sram_a_wr_data_reg_9_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[10] r_outbuf_sram_a_wr_data_reg_10_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[11] r_outbuf_sram_a_wr_data_reg_11_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[12] r_outbuf_sram_a_wr_data_reg_12_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[13] r_outbuf_sram_a_wr_data_reg_13_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[14] r_outbuf_sram_a_wr_data_reg_14_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[15] r_outbuf_sram_a_wr_data_reg_15_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[16] r_outbuf_sram_a_wr_data_reg_16_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[17] r_outbuf_sram_a_wr_data_reg_17_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[18] r_outbuf_sram_a_wr_data_reg_18_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[19] r_outbuf_sram_a_wr_data_reg_19_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[20] r_outbuf_sram_a_wr_data_reg_20_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[21] r_outbuf_sram_a_wr_data_reg_21_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[22] r_outbuf_sram_a_wr_data_reg_22_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[23] r_outbuf_sram_a_wr_data_reg_23_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[24] r_outbuf_sram_a_wr_data_reg_24_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[25] r_outbuf_sram_a_wr_data_reg_25_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[26] r_outbuf_sram_a_wr_data_reg_26_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[27] r_outbuf_sram_a_wr_data_reg_27_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[28] r_outbuf_sram_a_wr_data_reg_28_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[29] r_outbuf_sram_a_wr_data_reg_29_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[30] r_outbuf_sram_a_wr_data_reg_30_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_outbuf_sram_a_wr_data_reg[31] r_outbuf_sram_a_wr_data_reg_31_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_0/U6 intadd_0_U6
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_0/U5 intadd_0_U5
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_0/U4 intadd_0_U4
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_0/U3 intadd_0_U3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_0/U2 intadd_0_U2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_1/U6 intadd_1_U6
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_1/U5 intadd_1_U5
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_1/U4 intadd_1_U4
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_1/U3 intadd_1_U3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_1/U2 intadd_1_U2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_2/U6 intadd_2_U6
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_2/U5 intadd_2_U5
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_2/U4 intadd_2_U4
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_2/U3 intadd_2_U3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_2/U2 intadd_2_U2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_3/U6 intadd_3_U6
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_3/U5 intadd_3_U5
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_3/U4 intadd_3_U4
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_3/U3 intadd_3_U3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_3/U2 intadd_3_U2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_4/U4 intadd_4_U4
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_4/U3 intadd_4_U3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_4/U2 intadd_4_U2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_5/U4 intadd_5_U4
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_5/U3 intadd_5_U3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_5/U2 intadd_5_U2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_6/U4 intadd_6_U4
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_6/U3 intadd_6_U3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_6/U2 intadd_6_U2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_7/U4 intadd_7_U4
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_7/U3 intadd_7_U3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell intadd_7/U2 intadd_7_U2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_scale_val_reg[2] r_scale_val_reg_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_scale_val_reg[1] r_scale_val_reg_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_scale_val_reg[0] r_scale_val_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_acts_buf_ping_pong_state_reg[0] r_acts_buf_ping_pong_state_reg_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 cell r_acts_buf_ping_pong_state_reg[3] r_acts_buf_ping_pong_state_reg_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_outbuf_sram_a_wr_addr_temp[7] o_outbuf_sram_b_rd_addr[7]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_outbuf_sram_a_wr_addr_temp[6] o_outbuf_sram_b_rd_addr[6]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_outbuf_sram_a_wr_addr_temp[5] o_outbuf_sram_b_rd_addr[5]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_outbuf_sram_a_wr_addr_temp[4] o_outbuf_sram_b_rd_addr[4]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_outbuf_sram_a_wr_addr_temp[3] o_outbuf_sram_b_rd_addr[3]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_outbuf_sram_a_wr_addr_temp[2] o_outbuf_sram_b_rd_addr[2]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_outbuf_sram_a_wr_addr_temp[1] o_outbuf_sram_b_rd_addr[1]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_outbuf_sram_a_wr_addr_temp[0] o_outbuf_sram_b_rd_addr[0]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net o_weights_sram_b_rd_en_pong[0] o_weights_sram_b_rd_en_pong
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net o_weights_sram_a_wr_en_pong[0] o_weights_sram_a_wr_en_pong
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net o_weights_sram_b_rd_en_ping[0] o_weights_sram_b_rd_en_ping
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net o_weights_sram_a_wr_en_ping[0] o_weights_sram_a_wr_en_ping
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][31] r_o_birrd_data[127]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][30] r_o_birrd_data[126]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][29] r_o_birrd_data[125]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][28] r_o_birrd_data[124]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][27] r_o_birrd_data[123]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][26] r_o_birrd_data[122]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][25] r_o_birrd_data[121]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][24] r_o_birrd_data[120]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][23] r_o_birrd_data[119]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][22] r_o_birrd_data[118]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][21] r_o_birrd_data[117]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][20] r_o_birrd_data[116]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][19] r_o_birrd_data[115]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][18] r_o_birrd_data[114]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][17] r_o_birrd_data[113]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][16] r_o_birrd_data[112]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][15] r_o_birrd_data[111]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][14] r_o_birrd_data[110]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][13] r_o_birrd_data[109]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][12] r_o_birrd_data[108]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][11] r_o_birrd_data[107]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][10] r_o_birrd_data[106]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][9] r_o_birrd_data[105]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][8] r_o_birrd_data[104]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][7] r_o_birrd_data[103]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][6] r_o_birrd_data[102]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][5] r_o_birrd_data[101]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][4] r_o_birrd_data[100]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][3] r_o_birrd_data[99]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][2] r_o_birrd_data[98]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][1] r_o_birrd_data[97]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[0][0] r_o_birrd_data[96]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][31] r_o_birrd_data[95]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][30] r_o_birrd_data[94]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][29] r_o_birrd_data[93]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][28] r_o_birrd_data[92]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][27] r_o_birrd_data[91]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][26] r_o_birrd_data[90]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][25] r_o_birrd_data[89]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][24] r_o_birrd_data[88]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][23] r_o_birrd_data[87]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][22] r_o_birrd_data[86]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][21] r_o_birrd_data[85]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][20] r_o_birrd_data[84]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][19] r_o_birrd_data[83]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][18] r_o_birrd_data[82]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][17] r_o_birrd_data[81]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][16] r_o_birrd_data[80]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][15] r_o_birrd_data[79]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][14] r_o_birrd_data[78]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][13] r_o_birrd_data[77]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][12] r_o_birrd_data[76]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][11] r_o_birrd_data[75]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][10] r_o_birrd_data[74]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][9] r_o_birrd_data[73]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][8] r_o_birrd_data[72]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][7] r_o_birrd_data[71]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][6] r_o_birrd_data[70]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][5] r_o_birrd_data[69]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][4] r_o_birrd_data[68]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][3] r_o_birrd_data[67]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][2] r_o_birrd_data[66]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][1] r_o_birrd_data[65]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[1][0] r_o_birrd_data[64]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][31] r_o_birrd_data[63]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][30] r_o_birrd_data[62]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][29] r_o_birrd_data[61]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][28] r_o_birrd_data[60]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][27] r_o_birrd_data[59]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][26] r_o_birrd_data[58]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][25] r_o_birrd_data[57]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][24] r_o_birrd_data[56]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][23] r_o_birrd_data[55]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][22] r_o_birrd_data[54]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][21] r_o_birrd_data[53]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][20] r_o_birrd_data[52]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][19] r_o_birrd_data[51]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][18] r_o_birrd_data[50]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][17] r_o_birrd_data[49]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][16] r_o_birrd_data[48]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][15] r_o_birrd_data[47]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][14] r_o_birrd_data[46]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][13] r_o_birrd_data[45]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][12] r_o_birrd_data[44]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][11] r_o_birrd_data[43]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][10] r_o_birrd_data[42]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][9] r_o_birrd_data[41]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][8] r_o_birrd_data[40]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][7] r_o_birrd_data[39]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][6] r_o_birrd_data[38]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][5] r_o_birrd_data[37]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][4] r_o_birrd_data[36]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][3] r_o_birrd_data[35]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][2] r_o_birrd_data[34]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][1] r_o_birrd_data[33]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[2][0] r_o_birrd_data[32]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][31] r_o_birrd_data[31]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][30] r_o_birrd_data[30]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][29] r_o_birrd_data[29]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][28] r_o_birrd_data[28]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][27] r_o_birrd_data[27]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][26] r_o_birrd_data[26]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][25] r_o_birrd_data[25]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][24] r_o_birrd_data[24]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][23] r_o_birrd_data[23]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][22] r_o_birrd_data[22]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][21] r_o_birrd_data[21]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][20] r_o_birrd_data[20]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][19] r_o_birrd_data[19]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][18] r_o_birrd_data[18]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][17] r_o_birrd_data[17]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][16] r_o_birrd_data[16]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][15] r_o_birrd_data[15]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][14] r_o_birrd_data[14]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][13] r_o_birrd_data[13]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][12] r_o_birrd_data[12]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][11] r_o_birrd_data[11]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][10] r_o_birrd_data[10]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][9] r_o_birrd_data[9]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][8] r_o_birrd_data[8]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][7] r_o_birrd_data[7]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][6] r_o_birrd_data[6]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][5] r_o_birrd_data[5]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][4] r_o_birrd_data[4]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][3] r_o_birrd_data[3]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][2] r_o_birrd_data[2]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][1] r_o_birrd_data[1]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data[3][0] r_o_birrd_data[0]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][31] r_o_birrd_data_prev[127]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][30] r_o_birrd_data_prev[126]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][29] r_o_birrd_data_prev[125]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][28] r_o_birrd_data_prev[124]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][27] r_o_birrd_data_prev[123]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][26] r_o_birrd_data_prev[122]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][25] r_o_birrd_data_prev[121]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][24] r_o_birrd_data_prev[120]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][23] r_o_birrd_data_prev[119]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][22] r_o_birrd_data_prev[118]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][21] r_o_birrd_data_prev[117]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][20] r_o_birrd_data_prev[116]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][19] r_o_birrd_data_prev[115]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][18] r_o_birrd_data_prev[114]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][17] r_o_birrd_data_prev[113]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][16] r_o_birrd_data_prev[112]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][15] r_o_birrd_data_prev[111]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][14] r_o_birrd_data_prev[110]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][13] r_o_birrd_data_prev[109]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][12] r_o_birrd_data_prev[108]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][11] r_o_birrd_data_prev[107]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][10] r_o_birrd_data_prev[106]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][9] r_o_birrd_data_prev[105]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][8] r_o_birrd_data_prev[104]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][7] r_o_birrd_data_prev[103]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][6] r_o_birrd_data_prev[102]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][5] r_o_birrd_data_prev[101]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][4] r_o_birrd_data_prev[100]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][3] r_o_birrd_data_prev[99]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][2] r_o_birrd_data_prev[98]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][1] r_o_birrd_data_prev[97]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[0][0] r_o_birrd_data_prev[96]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][31] r_o_birrd_data_prev[95]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][30] r_o_birrd_data_prev[94]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][29] r_o_birrd_data_prev[93]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][28] r_o_birrd_data_prev[92]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][27] r_o_birrd_data_prev[91]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][26] r_o_birrd_data_prev[90]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][25] r_o_birrd_data_prev[89]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][24] r_o_birrd_data_prev[88]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][23] r_o_birrd_data_prev[87]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][22] r_o_birrd_data_prev[86]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][21] r_o_birrd_data_prev[85]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][20] r_o_birrd_data_prev[84]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][19] r_o_birrd_data_prev[83]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][18] r_o_birrd_data_prev[82]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][17] r_o_birrd_data_prev[81]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][16] r_o_birrd_data_prev[80]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][15] r_o_birrd_data_prev[79]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][14] r_o_birrd_data_prev[78]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][13] r_o_birrd_data_prev[77]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][12] r_o_birrd_data_prev[76]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][11] r_o_birrd_data_prev[75]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][10] r_o_birrd_data_prev[74]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][9] r_o_birrd_data_prev[73]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][8] r_o_birrd_data_prev[72]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][7] r_o_birrd_data_prev[71]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][6] r_o_birrd_data_prev[70]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][5] r_o_birrd_data_prev[69]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][4] r_o_birrd_data_prev[68]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][3] r_o_birrd_data_prev[67]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][2] r_o_birrd_data_prev[66]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][1] r_o_birrd_data_prev[65]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[1][0] r_o_birrd_data_prev[64]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][31] r_o_birrd_data_prev[63]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][30] r_o_birrd_data_prev[62]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][29] r_o_birrd_data_prev[61]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][28] r_o_birrd_data_prev[60]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][27] r_o_birrd_data_prev[59]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][26] r_o_birrd_data_prev[58]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][25] r_o_birrd_data_prev[57]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][24] r_o_birrd_data_prev[56]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][23] r_o_birrd_data_prev[55]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][22] r_o_birrd_data_prev[54]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][21] r_o_birrd_data_prev[53]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][20] r_o_birrd_data_prev[52]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][19] r_o_birrd_data_prev[51]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][18] r_o_birrd_data_prev[50]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][17] r_o_birrd_data_prev[49]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][16] r_o_birrd_data_prev[48]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][15] r_o_birrd_data_prev[47]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][14] r_o_birrd_data_prev[46]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][13] r_o_birrd_data_prev[45]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][12] r_o_birrd_data_prev[44]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][11] r_o_birrd_data_prev[43]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][10] r_o_birrd_data_prev[42]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][9] r_o_birrd_data_prev[41]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][8] r_o_birrd_data_prev[40]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][7] r_o_birrd_data_prev[39]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][6] r_o_birrd_data_prev[38]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][5] r_o_birrd_data_prev[37]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][4] r_o_birrd_data_prev[36]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][3] r_o_birrd_data_prev[35]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][2] r_o_birrd_data_prev[34]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][1] r_o_birrd_data_prev[33]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[2][0] r_o_birrd_data_prev[32]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][31] r_o_birrd_data_prev[31]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][30] r_o_birrd_data_prev[30]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][29] r_o_birrd_data_prev[29]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][28] r_o_birrd_data_prev[28]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][27] r_o_birrd_data_prev[27]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][26] r_o_birrd_data_prev[26]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][25] r_o_birrd_data_prev[25]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][24] r_o_birrd_data_prev[24]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][23] r_o_birrd_data_prev[23]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][22] r_o_birrd_data_prev[22]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][21] r_o_birrd_data_prev[21]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][20] r_o_birrd_data_prev[20]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][19] r_o_birrd_data_prev[19]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][18] r_o_birrd_data_prev[18]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][17] r_o_birrd_data_prev[17]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][16] r_o_birrd_data_prev[16]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][15] r_o_birrd_data_prev[15]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][14] r_o_birrd_data_prev[14]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][13] r_o_birrd_data_prev[13]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][12] r_o_birrd_data_prev[12]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][11] r_o_birrd_data_prev[11]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][10] r_o_birrd_data_prev[10]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][9] r_o_birrd_data_prev[9]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][8] r_o_birrd_data_prev[8]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][7] r_o_birrd_data_prev[7]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][6] r_o_birrd_data_prev[6]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][5] r_o_birrd_data_prev[5]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][4] r_o_birrd_data_prev[4]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][3] r_o_birrd_data_prev[3]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][2] r_o_birrd_data_prev[2]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][1] r_o_birrd_data_prev[1]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_prev[3][0] r_o_birrd_data_prev[0]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[0][7] r_oacts_post_quant[31]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[0][6] r_oacts_post_quant[30]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[0][5] r_oacts_post_quant[29]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[0][4] r_oacts_post_quant[28]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[0][3] r_oacts_post_quant[27]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[0][2] r_oacts_post_quant[26]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[0][1] r_oacts_post_quant[25]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[0][0] r_oacts_post_quant[24]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[1][7] r_oacts_post_quant[23]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[1][6] r_oacts_post_quant[22]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[1][5] r_oacts_post_quant[21]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[1][4] r_oacts_post_quant[20]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[1][3] r_oacts_post_quant[19]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[1][2] r_oacts_post_quant[18]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[1][1] r_oacts_post_quant[17]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[1][0] r_oacts_post_quant[16]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[2][7] r_oacts_post_quant[15]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[2][6] r_oacts_post_quant[14]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[2][5] r_oacts_post_quant[13]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[2][4] r_oacts_post_quant[12]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[2][3] r_oacts_post_quant[11]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[2][2] r_oacts_post_quant[10]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[2][1] r_oacts_post_quant[9]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[2][0] r_oacts_post_quant[8]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[3][7] r_oacts_post_quant[7]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[3][6] r_oacts_post_quant[6]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[3][5] r_oacts_post_quant[5]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[3][4] r_oacts_post_quant[4]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[3][3] r_oacts_post_quant[3]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[3][2] r_oacts_post_quant[2]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[3][1] r_oacts_post_quant[1]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_oacts_post_quant[3][0] r_oacts_post_quant[0]
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_mul_with_scale_and_store_oact[0] r_mul_with_scale_and_store_oact_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[0][7] r_o_birrd_data_for_mul_0__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[0][6] r_o_birrd_data_for_mul_0__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[0][5] r_o_birrd_data_for_mul_0__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[0][4] r_o_birrd_data_for_mul_0__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[0][3] r_o_birrd_data_for_mul_0__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[0][2] r_o_birrd_data_for_mul_0__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[0][1] r_o_birrd_data_for_mul_0__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[0][0] r_o_birrd_data_for_mul_0__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[1][7] r_o_birrd_data_for_mul_1__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[1][6] r_o_birrd_data_for_mul_1__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[1][5] r_o_birrd_data_for_mul_1__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[1][4] r_o_birrd_data_for_mul_1__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[1][3] r_o_birrd_data_for_mul_1__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[1][2] r_o_birrd_data_for_mul_1__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[1][1] r_o_birrd_data_for_mul_1__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[1][0] r_o_birrd_data_for_mul_1__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[2][7] r_o_birrd_data_for_mul_2__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[2][6] r_o_birrd_data_for_mul_2__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[2][5] r_o_birrd_data_for_mul_2__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[2][4] r_o_birrd_data_for_mul_2__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[2][3] r_o_birrd_data_for_mul_2__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[2][2] r_o_birrd_data_for_mul_2__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[2][1] r_o_birrd_data_for_mul_2__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[2][0] r_o_birrd_data_for_mul_2__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[3][7] r_o_birrd_data_for_mul_3__7_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[3][6] r_o_birrd_data_for_mul_3__6_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[3][5] r_o_birrd_data_for_mul_3__5_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[3][4] r_o_birrd_data_for_mul_3__4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[3][3] r_o_birrd_data_for_mul_3__3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[3][2] r_o_birrd_data_for_mul_3__2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[3][1] r_o_birrd_data_for_mul_3__1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_o_birrd_data_for_mul[3][0] r_o_birrd_data_for_mul_3__0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net r_mul_with_scale[0] r_mul_with_scale_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_0/CI intadd_0_CI
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_0/SUM[4] intadd_0_SUM_4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_0/SUM[3] intadd_0_SUM_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_0/SUM[2] intadd_0_SUM_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_0/SUM[1] intadd_0_SUM_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_0/SUM[0] intadd_0_SUM_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_0/n5 intadd_0_n5
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_0/n4 intadd_0_n4
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_0/n3 intadd_0_n3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_0/n2 intadd_0_n2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_0/n1 intadd_0_n1
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_1/CI intadd_1_CI
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_1/SUM[4] intadd_1_SUM_4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_1/SUM[3] intadd_1_SUM_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_1/SUM[2] intadd_1_SUM_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_1/SUM[1] intadd_1_SUM_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_1/SUM[0] intadd_1_SUM_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_1/n5 intadd_1_n5
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_1/n4 intadd_1_n4
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_1/n3 intadd_1_n3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_1/n2 intadd_1_n2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_1/n1 intadd_1_n1
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_2/CI intadd_2_CI
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_2/SUM[4] intadd_2_SUM_4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_2/SUM[3] intadd_2_SUM_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_2/SUM[2] intadd_2_SUM_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_2/SUM[1] intadd_2_SUM_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_2/SUM[0] intadd_2_SUM_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_2/n5 intadd_2_n5
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_2/n4 intadd_2_n4
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_2/n3 intadd_2_n3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_2/n2 intadd_2_n2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_2/n1 intadd_2_n1
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_3/CI intadd_3_CI
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_3/SUM[4] intadd_3_SUM_4_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_3/SUM[3] intadd_3_SUM_3_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_3/SUM[2] intadd_3_SUM_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_3/SUM[1] intadd_3_SUM_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_3/SUM[0] intadd_3_SUM_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_3/n5 intadd_3_n5
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_3/n4 intadd_3_n4
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_3/n3 intadd_3_n3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_3/n2 intadd_3_n2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_3/n1 intadd_3_n1
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_4/A[2] intadd_4_A_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_4/A[1] intadd_4_A_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_4/A[0] intadd_4_A_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_4/B[2] intadd_4_B_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_4/B[1] intadd_4_B_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_4/B[0] intadd_4_B_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_4/CI intadd_4_CI
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_4/SUM[2] intadd_4_SUM_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_4/SUM[1] intadd_4_SUM_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_4/SUM[0] intadd_4_SUM_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_4/n3 intadd_4_n3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_4/n2 intadd_4_n2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_4/n1 intadd_4_n1
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_5/A[2] intadd_5_A_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_5/A[1] intadd_5_A_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_5/A[0] intadd_5_A_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_5/B[2] intadd_5_B_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_5/B[1] intadd_5_B_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_5/B[0] intadd_5_B_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_5/CI intadd_5_CI
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_5/SUM[2] intadd_5_SUM_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_5/SUM[1] intadd_5_SUM_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_5/SUM[0] intadd_5_SUM_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_5/n3 intadd_5_n3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_5/n2 intadd_5_n2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_5/n1 intadd_5_n1
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_6/A[2] intadd_6_A_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_6/A[1] intadd_6_A_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_6/A[0] intadd_6_A_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_6/B[2] intadd_6_B_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_6/B[1] intadd_6_B_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_6/B[0] intadd_6_B_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_6/CI intadd_6_CI
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_6/SUM[2] intadd_6_SUM_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_6/SUM[1] intadd_6_SUM_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_6/SUM[0] intadd_6_SUM_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_6/n3 intadd_6_n3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_6/n2 intadd_6_n2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_6/n1 intadd_6_n1
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_7/A[2] intadd_7_A_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_7/A[1] intadd_7_A_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_7/A[0] intadd_7_A_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_7/B[2] intadd_7_B_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_7/B[1] intadd_7_B_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_7/B[0] intadd_7_B_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_7/CI intadd_7_CI
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_7/SUM[2] intadd_7_SUM_2_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_7/SUM[1] intadd_7_SUM_1_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_7/SUM[0] intadd_7_SUM_0_
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_7/n3 intadd_7_n3
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_7/n2 intadd_7_n2
feather_controller_WEIGHTS_DATA_WIDTH32_WEIGHTS_NUM_BANKS1_WEIGHTS_SRAM_DATA_WIDTH32_WEIGHTS_SRAM_BANK_ADDR_WIDTH2_WEIGHTS_SRAM_ADDR_WIDTH2_IACTS_DATA_WIDTH8_IACTS_NUM_BANKS4_IACTS_SRAM_DATA_WIDTH32_IACTS_SRAM_BANK_ADDR_WIDTH2_IACTS_SRAM_ADDR_WIDTH8_SCALE_VALUE_WIDTH32_PE_OUTPUT_WIDTH32_DPE_COL_NUM4_DPE_ROW_NUM4_LOG2_DPE_COL_NUM2_LOG2_DPE_ROW_NUM2_OACTS_DATA_WIDTH8_OUTBUF_DATA_WIDTH32_OUTBUF_NUM_BANKS4_OUTBUF_SRAM_DATA_WIDTH128_OUTBUF_SRAM_BANK_ADDR_WIDTH2_OUTBUF_SRAM_ADDR_WIDTH8_INSTR_SRAM_BANK_ADDR_WIDTH2 net intadd_7/n1 intadd_7_n1
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U15 intadd_8_U15
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U14 intadd_8_U14
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U13 intadd_8_U13
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U12 intadd_8_U12
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U11 intadd_8_U11
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U10 intadd_8_U10
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U9 intadd_8_U9
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U8 intadd_8_U8
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U7 intadd_8_U7
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U6 intadd_8_U6
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U5 intadd_8_U5
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U4 intadd_8_U4
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U3 intadd_8_U3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_8/U2 intadd_8_U2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_9/U8 intadd_9_U8
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_9/U7 intadd_9_U7
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_9/U6 intadd_9_U6
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_9/U5 intadd_9_U5
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_9/U4 intadd_9_U4
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_9/U3 intadd_9_U3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_9/U2 intadd_9_U2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_10/U8 intadd_10_U8
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_10/U7 intadd_10_U7
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_10/U6 intadd_10_U6
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_10/U5 intadd_10_U5
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_10/U4 intadd_10_U4
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_10/U3 intadd_10_U3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_10/U2 intadd_10_U2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_11/U4 intadd_11_U4
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_11/U3 intadd_11_U3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_11/U2 intadd_11_U2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_12/U4 intadd_12_U4
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_12/U3 intadd_12_U3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_12/U2 intadd_12_U2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_13/U4 intadd_13_U4
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_13/U3 intadd_13_U3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_13/U2 intadd_13_U2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_14/U4 intadd_14_U4
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_14/U3 intadd_14_U3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_14/U2 intadd_14_U2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[13] intadd_8_A_13_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[12] intadd_8_A_12_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[11] intadd_8_A_11_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[10] intadd_8_A_10_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[9] intadd_8_A_9_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[8] intadd_8_A_8_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[7] intadd_8_A_7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[6] intadd_8_A_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[5] intadd_8_A_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[4] intadd_8_A_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[3] intadd_8_A_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[2] intadd_8_A_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[1] intadd_8_A_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/A[0] intadd_8_A_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[13] intadd_8_B_13_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[12] intadd_8_B_12_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[11] intadd_8_B_11_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[10] intadd_8_B_10_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[9] intadd_8_B_9_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[8] intadd_8_B_8_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[7] intadd_8_B_7_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[6] intadd_8_B_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[5] intadd_8_B_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[4] intadd_8_B_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[3] intadd_8_B_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[2] intadd_8_B_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[1] intadd_8_B_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/B[0] intadd_8_B_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/CI intadd_8_CI
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n14 intadd_8_n14
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n13 intadd_8_n13
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n12 intadd_8_n12
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n11 intadd_8_n11
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n10 intadd_8_n10
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n9 intadd_8_n9
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n8 intadd_8_n8
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n7 intadd_8_n7
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n6 intadd_8_n6
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n5 intadd_8_n5
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n4 intadd_8_n4
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n3 intadd_8_n3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n2 intadd_8_n2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_8/n1 intadd_8_n1
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/B[6] intadd_9_B_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/B[5] intadd_9_B_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/B[4] intadd_9_B_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/B[3] intadd_9_B_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/B[2] intadd_9_B_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/B[1] intadd_9_B_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/B[0] intadd_9_B_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/CI intadd_9_CI
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/SUM[6] intadd_9_SUM_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/SUM[5] intadd_9_SUM_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/SUM[4] intadd_9_SUM_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/SUM[3] intadd_9_SUM_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/SUM[2] intadd_9_SUM_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/SUM[1] intadd_9_SUM_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/SUM[0] intadd_9_SUM_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/n7 intadd_9_n7
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/n6 intadd_9_n6
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/n5 intadd_9_n5
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/n4 intadd_9_n4
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/n3 intadd_9_n3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/n2 intadd_9_n2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_9/n1 intadd_9_n1
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/B[6] intadd_10_B_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/B[5] intadd_10_B_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/B[4] intadd_10_B_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/B[3] intadd_10_B_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/B[2] intadd_10_B_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/B[1] intadd_10_B_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/B[0] intadd_10_B_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/CI intadd_10_CI
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/SUM[6] intadd_10_SUM_6_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/SUM[5] intadd_10_SUM_5_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/SUM[4] intadd_10_SUM_4_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/SUM[3] intadd_10_SUM_3_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/SUM[2] intadd_10_SUM_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/SUM[1] intadd_10_SUM_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/SUM[0] intadd_10_SUM_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/n7 intadd_10_n7
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/n6 intadd_10_n6
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/n5 intadd_10_n5
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/n4 intadd_10_n4
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/n3 intadd_10_n3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/n2 intadd_10_n2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_10/n1 intadd_10_n1
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_11/A[2] intadd_11_A_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_11/A[1] intadd_11_A_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_11/A[0] intadd_11_A_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_11/B[2] intadd_11_B_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_11/B[1] intadd_11_B_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_11/B[0] intadd_11_B_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_11/CI intadd_11_CI
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_11/SUM[2] intadd_11_SUM_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_11/SUM[1] intadd_11_SUM_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_11/SUM[0] intadd_11_SUM_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_11/n3 intadd_11_n3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_11/n2 intadd_11_n2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_11/n1 intadd_11_n1
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_12/A[2] intadd_12_A_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_12/A[1] intadd_12_A_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_12/A[0] intadd_12_A_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_12/B[2] intadd_12_B_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_12/B[1] intadd_12_B_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_12/B[0] intadd_12_B_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_12/CI intadd_12_CI
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_12/SUM[2] intadd_12_SUM_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_12/SUM[0] intadd_12_SUM_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_12/n3 intadd_12_n3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_12/n2 intadd_12_n2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_12/n1 intadd_12_n1
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_13/A[2] intadd_13_A_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_13/A[1] intadd_13_A_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_13/A[0] intadd_13_A_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_13/B[2] intadd_13_B_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_13/B[1] intadd_13_B_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_13/B[0] intadd_13_B_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_13/CI intadd_13_CI
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_13/SUM[2] intadd_13_SUM_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_13/n3 intadd_13_n3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_13/n2 intadd_13_n2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_13/n1 intadd_13_n1
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_14/A[2] intadd_14_A_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_14/A[1] intadd_14_A_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_14/B[2] intadd_14_B_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_14/B[1] intadd_14_B_1_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_14/B[0] intadd_14_B_0_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_14/CI intadd_14_CI
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_14/SUM[2] intadd_14_SUM_2_
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_14/n3 intadd_14_n3
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_14/n2 intadd_14_n2
feather_pe_THIS_PE_ID0_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_14/n1 intadd_14_n1
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U15 intadd_15_U15
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U14 intadd_15_U14
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U13 intadd_15_U13
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U12 intadd_15_U12
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U11 intadd_15_U11
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U10 intadd_15_U10
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U9 intadd_15_U9
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U8 intadd_15_U8
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U7 intadd_15_U7
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U6 intadd_15_U6
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U5 intadd_15_U5
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U4 intadd_15_U4
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U3 intadd_15_U3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_15/U2 intadd_15_U2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_16/U8 intadd_16_U8
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_16/U7 intadd_16_U7
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_16/U6 intadd_16_U6
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_16/U5 intadd_16_U5
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_16/U4 intadd_16_U4
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_16/U3 intadd_16_U3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_16/U2 intadd_16_U2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_17/U8 intadd_17_U8
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_17/U7 intadd_17_U7
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_17/U6 intadd_17_U6
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_17/U5 intadd_17_U5
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_17/U4 intadd_17_U4
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_17/U3 intadd_17_U3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_17/U2 intadd_17_U2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_18/U4 intadd_18_U4
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_18/U3 intadd_18_U3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_18/U2 intadd_18_U2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_19/U4 intadd_19_U4
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_19/U3 intadd_19_U3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_19/U2 intadd_19_U2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_20/U4 intadd_20_U4
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_20/U3 intadd_20_U3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_20/U2 intadd_20_U2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_21/U4 intadd_21_U4
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_21/U3 intadd_21_U3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_21/U2 intadd_21_U2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[13] intadd_15_A_13_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[12] intadd_15_A_12_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[11] intadd_15_A_11_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[10] intadd_15_A_10_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[9] intadd_15_A_9_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[8] intadd_15_A_8_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[7] intadd_15_A_7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[6] intadd_15_A_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[5] intadd_15_A_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[4] intadd_15_A_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[3] intadd_15_A_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[2] intadd_15_A_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[1] intadd_15_A_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/A[0] intadd_15_A_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[13] intadd_15_B_13_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[12] intadd_15_B_12_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[11] intadd_15_B_11_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[10] intadd_15_B_10_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[9] intadd_15_B_9_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[8] intadd_15_B_8_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[7] intadd_15_B_7_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[6] intadd_15_B_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[5] intadd_15_B_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[4] intadd_15_B_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[3] intadd_15_B_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[2] intadd_15_B_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[1] intadd_15_B_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/B[0] intadd_15_B_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/CI intadd_15_CI
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n14 intadd_15_n14
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n13 intadd_15_n13
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n12 intadd_15_n12
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n11 intadd_15_n11
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n10 intadd_15_n10
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n9 intadd_15_n9
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n8 intadd_15_n8
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n7 intadd_15_n7
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n6 intadd_15_n6
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n5 intadd_15_n5
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n4 intadd_15_n4
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n3 intadd_15_n3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n2 intadd_15_n2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_15/n1 intadd_15_n1
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/B[6] intadd_16_B_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/B[5] intadd_16_B_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/B[4] intadd_16_B_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/B[3] intadd_16_B_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/B[2] intadd_16_B_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/B[1] intadd_16_B_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/B[0] intadd_16_B_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/CI intadd_16_CI
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/SUM[6] intadd_16_SUM_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/SUM[5] intadd_16_SUM_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/SUM[4] intadd_16_SUM_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/SUM[3] intadd_16_SUM_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/SUM[2] intadd_16_SUM_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/SUM[1] intadd_16_SUM_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/SUM[0] intadd_16_SUM_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/n7 intadd_16_n7
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/n6 intadd_16_n6
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/n5 intadd_16_n5
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/n4 intadd_16_n4
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/n3 intadd_16_n3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/n2 intadd_16_n2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_16/n1 intadd_16_n1
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/B[6] intadd_17_B_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/B[5] intadd_17_B_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/B[4] intadd_17_B_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/B[3] intadd_17_B_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/B[2] intadd_17_B_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/B[1] intadd_17_B_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/B[0] intadd_17_B_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/CI intadd_17_CI
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/SUM[6] intadd_17_SUM_6_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/SUM[5] intadd_17_SUM_5_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/SUM[4] intadd_17_SUM_4_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/SUM[3] intadd_17_SUM_3_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/SUM[2] intadd_17_SUM_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/SUM[1] intadd_17_SUM_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/SUM[0] intadd_17_SUM_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/n7 intadd_17_n7
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/n6 intadd_17_n6
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/n5 intadd_17_n5
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/n4 intadd_17_n4
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/n3 intadd_17_n3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/n2 intadd_17_n2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_17/n1 intadd_17_n1
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_18/A[2] intadd_18_A_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_18/A[1] intadd_18_A_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_18/A[0] intadd_18_A_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_18/B[2] intadd_18_B_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_18/B[1] intadd_18_B_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_18/B[0] intadd_18_B_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_18/CI intadd_18_CI
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_18/SUM[2] intadd_18_SUM_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_18/SUM[1] intadd_18_SUM_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_18/SUM[0] intadd_18_SUM_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_18/n3 intadd_18_n3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_18/n2 intadd_18_n2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_18/n1 intadd_18_n1
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_19/A[2] intadd_19_A_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_19/A[1] intadd_19_A_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_19/A[0] intadd_19_A_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_19/B[2] intadd_19_B_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_19/B[1] intadd_19_B_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_19/B[0] intadd_19_B_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_19/CI intadd_19_CI
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_19/SUM[2] intadd_19_SUM_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_19/SUM[0] intadd_19_SUM_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_19/n3 intadd_19_n3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_19/n2 intadd_19_n2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_19/n1 intadd_19_n1
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_20/A[2] intadd_20_A_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_20/A[1] intadd_20_A_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_20/A[0] intadd_20_A_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_20/B[2] intadd_20_B_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_20/B[1] intadd_20_B_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_20/B[0] intadd_20_B_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_20/CI intadd_20_CI
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_20/SUM[2] intadd_20_SUM_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_20/n3 intadd_20_n3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_20/n2 intadd_20_n2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_20/n1 intadd_20_n1
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_21/A[2] intadd_21_A_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_21/A[1] intadd_21_A_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_21/B[2] intadd_21_B_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_21/B[1] intadd_21_B_1_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_21/B[0] intadd_21_B_0_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_21/CI intadd_21_CI
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_21/SUM[2] intadd_21_SUM_2_
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_21/n3 intadd_21_n3
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_21/n2 intadd_21_n2
feather_pe_THIS_PE_ID1_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_21/n1 intadd_21_n1
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U15 intadd_22_U15
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U14 intadd_22_U14
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U13 intadd_22_U13
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U12 intadd_22_U12
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U11 intadd_22_U11
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U10 intadd_22_U10
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U9 intadd_22_U9
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U8 intadd_22_U8
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U7 intadd_22_U7
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U6 intadd_22_U6
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U5 intadd_22_U5
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U4 intadd_22_U4
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U3 intadd_22_U3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_22/U2 intadd_22_U2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_23/U8 intadd_23_U8
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_23/U7 intadd_23_U7
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_23/U6 intadd_23_U6
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_23/U5 intadd_23_U5
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_23/U4 intadd_23_U4
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_23/U3 intadd_23_U3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_23/U2 intadd_23_U2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_24/U8 intadd_24_U8
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_24/U7 intadd_24_U7
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_24/U6 intadd_24_U6
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_24/U5 intadd_24_U5
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_24/U4 intadd_24_U4
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_24/U3 intadd_24_U3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_24/U2 intadd_24_U2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_25/U4 intadd_25_U4
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_25/U3 intadd_25_U3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_25/U2 intadd_25_U2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_26/U4 intadd_26_U4
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_26/U3 intadd_26_U3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_26/U2 intadd_26_U2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_27/U4 intadd_27_U4
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_27/U3 intadd_27_U3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_27/U2 intadd_27_U2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_28/U4 intadd_28_U4
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_28/U3 intadd_28_U3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_28/U2 intadd_28_U2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[13] intadd_22_A_13_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[12] intadd_22_A_12_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[11] intadd_22_A_11_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[10] intadd_22_A_10_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[9] intadd_22_A_9_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[8] intadd_22_A_8_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[7] intadd_22_A_7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[6] intadd_22_A_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[5] intadd_22_A_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[4] intadd_22_A_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[3] intadd_22_A_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[2] intadd_22_A_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[1] intadd_22_A_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/A[0] intadd_22_A_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[13] intadd_22_B_13_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[12] intadd_22_B_12_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[11] intadd_22_B_11_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[10] intadd_22_B_10_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[9] intadd_22_B_9_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[8] intadd_22_B_8_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[7] intadd_22_B_7_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[6] intadd_22_B_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[5] intadd_22_B_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[4] intadd_22_B_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[3] intadd_22_B_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[2] intadd_22_B_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[1] intadd_22_B_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/B[0] intadd_22_B_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/CI intadd_22_CI
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n14 intadd_22_n14
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n13 intadd_22_n13
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n12 intadd_22_n12
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n11 intadd_22_n11
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n10 intadd_22_n10
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n9 intadd_22_n9
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n8 intadd_22_n8
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n7 intadd_22_n7
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n6 intadd_22_n6
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n5 intadd_22_n5
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n4 intadd_22_n4
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n3 intadd_22_n3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n2 intadd_22_n2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_22/n1 intadd_22_n1
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/B[6] intadd_23_B_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/B[5] intadd_23_B_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/B[4] intadd_23_B_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/B[3] intadd_23_B_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/B[2] intadd_23_B_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/B[1] intadd_23_B_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/B[0] intadd_23_B_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/CI intadd_23_CI
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/SUM[6] intadd_23_SUM_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/SUM[5] intadd_23_SUM_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/SUM[4] intadd_23_SUM_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/SUM[3] intadd_23_SUM_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/SUM[2] intadd_23_SUM_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/SUM[1] intadd_23_SUM_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/SUM[0] intadd_23_SUM_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/n7 intadd_23_n7
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/n6 intadd_23_n6
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/n5 intadd_23_n5
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/n4 intadd_23_n4
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/n3 intadd_23_n3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/n2 intadd_23_n2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_23/n1 intadd_23_n1
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/B[6] intadd_24_B_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/B[5] intadd_24_B_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/B[4] intadd_24_B_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/B[3] intadd_24_B_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/B[2] intadd_24_B_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/B[1] intadd_24_B_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/B[0] intadd_24_B_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/CI intadd_24_CI
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/SUM[6] intadd_24_SUM_6_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/SUM[5] intadd_24_SUM_5_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/SUM[4] intadd_24_SUM_4_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/SUM[3] intadd_24_SUM_3_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/SUM[2] intadd_24_SUM_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/SUM[1] intadd_24_SUM_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/SUM[0] intadd_24_SUM_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/n7 intadd_24_n7
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/n6 intadd_24_n6
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/n5 intadd_24_n5
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/n4 intadd_24_n4
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/n3 intadd_24_n3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/n2 intadd_24_n2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_24/n1 intadd_24_n1
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_25/A[2] intadd_25_A_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_25/A[1] intadd_25_A_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_25/A[0] intadd_25_A_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_25/B[2] intadd_25_B_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_25/B[1] intadd_25_B_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_25/B[0] intadd_25_B_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_25/CI intadd_25_CI
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_25/SUM[2] intadd_25_SUM_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_25/SUM[1] intadd_25_SUM_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_25/SUM[0] intadd_25_SUM_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_25/n3 intadd_25_n3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_25/n2 intadd_25_n2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_25/n1 intadd_25_n1
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_26/A[2] intadd_26_A_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_26/A[1] intadd_26_A_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_26/A[0] intadd_26_A_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_26/B[2] intadd_26_B_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_26/B[1] intadd_26_B_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_26/B[0] intadd_26_B_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_26/CI intadd_26_CI
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_26/SUM[2] intadd_26_SUM_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_26/SUM[0] intadd_26_SUM_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_26/n3 intadd_26_n3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_26/n2 intadd_26_n2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_26/n1 intadd_26_n1
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_27/A[2] intadd_27_A_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_27/A[1] intadd_27_A_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_27/A[0] intadd_27_A_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_27/B[2] intadd_27_B_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_27/B[1] intadd_27_B_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_27/B[0] intadd_27_B_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_27/CI intadd_27_CI
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_27/SUM[2] intadd_27_SUM_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_27/n3 intadd_27_n3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_27/n2 intadd_27_n2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_27/n1 intadd_27_n1
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_28/A[2] intadd_28_A_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_28/A[1] intadd_28_A_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_28/B[2] intadd_28_B_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_28/B[1] intadd_28_B_1_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_28/B[0] intadd_28_B_0_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_28/CI intadd_28_CI
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_28/SUM[2] intadd_28_SUM_2_
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_28/n3 intadd_28_n3
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_28/n2 intadd_28_n2
feather_pe_THIS_PE_ID2_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_28/n1 intadd_28_n1
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[1] r_weights_to_use_reg_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U15 intadd_29_U15
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U14 intadd_29_U14
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U13 intadd_29_U13
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U12 intadd_29_U12
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U11 intadd_29_U11
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U10 intadd_29_U10
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U9 intadd_29_U9
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U8 intadd_29_U8
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U7 intadd_29_U7
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U6 intadd_29_U6
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U5 intadd_29_U5
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U4 intadd_29_U4
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U3 intadd_29_U3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_29/U2 intadd_29_U2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_30/U8 intadd_30_U8
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_30/U7 intadd_30_U7
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_30/U6 intadd_30_U6
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_30/U5 intadd_30_U5
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_30/U4 intadd_30_U4
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_30/U3 intadd_30_U3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_30/U2 intadd_30_U2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_31/U8 intadd_31_U8
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_31/U7 intadd_31_U7
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_31/U6 intadd_31_U6
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_31/U5 intadd_31_U5
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_31/U4 intadd_31_U4
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_31/U3 intadd_31_U3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_31/U2 intadd_31_U2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_32/U4 intadd_32_U4
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_32/U3 intadd_32_U3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_32/U2 intadd_32_U2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_33/U4 intadd_33_U4
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_33/U3 intadd_33_U3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_33/U2 intadd_33_U2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_34/U4 intadd_34_U4
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_34/U3 intadd_34_U3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_34/U2 intadd_34_U2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_35/U4 intadd_35_U4
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_35/U3 intadd_35_U3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_35/U2 intadd_35_U2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[13] intadd_29_A_13_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[12] intadd_29_A_12_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[11] intadd_29_A_11_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[10] intadd_29_A_10_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[9] intadd_29_A_9_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[8] intadd_29_A_8_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[7] intadd_29_A_7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[6] intadd_29_A_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[5] intadd_29_A_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[4] intadd_29_A_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[3] intadd_29_A_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[2] intadd_29_A_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[1] intadd_29_A_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/A[0] intadd_29_A_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[13] intadd_29_B_13_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[12] intadd_29_B_12_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[11] intadd_29_B_11_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[10] intadd_29_B_10_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[9] intadd_29_B_9_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[8] intadd_29_B_8_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[7] intadd_29_B_7_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[6] intadd_29_B_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[5] intadd_29_B_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[4] intadd_29_B_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[3] intadd_29_B_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[2] intadd_29_B_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[1] intadd_29_B_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/B[0] intadd_29_B_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/CI intadd_29_CI
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n14 intadd_29_n14
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n13 intadd_29_n13
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n12 intadd_29_n12
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n11 intadd_29_n11
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n10 intadd_29_n10
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n9 intadd_29_n9
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n8 intadd_29_n8
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n7 intadd_29_n7
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n6 intadd_29_n6
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n5 intadd_29_n5
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n4 intadd_29_n4
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n3 intadd_29_n3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n2 intadd_29_n2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_29/n1 intadd_29_n1
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/B[6] intadd_30_B_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/B[5] intadd_30_B_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/B[4] intadd_30_B_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/B[3] intadd_30_B_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/B[2] intadd_30_B_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/B[1] intadd_30_B_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/B[0] intadd_30_B_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/CI intadd_30_CI
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/SUM[6] intadd_30_SUM_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/SUM[5] intadd_30_SUM_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/SUM[4] intadd_30_SUM_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/SUM[3] intadd_30_SUM_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/SUM[2] intadd_30_SUM_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/SUM[1] intadd_30_SUM_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/SUM[0] intadd_30_SUM_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/n7 intadd_30_n7
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/n6 intadd_30_n6
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/n5 intadd_30_n5
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/n4 intadd_30_n4
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/n3 intadd_30_n3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/n2 intadd_30_n2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_30/n1 intadd_30_n1
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/B[6] intadd_31_B_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/B[5] intadd_31_B_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/B[4] intadd_31_B_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/B[3] intadd_31_B_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/B[2] intadd_31_B_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/B[1] intadd_31_B_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/B[0] intadd_31_B_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/CI intadd_31_CI
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/SUM[6] intadd_31_SUM_6_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/SUM[5] intadd_31_SUM_5_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/SUM[4] intadd_31_SUM_4_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/SUM[3] intadd_31_SUM_3_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/SUM[2] intadd_31_SUM_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/SUM[1] intadd_31_SUM_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/SUM[0] intadd_31_SUM_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/n7 intadd_31_n7
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/n6 intadd_31_n6
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/n5 intadd_31_n5
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/n4 intadd_31_n4
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/n3 intadd_31_n3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/n2 intadd_31_n2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_31/n1 intadd_31_n1
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_32/A[2] intadd_32_A_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_32/A[1] intadd_32_A_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_32/A[0] intadd_32_A_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_32/B[2] intadd_32_B_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_32/B[1] intadd_32_B_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_32/B[0] intadd_32_B_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_32/CI intadd_32_CI
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_32/SUM[2] intadd_32_SUM_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_32/SUM[1] intadd_32_SUM_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_32/SUM[0] intadd_32_SUM_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_32/n3 intadd_32_n3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_32/n2 intadd_32_n2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_32/n1 intadd_32_n1
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_33/A[2] intadd_33_A_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_33/A[1] intadd_33_A_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_33/A[0] intadd_33_A_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_33/B[2] intadd_33_B_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_33/B[1] intadd_33_B_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_33/B[0] intadd_33_B_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_33/CI intadd_33_CI
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_33/SUM[2] intadd_33_SUM_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_33/SUM[0] intadd_33_SUM_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_33/n3 intadd_33_n3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_33/n2 intadd_33_n2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_33/n1 intadd_33_n1
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_34/A[2] intadd_34_A_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_34/A[1] intadd_34_A_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_34/A[0] intadd_34_A_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_34/B[2] intadd_34_B_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_34/B[1] intadd_34_B_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_34/B[0] intadd_34_B_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_34/CI intadd_34_CI
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_34/SUM[2] intadd_34_SUM_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_34/n3 intadd_34_n3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_34/n2 intadd_34_n2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_34/n1 intadd_34_n1
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_35/A[2] intadd_35_A_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_35/A[1] intadd_35_A_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_35/B[2] intadd_35_B_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_35/B[1] intadd_35_B_1_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_35/B[0] intadd_35_B_0_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_35/CI intadd_35_CI
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_35/SUM[2] intadd_35_SUM_2_
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_35/n3 intadd_35_n3
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_35/n2 intadd_35_n2
feather_pe_THIS_PE_ID3_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_35/n1 intadd_35_n1
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[31] o_data_bus_inner_reg_31_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[30] o_data_bus_inner_reg_30_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[29] o_data_bus_inner_reg_29_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[28] o_data_bus_inner_reg_28_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[27] o_data_bus_inner_reg_27_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[26] o_data_bus_inner_reg_26_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[25] o_data_bus_inner_reg_25_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[24] o_data_bus_inner_reg_24_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[23] o_data_bus_inner_reg_23_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[22] o_data_bus_inner_reg_22_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[21] o_data_bus_inner_reg_21_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[20] o_data_bus_inner_reg_20_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[19] o_data_bus_inner_reg_19_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[18] o_data_bus_inner_reg_18_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[17] o_data_bus_inner_reg_17_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[16] o_data_bus_inner_reg_16_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[15] o_data_bus_inner_reg_15_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[14] o_data_bus_inner_reg_14_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[13] o_data_bus_inner_reg_13_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[12] o_data_bus_inner_reg_12_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[11] o_data_bus_inner_reg_11_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[10] o_data_bus_inner_reg_10_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[9] o_data_bus_inner_reg_9_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[8] o_data_bus_inner_reg_8_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[7] o_data_bus_inner_reg_7_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[6] o_data_bus_inner_reg_6_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[5] o_data_bus_inner_reg_5_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[4] o_data_bus_inner_reg_4_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[3] o_data_bus_inner_reg_3_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[2] o_data_bus_inner_reg_2_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[1] o_data_bus_inner_reg_1_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_3 cell o_data_bus_inner_reg[0] o_data_bus_inner_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U15 intadd_36_U15
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U14 intadd_36_U14
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U13 intadd_36_U13
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U12 intadd_36_U12
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U11 intadd_36_U11
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U10 intadd_36_U10
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U9 intadd_36_U9
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U8 intadd_36_U8
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U7 intadd_36_U7
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U6 intadd_36_U6
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U5 intadd_36_U5
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U4 intadd_36_U4
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U3 intadd_36_U3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_36/U2 intadd_36_U2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_37/U8 intadd_37_U8
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_37/U7 intadd_37_U7
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_37/U6 intadd_37_U6
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_37/U5 intadd_37_U5
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_37/U4 intadd_37_U4
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_37/U3 intadd_37_U3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_37/U2 intadd_37_U2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_38/U8 intadd_38_U8
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_38/U7 intadd_38_U7
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_38/U6 intadd_38_U6
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_38/U5 intadd_38_U5
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_38/U4 intadd_38_U4
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_38/U3 intadd_38_U3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_38/U2 intadd_38_U2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_39/U4 intadd_39_U4
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_39/U3 intadd_39_U3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_39/U2 intadd_39_U2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_40/U4 intadd_40_U4
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_40/U3 intadd_40_U3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_40/U2 intadd_40_U2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_41/U4 intadd_41_U4
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_41/U3 intadd_41_U3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_41/U2 intadd_41_U2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_42/U4 intadd_42_U4
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_42/U3 intadd_42_U3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_42/U2 intadd_42_U2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[13] intadd_36_A_13_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[12] intadd_36_A_12_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[11] intadd_36_A_11_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[10] intadd_36_A_10_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[9] intadd_36_A_9_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[8] intadd_36_A_8_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[7] intadd_36_A_7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[6] intadd_36_A_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[5] intadd_36_A_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[4] intadd_36_A_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[3] intadd_36_A_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[2] intadd_36_A_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[1] intadd_36_A_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/A[0] intadd_36_A_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[13] intadd_36_B_13_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[12] intadd_36_B_12_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[11] intadd_36_B_11_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[10] intadd_36_B_10_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[9] intadd_36_B_9_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[8] intadd_36_B_8_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[7] intadd_36_B_7_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[6] intadd_36_B_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[5] intadd_36_B_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[4] intadd_36_B_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[3] intadd_36_B_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[2] intadd_36_B_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[1] intadd_36_B_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/B[0] intadd_36_B_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/CI intadd_36_CI
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n14 intadd_36_n14
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n13 intadd_36_n13
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n12 intadd_36_n12
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n11 intadd_36_n11
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n10 intadd_36_n10
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n9 intadd_36_n9
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n8 intadd_36_n8
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n7 intadd_36_n7
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n6 intadd_36_n6
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n5 intadd_36_n5
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n4 intadd_36_n4
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n3 intadd_36_n3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n2 intadd_36_n2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_36/n1 intadd_36_n1
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/B[6] intadd_37_B_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/B[5] intadd_37_B_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/B[4] intadd_37_B_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/B[3] intadd_37_B_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/B[2] intadd_37_B_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/B[1] intadd_37_B_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/B[0] intadd_37_B_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/CI intadd_37_CI
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/SUM[6] intadd_37_SUM_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/SUM[5] intadd_37_SUM_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/SUM[4] intadd_37_SUM_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/SUM[3] intadd_37_SUM_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/SUM[2] intadd_37_SUM_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/SUM[1] intadd_37_SUM_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/SUM[0] intadd_37_SUM_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/n7 intadd_37_n7
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/n6 intadd_37_n6
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/n5 intadd_37_n5
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/n4 intadd_37_n4
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/n3 intadd_37_n3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/n2 intadd_37_n2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_37/n1 intadd_37_n1
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/B[6] intadd_38_B_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/B[5] intadd_38_B_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/B[4] intadd_38_B_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/B[3] intadd_38_B_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/B[2] intadd_38_B_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/B[1] intadd_38_B_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/B[0] intadd_38_B_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/CI intadd_38_CI
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/SUM[6] intadd_38_SUM_6_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/SUM[5] intadd_38_SUM_5_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/SUM[4] intadd_38_SUM_4_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/SUM[3] intadd_38_SUM_3_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/SUM[2] intadd_38_SUM_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/SUM[1] intadd_38_SUM_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/SUM[0] intadd_38_SUM_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/n7 intadd_38_n7
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/n6 intadd_38_n6
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/n5 intadd_38_n5
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/n4 intadd_38_n4
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/n3 intadd_38_n3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/n2 intadd_38_n2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_38/n1 intadd_38_n1
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_39/A[2] intadd_39_A_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_39/A[1] intadd_39_A_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_39/A[0] intadd_39_A_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_39/B[2] intadd_39_B_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_39/B[1] intadd_39_B_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_39/B[0] intadd_39_B_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_39/CI intadd_39_CI
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_39/SUM[2] intadd_39_SUM_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_39/SUM[1] intadd_39_SUM_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_39/SUM[0] intadd_39_SUM_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_39/n3 intadd_39_n3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_39/n2 intadd_39_n2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_39/n1 intadd_39_n1
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_40/A[2] intadd_40_A_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_40/A[1] intadd_40_A_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_40/A[0] intadd_40_A_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_40/B[2] intadd_40_B_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_40/B[1] intadd_40_B_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_40/B[0] intadd_40_B_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_40/CI intadd_40_CI
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_40/SUM[2] intadd_40_SUM_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_40/SUM[0] intadd_40_SUM_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_40/n3 intadd_40_n3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_40/n2 intadd_40_n2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_40/n1 intadd_40_n1
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_41/A[2] intadd_41_A_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_41/A[1] intadd_41_A_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_41/A[0] intadd_41_A_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_41/B[2] intadd_41_B_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_41/B[1] intadd_41_B_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_41/B[0] intadd_41_B_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_41/CI intadd_41_CI
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_41/SUM[2] intadd_41_SUM_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_41/n3 intadd_41_n3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_41/n2 intadd_41_n2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_41/n1 intadd_41_n1
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_42/A[2] intadd_42_A_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_42/A[1] intadd_42_A_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_42/B[2] intadd_42_B_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_42/B[1] intadd_42_B_1_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_42/B[0] intadd_42_B_0_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_42/CI intadd_42_CI
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_42/SUM[2] intadd_42_SUM_2_
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_42/n3 intadd_42_n3
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_42/n2 intadd_42_n2
feather_pe_THIS_PE_ID4_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_42/n1 intadd_42_n1
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U15 intadd_43_U15
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U14 intadd_43_U14
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U13 intadd_43_U13
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U12 intadd_43_U12
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U11 intadd_43_U11
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U10 intadd_43_U10
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U9 intadd_43_U9
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U8 intadd_43_U8
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U7 intadd_43_U7
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U6 intadd_43_U6
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U5 intadd_43_U5
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U4 intadd_43_U4
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U3 intadd_43_U3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_43/U2 intadd_43_U2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_44/U8 intadd_44_U8
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_44/U7 intadd_44_U7
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_44/U6 intadd_44_U6
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_44/U5 intadd_44_U5
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_44/U4 intadd_44_U4
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_44/U3 intadd_44_U3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_44/U2 intadd_44_U2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_45/U8 intadd_45_U8
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_45/U7 intadd_45_U7
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_45/U6 intadd_45_U6
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_45/U5 intadd_45_U5
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_45/U4 intadd_45_U4
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_45/U3 intadd_45_U3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_45/U2 intadd_45_U2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_46/U4 intadd_46_U4
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_46/U3 intadd_46_U3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_46/U2 intadd_46_U2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_47/U4 intadd_47_U4
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_47/U3 intadd_47_U3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_47/U2 intadd_47_U2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_48/U4 intadd_48_U4
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_48/U3 intadd_48_U3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_48/U2 intadd_48_U2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_49/U4 intadd_49_U4
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_49/U3 intadd_49_U3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_49/U2 intadd_49_U2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[13] intadd_43_A_13_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[12] intadd_43_A_12_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[11] intadd_43_A_11_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[10] intadd_43_A_10_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[9] intadd_43_A_9_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[8] intadd_43_A_8_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[7] intadd_43_A_7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[6] intadd_43_A_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[5] intadd_43_A_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[4] intadd_43_A_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[3] intadd_43_A_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[2] intadd_43_A_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[1] intadd_43_A_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/A[0] intadd_43_A_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[13] intadd_43_B_13_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[12] intadd_43_B_12_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[11] intadd_43_B_11_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[10] intadd_43_B_10_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[9] intadd_43_B_9_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[8] intadd_43_B_8_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[7] intadd_43_B_7_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[6] intadd_43_B_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[5] intadd_43_B_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[4] intadd_43_B_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[3] intadd_43_B_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[2] intadd_43_B_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[1] intadd_43_B_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/B[0] intadd_43_B_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/CI intadd_43_CI
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n14 intadd_43_n14
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n13 intadd_43_n13
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n12 intadd_43_n12
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n11 intadd_43_n11
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n10 intadd_43_n10
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n9 intadd_43_n9
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n8 intadd_43_n8
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n7 intadd_43_n7
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n6 intadd_43_n6
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n5 intadd_43_n5
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n4 intadd_43_n4
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n3 intadd_43_n3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n2 intadd_43_n2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_43/n1 intadd_43_n1
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/B[6] intadd_44_B_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/B[5] intadd_44_B_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/B[4] intadd_44_B_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/B[3] intadd_44_B_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/B[2] intadd_44_B_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/B[1] intadd_44_B_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/B[0] intadd_44_B_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/CI intadd_44_CI
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/SUM[6] intadd_44_SUM_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/SUM[5] intadd_44_SUM_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/SUM[4] intadd_44_SUM_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/SUM[3] intadd_44_SUM_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/SUM[2] intadd_44_SUM_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/SUM[1] intadd_44_SUM_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/SUM[0] intadd_44_SUM_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/n7 intadd_44_n7
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/n6 intadd_44_n6
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/n5 intadd_44_n5
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/n4 intadd_44_n4
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/n3 intadd_44_n3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/n2 intadd_44_n2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_44/n1 intadd_44_n1
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/B[6] intadd_45_B_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/B[5] intadd_45_B_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/B[4] intadd_45_B_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/B[3] intadd_45_B_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/B[2] intadd_45_B_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/B[1] intadd_45_B_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/B[0] intadd_45_B_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/CI intadd_45_CI
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/SUM[6] intadd_45_SUM_6_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/SUM[5] intadd_45_SUM_5_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/SUM[4] intadd_45_SUM_4_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/SUM[3] intadd_45_SUM_3_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/SUM[2] intadd_45_SUM_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/SUM[1] intadd_45_SUM_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/SUM[0] intadd_45_SUM_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/n7 intadd_45_n7
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/n6 intadd_45_n6
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/n5 intadd_45_n5
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/n4 intadd_45_n4
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/n3 intadd_45_n3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/n2 intadd_45_n2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_45/n1 intadd_45_n1
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_46/A[2] intadd_46_A_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_46/A[1] intadd_46_A_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_46/A[0] intadd_46_A_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_46/B[2] intadd_46_B_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_46/B[1] intadd_46_B_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_46/B[0] intadd_46_B_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_46/CI intadd_46_CI
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_46/SUM[2] intadd_46_SUM_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_46/SUM[1] intadd_46_SUM_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_46/SUM[0] intadd_46_SUM_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_46/n3 intadd_46_n3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_46/n2 intadd_46_n2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_46/n1 intadd_46_n1
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_47/A[2] intadd_47_A_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_47/A[1] intadd_47_A_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_47/A[0] intadd_47_A_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_47/B[2] intadd_47_B_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_47/B[1] intadd_47_B_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_47/B[0] intadd_47_B_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_47/CI intadd_47_CI
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_47/SUM[2] intadd_47_SUM_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_47/SUM[0] intadd_47_SUM_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_47/n3 intadd_47_n3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_47/n2 intadd_47_n2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_47/n1 intadd_47_n1
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_48/A[2] intadd_48_A_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_48/A[1] intadd_48_A_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_48/A[0] intadd_48_A_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_48/B[2] intadd_48_B_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_48/B[1] intadd_48_B_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_48/B[0] intadd_48_B_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_48/CI intadd_48_CI
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_48/SUM[2] intadd_48_SUM_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_48/n3 intadd_48_n3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_48/n2 intadd_48_n2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_48/n1 intadd_48_n1
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_49/A[2] intadd_49_A_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_49/A[1] intadd_49_A_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_49/B[2] intadd_49_B_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_49/B[1] intadd_49_B_1_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_49/B[0] intadd_49_B_0_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_49/CI intadd_49_CI
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_49/SUM[2] intadd_49_SUM_2_
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_49/n3 intadd_49_n3
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_49/n2 intadd_49_n2
feather_pe_THIS_PE_ID5_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_49/n1 intadd_49_n1
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U15 intadd_50_U15
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U14 intadd_50_U14
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U13 intadd_50_U13
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U12 intadd_50_U12
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U11 intadd_50_U11
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U10 intadd_50_U10
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U9 intadd_50_U9
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U8 intadd_50_U8
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U7 intadd_50_U7
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U6 intadd_50_U6
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U5 intadd_50_U5
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U4 intadd_50_U4
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U3 intadd_50_U3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_50/U2 intadd_50_U2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_51/U8 intadd_51_U8
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_51/U7 intadd_51_U7
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_51/U6 intadd_51_U6
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_51/U5 intadd_51_U5
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_51/U4 intadd_51_U4
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_51/U3 intadd_51_U3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_51/U2 intadd_51_U2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_52/U8 intadd_52_U8
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_52/U7 intadd_52_U7
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_52/U6 intadd_52_U6
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_52/U5 intadd_52_U5
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_52/U4 intadd_52_U4
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_52/U3 intadd_52_U3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_52/U2 intadd_52_U2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_53/U4 intadd_53_U4
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_53/U3 intadd_53_U3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_53/U2 intadd_53_U2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_54/U4 intadd_54_U4
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_54/U3 intadd_54_U3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_54/U2 intadd_54_U2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_55/U4 intadd_55_U4
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_55/U3 intadd_55_U3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_55/U2 intadd_55_U2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_56/U4 intadd_56_U4
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_56/U3 intadd_56_U3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_56/U2 intadd_56_U2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[13] intadd_50_A_13_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[12] intadd_50_A_12_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[11] intadd_50_A_11_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[10] intadd_50_A_10_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[9] intadd_50_A_9_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[8] intadd_50_A_8_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[7] intadd_50_A_7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[6] intadd_50_A_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[5] intadd_50_A_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[4] intadd_50_A_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[3] intadd_50_A_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[2] intadd_50_A_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[1] intadd_50_A_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/A[0] intadd_50_A_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[13] intadd_50_B_13_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[12] intadd_50_B_12_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[11] intadd_50_B_11_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[10] intadd_50_B_10_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[9] intadd_50_B_9_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[8] intadd_50_B_8_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[7] intadd_50_B_7_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[6] intadd_50_B_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[5] intadd_50_B_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[4] intadd_50_B_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[3] intadd_50_B_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[2] intadd_50_B_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[1] intadd_50_B_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/B[0] intadd_50_B_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/CI intadd_50_CI
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n14 intadd_50_n14
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n13 intadd_50_n13
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n12 intadd_50_n12
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n11 intadd_50_n11
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n10 intadd_50_n10
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n9 intadd_50_n9
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n8 intadd_50_n8
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n7 intadd_50_n7
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n6 intadd_50_n6
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n5 intadd_50_n5
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n4 intadd_50_n4
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n3 intadd_50_n3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n2 intadd_50_n2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_50/n1 intadd_50_n1
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/B[6] intadd_51_B_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/B[5] intadd_51_B_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/B[4] intadd_51_B_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/B[3] intadd_51_B_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/B[2] intadd_51_B_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/B[1] intadd_51_B_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/B[0] intadd_51_B_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/CI intadd_51_CI
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/SUM[6] intadd_51_SUM_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/SUM[5] intadd_51_SUM_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/SUM[4] intadd_51_SUM_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/SUM[3] intadd_51_SUM_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/SUM[2] intadd_51_SUM_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/SUM[1] intadd_51_SUM_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/SUM[0] intadd_51_SUM_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/n7 intadd_51_n7
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/n6 intadd_51_n6
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/n5 intadd_51_n5
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/n4 intadd_51_n4
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/n3 intadd_51_n3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/n2 intadd_51_n2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_51/n1 intadd_51_n1
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/B[6] intadd_52_B_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/B[5] intadd_52_B_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/B[4] intadd_52_B_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/B[3] intadd_52_B_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/B[2] intadd_52_B_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/B[1] intadd_52_B_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/B[0] intadd_52_B_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/CI intadd_52_CI
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/SUM[6] intadd_52_SUM_6_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/SUM[5] intadd_52_SUM_5_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/SUM[4] intadd_52_SUM_4_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/SUM[3] intadd_52_SUM_3_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/SUM[2] intadd_52_SUM_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/SUM[1] intadd_52_SUM_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/SUM[0] intadd_52_SUM_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/n7 intadd_52_n7
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/n6 intadd_52_n6
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/n5 intadd_52_n5
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/n4 intadd_52_n4
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/n3 intadd_52_n3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/n2 intadd_52_n2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_52/n1 intadd_52_n1
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_53/A[2] intadd_53_A_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_53/A[1] intadd_53_A_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_53/A[0] intadd_53_A_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_53/B[2] intadd_53_B_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_53/B[1] intadd_53_B_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_53/B[0] intadd_53_B_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_53/CI intadd_53_CI
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_53/SUM[2] intadd_53_SUM_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_53/SUM[1] intadd_53_SUM_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_53/SUM[0] intadd_53_SUM_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_53/n3 intadd_53_n3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_53/n2 intadd_53_n2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_53/n1 intadd_53_n1
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_54/A[2] intadd_54_A_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_54/A[1] intadd_54_A_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_54/A[0] intadd_54_A_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_54/B[2] intadd_54_B_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_54/B[1] intadd_54_B_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_54/B[0] intadd_54_B_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_54/CI intadd_54_CI
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_54/SUM[2] intadd_54_SUM_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_54/SUM[0] intadd_54_SUM_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_54/n3 intadd_54_n3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_54/n2 intadd_54_n2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_54/n1 intadd_54_n1
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_55/A[2] intadd_55_A_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_55/A[1] intadd_55_A_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_55/A[0] intadd_55_A_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_55/B[2] intadd_55_B_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_55/B[1] intadd_55_B_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_55/B[0] intadd_55_B_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_55/CI intadd_55_CI
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_55/SUM[2] intadd_55_SUM_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_55/n3 intadd_55_n3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_55/n2 intadd_55_n2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_55/n1 intadd_55_n1
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_56/A[2] intadd_56_A_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_56/A[1] intadd_56_A_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_56/B[2] intadd_56_B_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_56/B[1] intadd_56_B_1_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_56/B[0] intadd_56_B_0_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_56/CI intadd_56_CI
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_56/SUM[2] intadd_56_SUM_2_
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_56/n3 intadd_56_n3
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_56/n2 intadd_56_n2
feather_pe_THIS_PE_ID6_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_56/n1 intadd_56_n1
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[1] r_weights_to_use_reg_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U15 intadd_57_U15
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U14 intadd_57_U14
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U13 intadd_57_U13
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U12 intadd_57_U12
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U11 intadd_57_U11
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U10 intadd_57_U10
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U9 intadd_57_U9
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U8 intadd_57_U8
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U7 intadd_57_U7
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U6 intadd_57_U6
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U5 intadd_57_U5
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U4 intadd_57_U4
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U3 intadd_57_U3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_57/U2 intadd_57_U2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_58/U8 intadd_58_U8
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_58/U7 intadd_58_U7
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_58/U6 intadd_58_U6
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_58/U5 intadd_58_U5
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_58/U4 intadd_58_U4
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_58/U3 intadd_58_U3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_58/U2 intadd_58_U2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_59/U8 intadd_59_U8
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_59/U7 intadd_59_U7
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_59/U6 intadd_59_U6
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_59/U5 intadd_59_U5
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_59/U4 intadd_59_U4
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_59/U3 intadd_59_U3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_59/U2 intadd_59_U2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_60/U4 intadd_60_U4
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_60/U3 intadd_60_U3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_60/U2 intadd_60_U2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_61/U4 intadd_61_U4
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_61/U3 intadd_61_U3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_61/U2 intadd_61_U2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_62/U4 intadd_62_U4
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_62/U3 intadd_62_U3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_62/U2 intadd_62_U2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_63/U4 intadd_63_U4
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_63/U3 intadd_63_U3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_63/U2 intadd_63_U2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[13] intadd_57_A_13_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[12] intadd_57_A_12_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[11] intadd_57_A_11_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[10] intadd_57_A_10_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[9] intadd_57_A_9_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[8] intadd_57_A_8_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[7] intadd_57_A_7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[6] intadd_57_A_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[5] intadd_57_A_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[4] intadd_57_A_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[3] intadd_57_A_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[2] intadd_57_A_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[1] intadd_57_A_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/A[0] intadd_57_A_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[13] intadd_57_B_13_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[12] intadd_57_B_12_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[11] intadd_57_B_11_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[10] intadd_57_B_10_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[9] intadd_57_B_9_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[8] intadd_57_B_8_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[7] intadd_57_B_7_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[6] intadd_57_B_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[5] intadd_57_B_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[4] intadd_57_B_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[3] intadd_57_B_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[2] intadd_57_B_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[1] intadd_57_B_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/B[0] intadd_57_B_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/CI intadd_57_CI
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n14 intadd_57_n14
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n13 intadd_57_n13
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n12 intadd_57_n12
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n11 intadd_57_n11
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n10 intadd_57_n10
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n9 intadd_57_n9
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n8 intadd_57_n8
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n7 intadd_57_n7
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n6 intadd_57_n6
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n5 intadd_57_n5
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n4 intadd_57_n4
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n3 intadd_57_n3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n2 intadd_57_n2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_57/n1 intadd_57_n1
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/B[6] intadd_58_B_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/B[5] intadd_58_B_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/B[4] intadd_58_B_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/B[3] intadd_58_B_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/B[2] intadd_58_B_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/B[1] intadd_58_B_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/B[0] intadd_58_B_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/CI intadd_58_CI
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/SUM[6] intadd_58_SUM_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/SUM[5] intadd_58_SUM_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/SUM[4] intadd_58_SUM_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/SUM[3] intadd_58_SUM_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/SUM[2] intadd_58_SUM_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/SUM[1] intadd_58_SUM_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/SUM[0] intadd_58_SUM_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/n7 intadd_58_n7
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/n6 intadd_58_n6
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/n5 intadd_58_n5
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/n4 intadd_58_n4
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/n3 intadd_58_n3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/n2 intadd_58_n2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_58/n1 intadd_58_n1
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/B[6] intadd_59_B_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/B[5] intadd_59_B_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/B[4] intadd_59_B_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/B[3] intadd_59_B_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/B[2] intadd_59_B_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/B[1] intadd_59_B_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/B[0] intadd_59_B_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/CI intadd_59_CI
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/SUM[6] intadd_59_SUM_6_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/SUM[5] intadd_59_SUM_5_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/SUM[4] intadd_59_SUM_4_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/SUM[3] intadd_59_SUM_3_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/SUM[2] intadd_59_SUM_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/SUM[1] intadd_59_SUM_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/SUM[0] intadd_59_SUM_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/n7 intadd_59_n7
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/n6 intadd_59_n6
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/n5 intadd_59_n5
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/n4 intadd_59_n4
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/n3 intadd_59_n3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/n2 intadd_59_n2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_59/n1 intadd_59_n1
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_60/A[2] intadd_60_A_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_60/A[1] intadd_60_A_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_60/A[0] intadd_60_A_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_60/B[2] intadd_60_B_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_60/B[1] intadd_60_B_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_60/B[0] intadd_60_B_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_60/CI intadd_60_CI
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_60/SUM[2] intadd_60_SUM_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_60/SUM[1] intadd_60_SUM_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_60/SUM[0] intadd_60_SUM_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_60/n3 intadd_60_n3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_60/n2 intadd_60_n2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_60/n1 intadd_60_n1
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_61/A[2] intadd_61_A_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_61/A[1] intadd_61_A_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_61/A[0] intadd_61_A_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_61/B[2] intadd_61_B_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_61/B[1] intadd_61_B_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_61/B[0] intadd_61_B_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_61/CI intadd_61_CI
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_61/SUM[2] intadd_61_SUM_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_61/SUM[0] intadd_61_SUM_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_61/n3 intadd_61_n3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_61/n2 intadd_61_n2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_61/n1 intadd_61_n1
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_62/A[2] intadd_62_A_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_62/A[1] intadd_62_A_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_62/A[0] intadd_62_A_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_62/B[2] intadd_62_B_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_62/B[1] intadd_62_B_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_62/B[0] intadd_62_B_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_62/CI intadd_62_CI
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_62/SUM[2] intadd_62_SUM_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_62/n3 intadd_62_n3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_62/n2 intadd_62_n2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_62/n1 intadd_62_n1
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_63/A[2] intadd_63_A_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_63/A[1] intadd_63_A_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_63/B[2] intadd_63_B_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_63/B[1] intadd_63_B_1_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_63/B[0] intadd_63_B_0_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_63/CI intadd_63_CI
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_63/SUM[2] intadd_63_SUM_2_
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_63/n3 intadd_63_n3
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_63/n2 intadd_63_n2
feather_pe_THIS_PE_ID7_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_63/n1 intadd_63_n1
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U15 intadd_64_U15
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U14 intadd_64_U14
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U13 intadd_64_U13
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U12 intadd_64_U12
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U11 intadd_64_U11
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U10 intadd_64_U10
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U9 intadd_64_U9
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U8 intadd_64_U8
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U7 intadd_64_U7
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U6 intadd_64_U6
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U5 intadd_64_U5
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U4 intadd_64_U4
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U3 intadd_64_U3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_64/U2 intadd_64_U2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_65/U8 intadd_65_U8
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_65/U7 intadd_65_U7
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_65/U6 intadd_65_U6
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_65/U5 intadd_65_U5
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_65/U4 intadd_65_U4
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_65/U3 intadd_65_U3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_65/U2 intadd_65_U2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_66/U8 intadd_66_U8
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_66/U7 intadd_66_U7
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_66/U6 intadd_66_U6
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_66/U5 intadd_66_U5
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_66/U4 intadd_66_U4
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_66/U3 intadd_66_U3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_66/U2 intadd_66_U2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_67/U4 intadd_67_U4
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_67/U3 intadd_67_U3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_67/U2 intadd_67_U2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_68/U4 intadd_68_U4
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_68/U3 intadd_68_U3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_68/U2 intadd_68_U2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_69/U4 intadd_69_U4
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_69/U3 intadd_69_U3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_69/U2 intadd_69_U2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_70/U4 intadd_70_U4
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_70/U3 intadd_70_U3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_70/U2 intadd_70_U2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[13] intadd_64_A_13_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[12] intadd_64_A_12_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[11] intadd_64_A_11_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[10] intadd_64_A_10_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[9] intadd_64_A_9_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[8] intadd_64_A_8_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[7] intadd_64_A_7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[6] intadd_64_A_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[5] intadd_64_A_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[4] intadd_64_A_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[3] intadd_64_A_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[2] intadd_64_A_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[1] intadd_64_A_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/A[0] intadd_64_A_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[13] intadd_64_B_13_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[12] intadd_64_B_12_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[11] intadd_64_B_11_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[10] intadd_64_B_10_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[9] intadd_64_B_9_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[8] intadd_64_B_8_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[7] intadd_64_B_7_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[6] intadd_64_B_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[5] intadd_64_B_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[4] intadd_64_B_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[3] intadd_64_B_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[2] intadd_64_B_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[1] intadd_64_B_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/B[0] intadd_64_B_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/CI intadd_64_CI
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n14 intadd_64_n14
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n13 intadd_64_n13
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n12 intadd_64_n12
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n11 intadd_64_n11
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n10 intadd_64_n10
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n9 intadd_64_n9
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n8 intadd_64_n8
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n7 intadd_64_n7
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n6 intadd_64_n6
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n5 intadd_64_n5
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n4 intadd_64_n4
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n3 intadd_64_n3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n2 intadd_64_n2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_64/n1 intadd_64_n1
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/B[6] intadd_65_B_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/B[5] intadd_65_B_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/B[4] intadd_65_B_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/B[3] intadd_65_B_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/B[2] intadd_65_B_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/B[1] intadd_65_B_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/B[0] intadd_65_B_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/CI intadd_65_CI
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/SUM[6] intadd_65_SUM_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/SUM[5] intadd_65_SUM_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/SUM[4] intadd_65_SUM_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/SUM[3] intadd_65_SUM_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/SUM[2] intadd_65_SUM_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/SUM[1] intadd_65_SUM_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/SUM[0] intadd_65_SUM_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/n7 intadd_65_n7
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/n6 intadd_65_n6
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/n5 intadd_65_n5
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/n4 intadd_65_n4
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/n3 intadd_65_n3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/n2 intadd_65_n2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_65/n1 intadd_65_n1
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/B[6] intadd_66_B_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/B[5] intadd_66_B_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/B[4] intadd_66_B_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/B[3] intadd_66_B_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/B[2] intadd_66_B_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/B[1] intadd_66_B_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/B[0] intadd_66_B_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/CI intadd_66_CI
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/SUM[6] intadd_66_SUM_6_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/SUM[5] intadd_66_SUM_5_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/SUM[4] intadd_66_SUM_4_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/SUM[3] intadd_66_SUM_3_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/SUM[2] intadd_66_SUM_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/SUM[1] intadd_66_SUM_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/SUM[0] intadd_66_SUM_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/n7 intadd_66_n7
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/n6 intadd_66_n6
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/n5 intadd_66_n5
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/n4 intadd_66_n4
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/n3 intadd_66_n3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/n2 intadd_66_n2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_66/n1 intadd_66_n1
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_67/A[2] intadd_67_A_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_67/A[1] intadd_67_A_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_67/A[0] intadd_67_A_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_67/B[2] intadd_67_B_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_67/B[1] intadd_67_B_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_67/B[0] intadd_67_B_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_67/CI intadd_67_CI
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_67/SUM[2] intadd_67_SUM_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_67/SUM[1] intadd_67_SUM_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_67/SUM[0] intadd_67_SUM_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_67/n3 intadd_67_n3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_67/n2 intadd_67_n2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_67/n1 intadd_67_n1
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_68/A[2] intadd_68_A_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_68/A[1] intadd_68_A_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_68/A[0] intadd_68_A_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_68/B[2] intadd_68_B_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_68/B[1] intadd_68_B_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_68/B[0] intadd_68_B_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_68/CI intadd_68_CI
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_68/SUM[2] intadd_68_SUM_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_68/SUM[0] intadd_68_SUM_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_68/n3 intadd_68_n3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_68/n2 intadd_68_n2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_68/n1 intadd_68_n1
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_69/A[2] intadd_69_A_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_69/A[1] intadd_69_A_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_69/A[0] intadd_69_A_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_69/B[2] intadd_69_B_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_69/B[1] intadd_69_B_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_69/B[0] intadd_69_B_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_69/CI intadd_69_CI
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_69/SUM[2] intadd_69_SUM_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_69/n3 intadd_69_n3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_69/n2 intadd_69_n2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_69/n1 intadd_69_n1
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_70/A[2] intadd_70_A_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_70/A[1] intadd_70_A_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_70/B[2] intadd_70_B_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_70/B[1] intadd_70_B_1_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_70/B[0] intadd_70_B_0_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_70/CI intadd_70_CI
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_70/SUM[2] intadd_70_SUM_2_
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_70/n3 intadd_70_n3
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_70/n2 intadd_70_n2
feather_pe_THIS_PE_ID8_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_70/n1 intadd_70_n1
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U15 intadd_71_U15
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U14 intadd_71_U14
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U13 intadd_71_U13
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U12 intadd_71_U12
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U11 intadd_71_U11
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U10 intadd_71_U10
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U9 intadd_71_U9
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U8 intadd_71_U8
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U7 intadd_71_U7
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U6 intadd_71_U6
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U5 intadd_71_U5
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U4 intadd_71_U4
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U3 intadd_71_U3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_71/U2 intadd_71_U2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_72/U8 intadd_72_U8
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_72/U7 intadd_72_U7
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_72/U6 intadd_72_U6
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_72/U5 intadd_72_U5
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_72/U4 intadd_72_U4
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_72/U3 intadd_72_U3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_72/U2 intadd_72_U2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_73/U8 intadd_73_U8
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_73/U7 intadd_73_U7
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_73/U6 intadd_73_U6
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_73/U5 intadd_73_U5
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_73/U4 intadd_73_U4
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_73/U3 intadd_73_U3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_73/U2 intadd_73_U2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_74/U4 intadd_74_U4
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_74/U3 intadd_74_U3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_74/U2 intadd_74_U2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_75/U4 intadd_75_U4
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_75/U3 intadd_75_U3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_75/U2 intadd_75_U2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_76/U4 intadd_76_U4
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_76/U3 intadd_76_U3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_76/U2 intadd_76_U2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_77/U4 intadd_77_U4
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_77/U3 intadd_77_U3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_77/U2 intadd_77_U2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[13] intadd_71_A_13_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[12] intadd_71_A_12_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[11] intadd_71_A_11_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[10] intadd_71_A_10_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[9] intadd_71_A_9_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[8] intadd_71_A_8_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[7] intadd_71_A_7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[6] intadd_71_A_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[5] intadd_71_A_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[4] intadd_71_A_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[3] intadd_71_A_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[2] intadd_71_A_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[1] intadd_71_A_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/A[0] intadd_71_A_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[13] intadd_71_B_13_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[12] intadd_71_B_12_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[11] intadd_71_B_11_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[10] intadd_71_B_10_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[9] intadd_71_B_9_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[8] intadd_71_B_8_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[7] intadd_71_B_7_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[6] intadd_71_B_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[5] intadd_71_B_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[4] intadd_71_B_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[3] intadd_71_B_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[2] intadd_71_B_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[1] intadd_71_B_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/B[0] intadd_71_B_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/CI intadd_71_CI
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n14 intadd_71_n14
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n13 intadd_71_n13
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n12 intadd_71_n12
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n11 intadd_71_n11
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n10 intadd_71_n10
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n9 intadd_71_n9
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n8 intadd_71_n8
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n7 intadd_71_n7
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n6 intadd_71_n6
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n5 intadd_71_n5
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n4 intadd_71_n4
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n3 intadd_71_n3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n2 intadd_71_n2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_71/n1 intadd_71_n1
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/B[6] intadd_72_B_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/B[5] intadd_72_B_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/B[4] intadd_72_B_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/B[3] intadd_72_B_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/B[2] intadd_72_B_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/B[1] intadd_72_B_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/B[0] intadd_72_B_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/CI intadd_72_CI
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/SUM[6] intadd_72_SUM_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/SUM[5] intadd_72_SUM_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/SUM[4] intadd_72_SUM_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/SUM[3] intadd_72_SUM_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/SUM[2] intadd_72_SUM_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/SUM[1] intadd_72_SUM_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/SUM[0] intadd_72_SUM_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/n7 intadd_72_n7
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/n6 intadd_72_n6
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/n5 intadd_72_n5
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/n4 intadd_72_n4
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/n3 intadd_72_n3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/n2 intadd_72_n2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_72/n1 intadd_72_n1
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/B[6] intadd_73_B_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/B[5] intadd_73_B_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/B[4] intadd_73_B_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/B[3] intadd_73_B_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/B[2] intadd_73_B_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/B[1] intadd_73_B_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/B[0] intadd_73_B_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/CI intadd_73_CI
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/SUM[6] intadd_73_SUM_6_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/SUM[5] intadd_73_SUM_5_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/SUM[4] intadd_73_SUM_4_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/SUM[3] intadd_73_SUM_3_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/SUM[2] intadd_73_SUM_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/SUM[1] intadd_73_SUM_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/SUM[0] intadd_73_SUM_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/n7 intadd_73_n7
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/n6 intadd_73_n6
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/n5 intadd_73_n5
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/n4 intadd_73_n4
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/n3 intadd_73_n3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/n2 intadd_73_n2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_73/n1 intadd_73_n1
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_74/A[2] intadd_74_A_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_74/A[1] intadd_74_A_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_74/A[0] intadd_74_A_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_74/B[2] intadd_74_B_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_74/B[1] intadd_74_B_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_74/B[0] intadd_74_B_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_74/CI intadd_74_CI
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_74/SUM[2] intadd_74_SUM_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_74/SUM[1] intadd_74_SUM_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_74/SUM[0] intadd_74_SUM_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_74/n3 intadd_74_n3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_74/n2 intadd_74_n2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_74/n1 intadd_74_n1
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_75/A[2] intadd_75_A_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_75/A[1] intadd_75_A_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_75/A[0] intadd_75_A_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_75/B[2] intadd_75_B_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_75/B[1] intadd_75_B_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_75/B[0] intadd_75_B_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_75/CI intadd_75_CI
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_75/SUM[2] intadd_75_SUM_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_75/SUM[0] intadd_75_SUM_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_75/n3 intadd_75_n3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_75/n2 intadd_75_n2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_75/n1 intadd_75_n1
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_76/A[2] intadd_76_A_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_76/A[1] intadd_76_A_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_76/A[0] intadd_76_A_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_76/B[2] intadd_76_B_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_76/B[1] intadd_76_B_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_76/B[0] intadd_76_B_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_76/CI intadd_76_CI
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_76/SUM[2] intadd_76_SUM_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_76/n3 intadd_76_n3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_76/n2 intadd_76_n2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_76/n1 intadd_76_n1
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_77/A[2] intadd_77_A_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_77/A[1] intadd_77_A_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_77/B[2] intadd_77_B_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_77/B[1] intadd_77_B_1_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_77/B[0] intadd_77_B_0_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_77/CI intadd_77_CI
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_77/SUM[2] intadd_77_SUM_2_
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_77/n3 intadd_77_n3
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_77/n2 intadd_77_n2
feather_pe_THIS_PE_ID9_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_77/n1 intadd_77_n1
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U15 intadd_78_U15
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U14 intadd_78_U14
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U13 intadd_78_U13
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U12 intadd_78_U12
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U11 intadd_78_U11
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U10 intadd_78_U10
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U9 intadd_78_U9
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U8 intadd_78_U8
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U7 intadd_78_U7
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U6 intadd_78_U6
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U5 intadd_78_U5
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U4 intadd_78_U4
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U3 intadd_78_U3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_78/U2 intadd_78_U2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_79/U8 intadd_79_U8
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_79/U7 intadd_79_U7
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_79/U6 intadd_79_U6
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_79/U5 intadd_79_U5
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_79/U4 intadd_79_U4
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_79/U3 intadd_79_U3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_79/U2 intadd_79_U2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_80/U8 intadd_80_U8
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_80/U7 intadd_80_U7
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_80/U6 intadd_80_U6
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_80/U5 intadd_80_U5
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_80/U4 intadd_80_U4
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_80/U3 intadd_80_U3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_80/U2 intadd_80_U2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_81/U4 intadd_81_U4
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_81/U3 intadd_81_U3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_81/U2 intadd_81_U2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_82/U4 intadd_82_U4
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_82/U3 intadd_82_U3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_82/U2 intadd_82_U2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_83/U4 intadd_83_U4
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_83/U3 intadd_83_U3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_83/U2 intadd_83_U2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_84/U4 intadd_84_U4
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_84/U3 intadd_84_U3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_84/U2 intadd_84_U2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[13] intadd_78_A_13_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[12] intadd_78_A_12_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[11] intadd_78_A_11_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[10] intadd_78_A_10_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[9] intadd_78_A_9_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[8] intadd_78_A_8_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[7] intadd_78_A_7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[6] intadd_78_A_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[5] intadd_78_A_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[4] intadd_78_A_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[3] intadd_78_A_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[2] intadd_78_A_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[1] intadd_78_A_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/A[0] intadd_78_A_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[13] intadd_78_B_13_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[12] intadd_78_B_12_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[11] intadd_78_B_11_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[10] intadd_78_B_10_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[9] intadd_78_B_9_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[8] intadd_78_B_8_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[7] intadd_78_B_7_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[6] intadd_78_B_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[5] intadd_78_B_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[4] intadd_78_B_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[3] intadd_78_B_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[2] intadd_78_B_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[1] intadd_78_B_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/B[0] intadd_78_B_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/CI intadd_78_CI
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n14 intadd_78_n14
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n13 intadd_78_n13
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n12 intadd_78_n12
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n11 intadd_78_n11
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n10 intadd_78_n10
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n9 intadd_78_n9
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n8 intadd_78_n8
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n7 intadd_78_n7
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n6 intadd_78_n6
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n5 intadd_78_n5
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n4 intadd_78_n4
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n3 intadd_78_n3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n2 intadd_78_n2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_78/n1 intadd_78_n1
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/B[6] intadd_79_B_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/B[5] intadd_79_B_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/B[4] intadd_79_B_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/B[3] intadd_79_B_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/B[2] intadd_79_B_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/B[1] intadd_79_B_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/B[0] intadd_79_B_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/CI intadd_79_CI
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/SUM[6] intadd_79_SUM_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/SUM[5] intadd_79_SUM_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/SUM[4] intadd_79_SUM_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/SUM[3] intadd_79_SUM_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/SUM[2] intadd_79_SUM_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/SUM[1] intadd_79_SUM_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/SUM[0] intadd_79_SUM_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/n7 intadd_79_n7
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/n6 intadd_79_n6
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/n5 intadd_79_n5
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/n4 intadd_79_n4
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/n3 intadd_79_n3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/n2 intadd_79_n2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_79/n1 intadd_79_n1
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/B[6] intadd_80_B_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/B[5] intadd_80_B_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/B[4] intadd_80_B_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/B[3] intadd_80_B_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/B[2] intadd_80_B_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/B[1] intadd_80_B_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/B[0] intadd_80_B_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/CI intadd_80_CI
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/SUM[6] intadd_80_SUM_6_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/SUM[5] intadd_80_SUM_5_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/SUM[4] intadd_80_SUM_4_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/SUM[3] intadd_80_SUM_3_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/SUM[2] intadd_80_SUM_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/SUM[1] intadd_80_SUM_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/SUM[0] intadd_80_SUM_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/n7 intadd_80_n7
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/n6 intadd_80_n6
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/n5 intadd_80_n5
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/n4 intadd_80_n4
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/n3 intadd_80_n3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/n2 intadd_80_n2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_80/n1 intadd_80_n1
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_81/A[2] intadd_81_A_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_81/A[1] intadd_81_A_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_81/A[0] intadd_81_A_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_81/B[2] intadd_81_B_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_81/B[1] intadd_81_B_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_81/B[0] intadd_81_B_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_81/CI intadd_81_CI
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_81/SUM[2] intadd_81_SUM_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_81/SUM[1] intadd_81_SUM_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_81/SUM[0] intadd_81_SUM_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_81/n3 intadd_81_n3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_81/n2 intadd_81_n2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_81/n1 intadd_81_n1
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_82/A[2] intadd_82_A_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_82/A[1] intadd_82_A_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_82/A[0] intadd_82_A_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_82/B[2] intadd_82_B_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_82/B[1] intadd_82_B_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_82/B[0] intadd_82_B_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_82/CI intadd_82_CI
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_82/SUM[2] intadd_82_SUM_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_82/SUM[0] intadd_82_SUM_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_82/n3 intadd_82_n3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_82/n2 intadd_82_n2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_82/n1 intadd_82_n1
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_83/A[2] intadd_83_A_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_83/A[1] intadd_83_A_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_83/A[0] intadd_83_A_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_83/B[2] intadd_83_B_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_83/B[1] intadd_83_B_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_83/B[0] intadd_83_B_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_83/CI intadd_83_CI
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_83/SUM[2] intadd_83_SUM_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_83/n3 intadd_83_n3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_83/n2 intadd_83_n2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_83/n1 intadd_83_n1
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_84/A[2] intadd_84_A_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_84/A[1] intadd_84_A_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_84/B[2] intadd_84_B_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_84/B[1] intadd_84_B_1_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_84/B[0] intadd_84_B_0_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_84/CI intadd_84_CI
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_84/SUM[2] intadd_84_SUM_2_
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_84/n3 intadd_84_n3
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_84/n2 intadd_84_n2
feather_pe_THIS_PE_ID10_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_84/n1 intadd_84_n1
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[1] r_weights_to_use_reg_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U15 intadd_85_U15
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U14 intadd_85_U14
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U13 intadd_85_U13
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U12 intadd_85_U12
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U11 intadd_85_U11
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U10 intadd_85_U10
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U9 intadd_85_U9
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U8 intadd_85_U8
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U7 intadd_85_U7
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U6 intadd_85_U6
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U5 intadd_85_U5
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U4 intadd_85_U4
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U3 intadd_85_U3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_85/U2 intadd_85_U2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_86/U8 intadd_86_U8
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_86/U7 intadd_86_U7
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_86/U6 intadd_86_U6
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_86/U5 intadd_86_U5
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_86/U4 intadd_86_U4
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_86/U3 intadd_86_U3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_86/U2 intadd_86_U2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_87/U8 intadd_87_U8
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_87/U7 intadd_87_U7
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_87/U6 intadd_87_U6
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_87/U5 intadd_87_U5
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_87/U4 intadd_87_U4
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_87/U3 intadd_87_U3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_87/U2 intadd_87_U2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_88/U4 intadd_88_U4
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_88/U3 intadd_88_U3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_88/U2 intadd_88_U2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_89/U4 intadd_89_U4
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_89/U3 intadd_89_U3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_89/U2 intadd_89_U2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_90/U4 intadd_90_U4
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_90/U3 intadd_90_U3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_90/U2 intadd_90_U2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_91/U4 intadd_91_U4
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_91/U3 intadd_91_U3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_91/U2 intadd_91_U2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[13] intadd_85_A_13_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[12] intadd_85_A_12_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[11] intadd_85_A_11_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[10] intadd_85_A_10_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[9] intadd_85_A_9_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[8] intadd_85_A_8_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[7] intadd_85_A_7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[6] intadd_85_A_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[5] intadd_85_A_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[4] intadd_85_A_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[3] intadd_85_A_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[2] intadd_85_A_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[1] intadd_85_A_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/A[0] intadd_85_A_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[13] intadd_85_B_13_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[12] intadd_85_B_12_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[11] intadd_85_B_11_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[10] intadd_85_B_10_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[9] intadd_85_B_9_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[8] intadd_85_B_8_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[7] intadd_85_B_7_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[6] intadd_85_B_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[5] intadd_85_B_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[4] intadd_85_B_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[3] intadd_85_B_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[2] intadd_85_B_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[1] intadd_85_B_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/B[0] intadd_85_B_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/CI intadd_85_CI
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n14 intadd_85_n14
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n13 intadd_85_n13
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n12 intadd_85_n12
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n11 intadd_85_n11
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n10 intadd_85_n10
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n9 intadd_85_n9
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n8 intadd_85_n8
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n7 intadd_85_n7
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n6 intadd_85_n6
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n5 intadd_85_n5
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n4 intadd_85_n4
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n3 intadd_85_n3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n2 intadd_85_n2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_85/n1 intadd_85_n1
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/B[6] intadd_86_B_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/B[5] intadd_86_B_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/B[4] intadd_86_B_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/B[3] intadd_86_B_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/B[2] intadd_86_B_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/B[1] intadd_86_B_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/B[0] intadd_86_B_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/CI intadd_86_CI
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/SUM[6] intadd_86_SUM_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/SUM[5] intadd_86_SUM_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/SUM[4] intadd_86_SUM_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/SUM[3] intadd_86_SUM_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/SUM[2] intadd_86_SUM_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/SUM[1] intadd_86_SUM_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/SUM[0] intadd_86_SUM_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/n7 intadd_86_n7
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/n6 intadd_86_n6
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/n5 intadd_86_n5
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/n4 intadd_86_n4
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/n3 intadd_86_n3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/n2 intadd_86_n2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_86/n1 intadd_86_n1
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/B[6] intadd_87_B_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/B[5] intadd_87_B_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/B[4] intadd_87_B_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/B[3] intadd_87_B_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/B[2] intadd_87_B_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/B[1] intadd_87_B_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/B[0] intadd_87_B_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/CI intadd_87_CI
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/SUM[6] intadd_87_SUM_6_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/SUM[5] intadd_87_SUM_5_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/SUM[4] intadd_87_SUM_4_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/SUM[3] intadd_87_SUM_3_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/SUM[2] intadd_87_SUM_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/SUM[1] intadd_87_SUM_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/SUM[0] intadd_87_SUM_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/n7 intadd_87_n7
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/n6 intadd_87_n6
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/n5 intadd_87_n5
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/n4 intadd_87_n4
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/n3 intadd_87_n3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/n2 intadd_87_n2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_87/n1 intadd_87_n1
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_88/A[2] intadd_88_A_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_88/A[1] intadd_88_A_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_88/A[0] intadd_88_A_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_88/B[2] intadd_88_B_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_88/B[1] intadd_88_B_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_88/B[0] intadd_88_B_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_88/CI intadd_88_CI
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_88/SUM[2] intadd_88_SUM_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_88/SUM[1] intadd_88_SUM_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_88/SUM[0] intadd_88_SUM_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_88/n3 intadd_88_n3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_88/n2 intadd_88_n2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_88/n1 intadd_88_n1
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_89/A[2] intadd_89_A_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_89/A[1] intadd_89_A_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_89/A[0] intadd_89_A_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_89/B[2] intadd_89_B_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_89/B[1] intadd_89_B_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_89/B[0] intadd_89_B_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_89/CI intadd_89_CI
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_89/SUM[2] intadd_89_SUM_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_89/SUM[0] intadd_89_SUM_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_89/n3 intadd_89_n3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_89/n2 intadd_89_n2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_89/n1 intadd_89_n1
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_90/A[2] intadd_90_A_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_90/A[1] intadd_90_A_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_90/A[0] intadd_90_A_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_90/B[2] intadd_90_B_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_90/B[1] intadd_90_B_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_90/B[0] intadd_90_B_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_90/CI intadd_90_CI
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_90/SUM[2] intadd_90_SUM_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_90/n3 intadd_90_n3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_90/n2 intadd_90_n2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_90/n1 intadd_90_n1
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_91/A[2] intadd_91_A_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_91/A[1] intadd_91_A_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_91/B[2] intadd_91_B_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_91/B[1] intadd_91_B_1_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_91/B[0] intadd_91_B_0_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_91/CI intadd_91_CI
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_91/SUM[2] intadd_91_SUM_2_
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_91/n3 intadd_91_n3
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_91/n2 intadd_91_n2
feather_pe_THIS_PE_ID11_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_91/n1 intadd_91_n1
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U15 intadd_92_U15
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U14 intadd_92_U14
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U13 intadd_92_U13
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U12 intadd_92_U12
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U11 intadd_92_U11
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U10 intadd_92_U10
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U9 intadd_92_U9
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U8 intadd_92_U8
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U7 intadd_92_U7
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U6 intadd_92_U6
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U5 intadd_92_U5
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U4 intadd_92_U4
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U3 intadd_92_U3
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_92/U2 intadd_92_U2
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_93/U8 intadd_93_U8
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_93/U7 intadd_93_U7
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_93/U6 intadd_93_U6
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_93/U5 intadd_93_U5
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_93/U4 intadd_93_U4
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_94/U8 intadd_94_U8
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_94/U7 intadd_94_U7
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_94/U6 intadd_94_U6
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_94/U5 intadd_94_U5
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_94/U4 intadd_94_U4
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_94/U3 intadd_94_U3
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_94/U2 intadd_94_U2
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_95/U4 intadd_95_U4
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_95/U3 intadd_95_U3
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_95/U2 intadd_95_U2
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_96/U4 intadd_96_U4
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_96/U3 intadd_96_U3
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_96/U2 intadd_96_U2
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_97/U4 intadd_97_U4
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_97/U3 intadd_97_U3
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_97/U2 intadd_97_U2
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_98/U4 intadd_98_U4
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_98/U3 intadd_98_U3
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_98/U2 intadd_98_U2
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[13] intadd_92_A_13_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[12] intadd_92_A_12_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[11] intadd_92_A_11_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[10] intadd_92_A_10_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[9] intadd_92_A_9_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[8] intadd_92_A_8_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[7] intadd_92_A_7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[6] intadd_92_A_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[5] intadd_92_A_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[4] intadd_92_A_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[3] intadd_92_A_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[2] intadd_92_A_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[1] intadd_92_A_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/A[0] intadd_92_A_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[13] intadd_92_B_13_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[12] intadd_92_B_12_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[11] intadd_92_B_11_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[10] intadd_92_B_10_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[9] intadd_92_B_9_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[8] intadd_92_B_8_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[7] intadd_92_B_7_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[6] intadd_92_B_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[5] intadd_92_B_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[4] intadd_92_B_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[3] intadd_92_B_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[2] intadd_92_B_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[1] intadd_92_B_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/B[0] intadd_92_B_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/CI intadd_92_CI
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n14 intadd_92_n14
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n13 intadd_92_n13
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n12 intadd_92_n12
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n11 intadd_92_n11
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n10 intadd_92_n10
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n9 intadd_92_n9
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n8 intadd_92_n8
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n7 intadd_92_n7
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n6 intadd_92_n6
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n5 intadd_92_n5
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n4 intadd_92_n4
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n3 intadd_92_n3
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n2 intadd_92_n2
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_92/n1 intadd_92_n1
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/B[6] intadd_93_B_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/B[5] intadd_93_B_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/B[4] intadd_93_B_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/B[3] intadd_93_B_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/B[2] intadd_93_B_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/B[1] intadd_93_B_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/B[0] intadd_93_B_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/CI intadd_93_CI
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/SUM[6] intadd_93_SUM_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/SUM[5] intadd_93_SUM_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/SUM[4] intadd_93_SUM_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/SUM[3] intadd_93_SUM_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/SUM[2] intadd_93_SUM_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/SUM[1] intadd_93_SUM_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/SUM[0] intadd_93_SUM_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/n7 intadd_93_n7
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/n6 intadd_93_n6
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/n5 intadd_93_n5
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/n4 intadd_93_n4
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/n3 intadd_93_n3
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/n2 intadd_93_n2
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_93/n1 intadd_93_n1
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/B[6] intadd_94_B_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/B[5] intadd_94_B_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/B[4] intadd_94_B_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/B[3] intadd_94_B_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/B[2] intadd_94_B_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/B[1] intadd_94_B_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/B[0] intadd_94_B_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/CI intadd_94_CI
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/SUM[6] intadd_94_SUM_6_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/SUM[5] intadd_94_SUM_5_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/SUM[4] intadd_94_SUM_4_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/SUM[3] intadd_94_SUM_3_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/SUM[2] intadd_94_SUM_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/SUM[1] intadd_94_SUM_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/SUM[0] intadd_94_SUM_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/n7 intadd_94_n7
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/n6 intadd_94_n6
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/n5 intadd_94_n5
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/n4 intadd_94_n4
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/n3 intadd_94_n3
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/n2 intadd_94_n2
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_94/n1 intadd_94_n1
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_95/A[2] intadd_95_A_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_95/A[1] intadd_95_A_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_95/A[0] intadd_95_A_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_95/B[2] intadd_95_B_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_95/B[1] intadd_95_B_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_95/B[0] intadd_95_B_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_95/CI intadd_95_CI
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_95/SUM[2] intadd_95_SUM_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_95/SUM[1] intadd_95_SUM_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_95/SUM[0] intadd_95_SUM_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_95/n3 intadd_95_n3
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_95/n2 intadd_95_n2
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_95/n1 intadd_95_n1
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_96/A[2] intadd_96_A_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_96/A[1] intadd_96_A_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_96/A[0] intadd_96_A_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_96/B[2] intadd_96_B_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_96/B[1] intadd_96_B_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_96/B[0] intadd_96_B_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_96/CI intadd_96_CI
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_96/SUM[2] intadd_96_SUM_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_96/SUM[0] intadd_96_SUM_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_96/n3 intadd_96_n3
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_96/n2 intadd_96_n2
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_96/n1 intadd_96_n1
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_97/A[2] intadd_97_A_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_97/A[1] intadd_97_A_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_97/A[0] intadd_97_A_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_97/B[2] intadd_97_B_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_97/B[1] intadd_97_B_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_97/B[0] intadd_97_B_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_97/CI intadd_97_CI
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_97/SUM[2] intadd_97_SUM_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_97/n3 intadd_97_n3
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_97/n2 intadd_97_n2
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_97/n1 intadd_97_n1
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_98/A[2] intadd_98_A_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_98/A[1] intadd_98_A_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_98/B[2] intadd_98_B_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_98/B[1] intadd_98_B_1_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_98/B[0] intadd_98_B_0_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_98/CI intadd_98_CI
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_98/SUM[2] intadd_98_SUM_2_
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_98/n3 intadd_98_n3
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_98/n2 intadd_98_n2
feather_pe_THIS_PE_ID12_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_98/n1 intadd_98_n1
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U15 intadd_99_U15
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U14 intadd_99_U14
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U13 intadd_99_U13
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U12 intadd_99_U12
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U11 intadd_99_U11
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U10 intadd_99_U10
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U9 intadd_99_U9
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U8 intadd_99_U8
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U7 intadd_99_U7
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U6 intadd_99_U6
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U5 intadd_99_U5
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U4 intadd_99_U4
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U3 intadd_99_U3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_99/U2 intadd_99_U2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_100/U8 intadd_100_U8
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_100/U7 intadd_100_U7
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_100/U6 intadd_100_U6
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_100/U5 intadd_100_U5
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_100/U4 intadd_100_U4
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_100/U3 intadd_100_U3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_100/U2 intadd_100_U2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_101/U8 intadd_101_U8
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_101/U7 intadd_101_U7
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_101/U6 intadd_101_U6
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_101/U5 intadd_101_U5
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_101/U4 intadd_101_U4
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_101/U3 intadd_101_U3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_101/U2 intadd_101_U2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_102/U4 intadd_102_U4
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_102/U3 intadd_102_U3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_102/U2 intadd_102_U2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_103/U4 intadd_103_U4
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_103/U3 intadd_103_U3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_103/U2 intadd_103_U2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_104/U4 intadd_104_U4
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_104/U3 intadd_104_U3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_104/U2 intadd_104_U2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_105/U4 intadd_105_U4
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_105/U3 intadd_105_U3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_105/U2 intadd_105_U2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[13] intadd_99_A_13_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[12] intadd_99_A_12_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[11] intadd_99_A_11_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[10] intadd_99_A_10_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[9] intadd_99_A_9_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[8] intadd_99_A_8_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[7] intadd_99_A_7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[6] intadd_99_A_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[5] intadd_99_A_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[4] intadd_99_A_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[3] intadd_99_A_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[2] intadd_99_A_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[1] intadd_99_A_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/A[0] intadd_99_A_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[13] intadd_99_B_13_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[12] intadd_99_B_12_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[11] intadd_99_B_11_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[10] intadd_99_B_10_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[9] intadd_99_B_9_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[8] intadd_99_B_8_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[7] intadd_99_B_7_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[6] intadd_99_B_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[5] intadd_99_B_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[4] intadd_99_B_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[3] intadd_99_B_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[2] intadd_99_B_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[1] intadd_99_B_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/B[0] intadd_99_B_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/CI intadd_99_CI
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n14 intadd_99_n14
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n13 intadd_99_n13
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n12 intadd_99_n12
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n11 intadd_99_n11
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n10 intadd_99_n10
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n9 intadd_99_n9
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n8 intadd_99_n8
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n7 intadd_99_n7
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n6 intadd_99_n6
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n5 intadd_99_n5
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n4 intadd_99_n4
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n3 intadd_99_n3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n2 intadd_99_n2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_99/n1 intadd_99_n1
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/B[6] intadd_100_B_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/B[5] intadd_100_B_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/B[4] intadd_100_B_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/B[3] intadd_100_B_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/B[2] intadd_100_B_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/B[1] intadd_100_B_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/B[0] intadd_100_B_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/CI intadd_100_CI
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/SUM[6] intadd_100_SUM_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/SUM[5] intadd_100_SUM_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/SUM[4] intadd_100_SUM_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/SUM[3] intadd_100_SUM_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/SUM[2] intadd_100_SUM_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/SUM[1] intadd_100_SUM_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/SUM[0] intadd_100_SUM_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/n7 intadd_100_n7
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/n6 intadd_100_n6
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/n5 intadd_100_n5
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/n4 intadd_100_n4
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/n3 intadd_100_n3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/n2 intadd_100_n2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_100/n1 intadd_100_n1
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/B[6] intadd_101_B_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/B[5] intadd_101_B_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/B[4] intadd_101_B_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/B[3] intadd_101_B_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/B[2] intadd_101_B_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/B[1] intadd_101_B_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/B[0] intadd_101_B_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/CI intadd_101_CI
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/SUM[6] intadd_101_SUM_6_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/SUM[5] intadd_101_SUM_5_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/SUM[4] intadd_101_SUM_4_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/SUM[3] intadd_101_SUM_3_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/SUM[2] intadd_101_SUM_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/SUM[1] intadd_101_SUM_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/SUM[0] intadd_101_SUM_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/n7 intadd_101_n7
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/n6 intadd_101_n6
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/n5 intadd_101_n5
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/n4 intadd_101_n4
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/n3 intadd_101_n3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/n2 intadd_101_n2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_101/n1 intadd_101_n1
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_102/A[2] intadd_102_A_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_102/A[1] intadd_102_A_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_102/A[0] intadd_102_A_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_102/B[2] intadd_102_B_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_102/B[1] intadd_102_B_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_102/B[0] intadd_102_B_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_102/CI intadd_102_CI
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_102/SUM[2] intadd_102_SUM_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_102/SUM[1] intadd_102_SUM_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_102/SUM[0] intadd_102_SUM_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_102/n3 intadd_102_n3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_102/n2 intadd_102_n2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_102/n1 intadd_102_n1
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_103/A[2] intadd_103_A_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_103/A[1] intadd_103_A_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_103/A[0] intadd_103_A_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_103/B[2] intadd_103_B_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_103/B[1] intadd_103_B_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_103/B[0] intadd_103_B_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_103/CI intadd_103_CI
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_103/SUM[2] intadd_103_SUM_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_103/SUM[0] intadd_103_SUM_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_103/n3 intadd_103_n3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_103/n2 intadd_103_n2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_103/n1 intadd_103_n1
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_104/A[2] intadd_104_A_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_104/A[1] intadd_104_A_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_104/A[0] intadd_104_A_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_104/B[2] intadd_104_B_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_104/B[1] intadd_104_B_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_104/B[0] intadd_104_B_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_104/CI intadd_104_CI
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_104/SUM[2] intadd_104_SUM_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_104/n3 intadd_104_n3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_104/n2 intadd_104_n2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_104/n1 intadd_104_n1
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_105/A[2] intadd_105_A_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_105/A[1] intadd_105_A_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_105/B[2] intadd_105_B_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_105/B[1] intadd_105_B_1_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_105/B[0] intadd_105_B_0_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_105/CI intadd_105_CI
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_105/SUM[2] intadd_105_SUM_2_
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_105/n3 intadd_105_n3
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_105/n2 intadd_105_n2
feather_pe_THIS_PE_ID13_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_105/n1 intadd_105_n1
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U15 intadd_106_U15
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U14 intadd_106_U14
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U13 intadd_106_U13
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U12 intadd_106_U12
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U11 intadd_106_U11
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U10 intadd_106_U10
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U9 intadd_106_U9
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U8 intadd_106_U8
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U7 intadd_106_U7
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U6 intadd_106_U6
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U5 intadd_106_U5
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U4 intadd_106_U4
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U3 intadd_106_U3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_106/U2 intadd_106_U2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_107/U8 intadd_107_U8
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_107/U7 intadd_107_U7
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_107/U6 intadd_107_U6
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_107/U5 intadd_107_U5
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_107/U4 intadd_107_U4
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_107/U3 intadd_107_U3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_107/U2 intadd_107_U2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_108/U8 intadd_108_U8
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_108/U7 intadd_108_U7
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_108/U6 intadd_108_U6
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_108/U5 intadd_108_U5
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_108/U4 intadd_108_U4
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_108/U3 intadd_108_U3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_108/U2 intadd_108_U2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_109/U4 intadd_109_U4
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_109/U3 intadd_109_U3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_109/U2 intadd_109_U2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_110/U4 intadd_110_U4
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_110/U3 intadd_110_U3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_110/U2 intadd_110_U2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_111/U4 intadd_111_U4
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_111/U3 intadd_111_U3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_111/U2 intadd_111_U2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_112/U4 intadd_112_U4
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_112/U3 intadd_112_U3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_112/U2 intadd_112_U2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[13] intadd_106_A_13_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[12] intadd_106_A_12_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[11] intadd_106_A_11_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[10] intadd_106_A_10_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[9] intadd_106_A_9_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[8] intadd_106_A_8_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[7] intadd_106_A_7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[6] intadd_106_A_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[5] intadd_106_A_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[4] intadd_106_A_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[3] intadd_106_A_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[2] intadd_106_A_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[1] intadd_106_A_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/A[0] intadd_106_A_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[13] intadd_106_B_13_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[12] intadd_106_B_12_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[11] intadd_106_B_11_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[10] intadd_106_B_10_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[9] intadd_106_B_9_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[8] intadd_106_B_8_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[7] intadd_106_B_7_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[6] intadd_106_B_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[5] intadd_106_B_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[4] intadd_106_B_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[3] intadd_106_B_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[2] intadd_106_B_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[1] intadd_106_B_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/B[0] intadd_106_B_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/CI intadd_106_CI
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n14 intadd_106_n14
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n13 intadd_106_n13
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n12 intadd_106_n12
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n11 intadd_106_n11
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n10 intadd_106_n10
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n9 intadd_106_n9
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n8 intadd_106_n8
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n7 intadd_106_n7
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n6 intadd_106_n6
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n5 intadd_106_n5
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n4 intadd_106_n4
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n3 intadd_106_n3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n2 intadd_106_n2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_106/n1 intadd_106_n1
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/B[6] intadd_107_B_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/B[5] intadd_107_B_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/B[4] intadd_107_B_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/B[3] intadd_107_B_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/B[2] intadd_107_B_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/B[1] intadd_107_B_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/B[0] intadd_107_B_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/CI intadd_107_CI
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/SUM[6] intadd_107_SUM_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/SUM[5] intadd_107_SUM_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/SUM[4] intadd_107_SUM_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/SUM[3] intadd_107_SUM_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/SUM[2] intadd_107_SUM_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/SUM[1] intadd_107_SUM_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/SUM[0] intadd_107_SUM_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/n7 intadd_107_n7
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/n6 intadd_107_n6
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/n5 intadd_107_n5
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/n4 intadd_107_n4
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/n3 intadd_107_n3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/n2 intadd_107_n2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_107/n1 intadd_107_n1
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/B[6] intadd_108_B_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/B[5] intadd_108_B_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/B[4] intadd_108_B_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/B[3] intadd_108_B_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/B[2] intadd_108_B_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/B[1] intadd_108_B_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/B[0] intadd_108_B_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/CI intadd_108_CI
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/SUM[6] intadd_108_SUM_6_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/SUM[5] intadd_108_SUM_5_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/SUM[4] intadd_108_SUM_4_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/SUM[3] intadd_108_SUM_3_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/SUM[2] intadd_108_SUM_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/SUM[1] intadd_108_SUM_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/SUM[0] intadd_108_SUM_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/n7 intadd_108_n7
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/n6 intadd_108_n6
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/n5 intadd_108_n5
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/n4 intadd_108_n4
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/n3 intadd_108_n3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/n2 intadd_108_n2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_108/n1 intadd_108_n1
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_109/A[2] intadd_109_A_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_109/A[1] intadd_109_A_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_109/A[0] intadd_109_A_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_109/B[2] intadd_109_B_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_109/B[1] intadd_109_B_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_109/B[0] intadd_109_B_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_109/CI intadd_109_CI
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_109/SUM[2] intadd_109_SUM_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_109/SUM[1] intadd_109_SUM_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_109/SUM[0] intadd_109_SUM_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_109/n3 intadd_109_n3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_109/n2 intadd_109_n2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_109/n1 intadd_109_n1
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_110/A[2] intadd_110_A_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_110/A[1] intadd_110_A_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_110/A[0] intadd_110_A_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_110/B[2] intadd_110_B_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_110/B[1] intadd_110_B_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_110/B[0] intadd_110_B_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_110/CI intadd_110_CI
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_110/SUM[2] intadd_110_SUM_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_110/SUM[0] intadd_110_SUM_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_110/n3 intadd_110_n3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_110/n2 intadd_110_n2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_110/n1 intadd_110_n1
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_111/A[2] intadd_111_A_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_111/A[1] intadd_111_A_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_111/A[0] intadd_111_A_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_111/B[2] intadd_111_B_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_111/B[1] intadd_111_B_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_111/B[0] intadd_111_B_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_111/CI intadd_111_CI
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_111/SUM[2] intadd_111_SUM_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_111/n3 intadd_111_n3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_111/n2 intadd_111_n2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_111/n1 intadd_111_n1
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_112/A[2] intadd_112_A_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_112/A[1] intadd_112_A_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_112/B[2] intadd_112_B_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_112/B[1] intadd_112_B_1_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_112/B[0] intadd_112_B_0_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_112/CI intadd_112_CI
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_112/SUM[2] intadd_112_SUM_2_
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_112/n3 intadd_112_n3
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_112/n2 intadd_112_n2
feather_pe_THIS_PE_ID14_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_112/n1 intadd_112_n1
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[7] r_iacts_reg_7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[6] r_iacts_reg_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[5] r_iacts_reg_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[4] r_iacts_reg_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[3] r_iacts_reg_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[2] r_iacts_reg_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[1] r_iacts_reg_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_reg[0] r_iacts_reg_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[7] r_weights_reg_7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[6] r_weights_reg_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[5] r_weights_reg_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[4] r_weights_reg_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[3] r_weights_reg_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[2] r_weights_reg_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[1] r_weights_reg_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_reg[0] r_weights_reg_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[0] r_weights_wr_cntr_reg_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_wr_cntr_reg[1] r_weights_wr_cntr_reg_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][0] r_local_weights_buffer_ping_reg_3__0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][7] r_local_weights_buffer_ping_reg_3__7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][6] r_local_weights_buffer_ping_reg_3__6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][5] r_local_weights_buffer_ping_reg_3__5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][4] r_local_weights_buffer_ping_reg_3__4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][3] r_local_weights_buffer_ping_reg_3__3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][2] r_local_weights_buffer_ping_reg_3__2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[3][1] r_local_weights_buffer_ping_reg_3__1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][0] r_local_weights_buffer_ping_reg_1__0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][7] r_local_weights_buffer_ping_reg_1__7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][6] r_local_weights_buffer_ping_reg_1__6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][5] r_local_weights_buffer_ping_reg_1__5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][4] r_local_weights_buffer_ping_reg_1__4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][3] r_local_weights_buffer_ping_reg_1__3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][2] r_local_weights_buffer_ping_reg_1__2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[1][1] r_local_weights_buffer_ping_reg_1__1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][0] r_local_weights_buffer_ping_reg_2__0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][7] r_local_weights_buffer_ping_reg_2__7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][6] r_local_weights_buffer_ping_reg_2__6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][5] r_local_weights_buffer_ping_reg_2__5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][4] r_local_weights_buffer_ping_reg_2__4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][3] r_local_weights_buffer_ping_reg_2__3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][2] r_local_weights_buffer_ping_reg_2__2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[2][1] r_local_weights_buffer_ping_reg_2__1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][0] r_local_weights_buffer_ping_reg_0__0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][7] r_local_weights_buffer_ping_reg_0__7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][6] r_local_weights_buffer_ping_reg_0__6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][5] r_local_weights_buffer_ping_reg_0__5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][4] r_local_weights_buffer_ping_reg_0__4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][3] r_local_weights_buffer_ping_reg_0__3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][2] r_local_weights_buffer_ping_reg_0__2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_ping_reg[0][1] r_local_weights_buffer_ping_reg_0__1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[3] r_pe_sel_reg_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[2] r_pe_sel_reg_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[1] r_pe_sel_reg_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_pe_sel_reg[0] r_pe_sel_reg_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[1] r_weights_to_use_reg_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_to_use_reg[0] r_weights_to_use_reg_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][7] r_local_weights_buffer_pong_reg_3__7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][6] r_local_weights_buffer_pong_reg_3__6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][5] r_local_weights_buffer_pong_reg_3__5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][4] r_local_weights_buffer_pong_reg_3__4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][3] r_local_weights_buffer_pong_reg_3__3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][2] r_local_weights_buffer_pong_reg_3__2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][1] r_local_weights_buffer_pong_reg_3__1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[3][0] r_local_weights_buffer_pong_reg_3__0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][7] r_local_weights_buffer_pong_reg_2__7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][6] r_local_weights_buffer_pong_reg_2__6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][5] r_local_weights_buffer_pong_reg_2__5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][4] r_local_weights_buffer_pong_reg_2__4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][3] r_local_weights_buffer_pong_reg_2__3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][2] r_local_weights_buffer_pong_reg_2__2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][1] r_local_weights_buffer_pong_reg_2__1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[2][0] r_local_weights_buffer_pong_reg_2__0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][7] r_local_weights_buffer_pong_reg_1__7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][6] r_local_weights_buffer_pong_reg_1__6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][5] r_local_weights_buffer_pong_reg_1__5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][4] r_local_weights_buffer_pong_reg_1__4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][3] r_local_weights_buffer_pong_reg_1__3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][2] r_local_weights_buffer_pong_reg_1__2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][1] r_local_weights_buffer_pong_reg_1__1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[1][0] r_local_weights_buffer_pong_reg_1__0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][7] r_local_weights_buffer_pong_reg_0__7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][6] r_local_weights_buffer_pong_reg_0__6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][5] r_local_weights_buffer_pong_reg_0__5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][4] r_local_weights_buffer_pong_reg_0__4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][3] r_local_weights_buffer_pong_reg_0__3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][2] r_local_weights_buffer_pong_reg_0__2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][1] r_local_weights_buffer_pong_reg_0__1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_local_weights_buffer_pong_reg[0][0] r_local_weights_buffer_pong_reg_0__0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[7] r_i_iacts_zp_reg_7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[6] r_i_iacts_zp_reg_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[5] r_i_iacts_zp_reg_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[4] r_i_iacts_zp_reg_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[3] r_i_iacts_zp_reg_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[2] r_i_iacts_zp_reg_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[1] r_i_iacts_zp_reg_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_iacts_zp_reg[0] r_i_iacts_zp_reg_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[7] r_i_weights_zp_reg_7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[6] r_i_weights_zp_reg_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[5] r_i_weights_zp_reg_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[4] r_i_weights_zp_reg_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[3] r_i_weights_zp_reg_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[2] r_i_weights_zp_reg_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[1] r_i_weights_zp_reg_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_i_weights_zp_reg[0] r_i_weights_zp_reg_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[17] r_mul_iacts_weights_reg_17_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[16] r_mul_iacts_weights_reg_16_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[15] r_mul_iacts_weights_reg_15_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[14] r_mul_iacts_weights_reg_14_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[13] r_mul_iacts_weights_reg_13_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[12] r_mul_iacts_weights_reg_12_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[11] r_mul_iacts_weights_reg_11_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[10] r_mul_iacts_weights_reg_10_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[9] r_mul_iacts_weights_reg_9_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[8] r_mul_iacts_weights_reg_8_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[7] r_mul_iacts_weights_reg_7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[6] r_mul_iacts_weights_reg_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[5] r_mul_iacts_weights_reg_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[4] r_mul_iacts_weights_reg_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[3] r_mul_iacts_weights_reg_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[2] r_mul_iacts_weights_reg_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[1] r_mul_iacts_weights_reg_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_mul_iacts_weights_reg[0] r_mul_iacts_weights_reg_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[8] r_iacts_sub_zp_reg_8_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[6] r_iacts_sub_zp_reg_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[4] r_iacts_sub_zp_reg_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[2] r_iacts_sub_zp_reg_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[0] r_iacts_sub_zp_reg_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[8] r_weights_sub_zp_reg_8_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[7] r_weights_sub_zp_reg_7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[5] r_weights_sub_zp_reg_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[1] r_sum_reg_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[0] r_sum_reg_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[2] r_sum_reg_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[3] r_sum_reg_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[4] r_sum_reg_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[5] r_sum_reg_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[6] r_sum_reg_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[7] r_sum_reg_7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[8] r_sum_reg_8_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[9] r_sum_reg_9_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[10] r_sum_reg_10_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[11] r_sum_reg_11_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[12] r_sum_reg_12_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[13] r_sum_reg_13_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[14] r_sum_reg_14_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[15] r_sum_reg_15_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[16] r_sum_reg_16_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[17] r_sum_reg_17_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[18] r_sum_reg_18_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[19] r_sum_reg_19_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[20] r_sum_reg_20_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[21] r_sum_reg_21_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[22] r_sum_reg_22_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[23] r_sum_reg_23_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[24] r_sum_reg_24_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[25] r_sum_reg_25_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[26] r_sum_reg_26_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[27] r_sum_reg_27_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[28] r_sum_reg_28_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[29] r_sum_reg_29_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[30] r_sum_reg_30_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_sum_reg[31] r_sum_reg_31_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[0] r_weights_sel_for_iacts_use_reg_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sel_for_iacts_use_reg[1] r_weights_sel_for_iacts_use_reg_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[1] r_out_data_reg_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[0] r_out_data_reg_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[2] r_out_data_reg_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[3] r_out_data_reg_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[4] r_out_data_reg_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[5] r_out_data_reg_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[6] r_out_data_reg_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[7] r_out_data_reg_7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[8] r_out_data_reg_8_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[9] r_out_data_reg_9_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[10] r_out_data_reg_10_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[11] r_out_data_reg_11_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[12] r_out_data_reg_12_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[13] r_out_data_reg_13_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[14] r_out_data_reg_14_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[15] r_out_data_reg_15_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[16] r_out_data_reg_16_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[17] r_out_data_reg_17_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[18] r_out_data_reg_18_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[19] r_out_data_reg_19_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[20] r_out_data_reg_20_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[21] r_out_data_reg_21_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[22] r_out_data_reg_22_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[23] r_out_data_reg_23_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[24] r_out_data_reg_24_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[25] r_out_data_reg_25_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[26] r_out_data_reg_26_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[27] r_out_data_reg_27_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[28] r_out_data_reg_28_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[29] r_out_data_reg_29_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[30] r_out_data_reg_30_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_out_data_reg[31] r_out_data_reg_31_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U15 intadd_113_U15
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U14 intadd_113_U14
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U13 intadd_113_U13
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U12 intadd_113_U12
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U11 intadd_113_U11
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U10 intadd_113_U10
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U9 intadd_113_U9
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U8 intadd_113_U8
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U7 intadd_113_U7
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U6 intadd_113_U6
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U5 intadd_113_U5
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U4 intadd_113_U4
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U3 intadd_113_U3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_113/U2 intadd_113_U2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_114/U8 intadd_114_U8
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_114/U7 intadd_114_U7
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_114/U6 intadd_114_U6
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_114/U5 intadd_114_U5
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_114/U4 intadd_114_U4
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_114/U3 intadd_114_U3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_114/U2 intadd_114_U2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_115/U8 intadd_115_U8
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_115/U7 intadd_115_U7
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_115/U6 intadd_115_U6
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_115/U5 intadd_115_U5
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_115/U4 intadd_115_U4
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_115/U3 intadd_115_U3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_115/U2 intadd_115_U2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_116/U4 intadd_116_U4
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_116/U3 intadd_116_U3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_116/U2 intadd_116_U2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_117/U4 intadd_117_U4
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_117/U3 intadd_117_U3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_117/U2 intadd_117_U2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_118/U4 intadd_118_U4
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_118/U3 intadd_118_U3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_118/U2 intadd_118_U2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_119/U4 intadd_119_U4
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_119/U3 intadd_119_U3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell intadd_119/U2 intadd_119_U2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[7] r_iacts_sub_zp_reg_7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[5] r_iacts_sub_zp_reg_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[3] r_iacts_sub_zp_reg_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_iacts_sub_zp_reg[1] r_iacts_sub_zp_reg_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[6] r_weights_sub_zp_reg_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[4] r_weights_sub_zp_reg_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[3] r_weights_sub_zp_reg_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[2] r_weights_sub_zp_reg_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[1] r_weights_sub_zp_reg_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 cell r_weights_sub_zp_reg[0] r_weights_sub_zp_reg_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][7] r_local_weights_buffer_ping[31]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][6] r_local_weights_buffer_ping[30]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][5] r_local_weights_buffer_ping[29]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][4] r_local_weights_buffer_ping[28]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][3] r_local_weights_buffer_ping[27]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][2] r_local_weights_buffer_ping[26]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][1] r_local_weights_buffer_ping[25]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[3][0] r_local_weights_buffer_ping[24]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][7] r_local_weights_buffer_ping[23]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][6] r_local_weights_buffer_ping[22]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][5] r_local_weights_buffer_ping[21]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][4] r_local_weights_buffer_ping[20]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][3] r_local_weights_buffer_ping[19]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][2] r_local_weights_buffer_ping[18]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][1] r_local_weights_buffer_ping[17]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[2][0] r_local_weights_buffer_ping[16]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][7] r_local_weights_buffer_ping[15]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][6] r_local_weights_buffer_ping[14]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][5] r_local_weights_buffer_ping[13]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][4] r_local_weights_buffer_ping[12]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][3] r_local_weights_buffer_ping[11]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][2] r_local_weights_buffer_ping[10]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][1] r_local_weights_buffer_ping[9]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[1][0] r_local_weights_buffer_ping[8]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][7] r_local_weights_buffer_ping[7]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][6] r_local_weights_buffer_ping[6]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][5] r_local_weights_buffer_ping[5]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][4] r_local_weights_buffer_ping[4]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][3] r_local_weights_buffer_ping[3]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][2] r_local_weights_buffer_ping[2]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][1] r_local_weights_buffer_ping[1]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_ping[0][0] r_local_weights_buffer_ping[0]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][7] r_local_weights_buffer_pong[31]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][6] r_local_weights_buffer_pong[30]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][5] r_local_weights_buffer_pong[29]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][4] r_local_weights_buffer_pong[28]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][3] r_local_weights_buffer_pong[27]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][2] r_local_weights_buffer_pong[26]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][1] r_local_weights_buffer_pong[25]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[3][0] r_local_weights_buffer_pong[24]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][7] r_local_weights_buffer_pong[23]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][6] r_local_weights_buffer_pong[22]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][5] r_local_weights_buffer_pong[21]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][4] r_local_weights_buffer_pong[20]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][3] r_local_weights_buffer_pong[19]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][2] r_local_weights_buffer_pong[18]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][1] r_local_weights_buffer_pong[17]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[2][0] r_local_weights_buffer_pong[16]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][7] r_local_weights_buffer_pong[15]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][6] r_local_weights_buffer_pong[14]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][5] r_local_weights_buffer_pong[13]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][4] r_local_weights_buffer_pong[12]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][3] r_local_weights_buffer_pong[11]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][2] r_local_weights_buffer_pong[10]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][1] r_local_weights_buffer_pong[9]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[1][0] r_local_weights_buffer_pong[8]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][7] r_local_weights_buffer_pong[7]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][6] r_local_weights_buffer_pong[6]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][5] r_local_weights_buffer_pong[5]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][4] r_local_weights_buffer_pong[4]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][3] r_local_weights_buffer_pong[3]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][2] r_local_weights_buffer_pong[2]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][1] r_local_weights_buffer_pong[1]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net r_local_weights_buffer_pong[0][0] r_local_weights_buffer_pong[0]
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[13] intadd_113_A_13_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[12] intadd_113_A_12_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[11] intadd_113_A_11_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[10] intadd_113_A_10_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[9] intadd_113_A_9_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[8] intadd_113_A_8_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[7] intadd_113_A_7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[6] intadd_113_A_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[5] intadd_113_A_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[4] intadd_113_A_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[3] intadd_113_A_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[2] intadd_113_A_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[1] intadd_113_A_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/A[0] intadd_113_A_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[13] intadd_113_B_13_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[12] intadd_113_B_12_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[11] intadd_113_B_11_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[10] intadd_113_B_10_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[9] intadd_113_B_9_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[8] intadd_113_B_8_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[7] intadd_113_B_7_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[6] intadd_113_B_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[5] intadd_113_B_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[4] intadd_113_B_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[3] intadd_113_B_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[2] intadd_113_B_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[1] intadd_113_B_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/B[0] intadd_113_B_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/CI intadd_113_CI
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n14 intadd_113_n14
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n13 intadd_113_n13
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n12 intadd_113_n12
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n11 intadd_113_n11
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n10 intadd_113_n10
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n9 intadd_113_n9
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n8 intadd_113_n8
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n7 intadd_113_n7
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n6 intadd_113_n6
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n5 intadd_113_n5
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n4 intadd_113_n4
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n3 intadd_113_n3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n2 intadd_113_n2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_113/n1 intadd_113_n1
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/B[6] intadd_114_B_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/B[5] intadd_114_B_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/B[4] intadd_114_B_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/B[3] intadd_114_B_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/B[2] intadd_114_B_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/B[1] intadd_114_B_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/B[0] intadd_114_B_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/CI intadd_114_CI
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/SUM[6] intadd_114_SUM_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/SUM[5] intadd_114_SUM_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/SUM[4] intadd_114_SUM_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/SUM[3] intadd_114_SUM_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/SUM[2] intadd_114_SUM_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/SUM[1] intadd_114_SUM_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/SUM[0] intadd_114_SUM_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/n7 intadd_114_n7
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/n6 intadd_114_n6
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/n5 intadd_114_n5
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/n4 intadd_114_n4
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/n3 intadd_114_n3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/n2 intadd_114_n2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_114/n1 intadd_114_n1
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/B[6] intadd_115_B_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/B[5] intadd_115_B_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/B[4] intadd_115_B_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/B[3] intadd_115_B_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/B[2] intadd_115_B_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/B[1] intadd_115_B_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/B[0] intadd_115_B_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/CI intadd_115_CI
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/SUM[6] intadd_115_SUM_6_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/SUM[5] intadd_115_SUM_5_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/SUM[4] intadd_115_SUM_4_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/SUM[3] intadd_115_SUM_3_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/SUM[2] intadd_115_SUM_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/SUM[1] intadd_115_SUM_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/SUM[0] intadd_115_SUM_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/n7 intadd_115_n7
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/n6 intadd_115_n6
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/n5 intadd_115_n5
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/n4 intadd_115_n4
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/n3 intadd_115_n3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/n2 intadd_115_n2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_115/n1 intadd_115_n1
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_116/A[2] intadd_116_A_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_116/A[1] intadd_116_A_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_116/A[0] intadd_116_A_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_116/B[2] intadd_116_B_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_116/B[1] intadd_116_B_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_116/B[0] intadd_116_B_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_116/CI intadd_116_CI
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_116/SUM[2] intadd_116_SUM_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_116/SUM[1] intadd_116_SUM_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_116/SUM[0] intadd_116_SUM_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_116/n3 intadd_116_n3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_116/n2 intadd_116_n2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_116/n1 intadd_116_n1
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_117/A[2] intadd_117_A_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_117/A[1] intadd_117_A_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_117/A[0] intadd_117_A_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_117/B[2] intadd_117_B_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_117/B[1] intadd_117_B_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_117/B[0] intadd_117_B_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_117/CI intadd_117_CI
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_117/SUM[2] intadd_117_SUM_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_117/SUM[0] intadd_117_SUM_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_117/n3 intadd_117_n3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_117/n2 intadd_117_n2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_117/n1 intadd_117_n1
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_118/A[2] intadd_118_A_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_118/A[1] intadd_118_A_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_118/A[0] intadd_118_A_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_118/B[2] intadd_118_B_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_118/B[1] intadd_118_B_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_118/B[0] intadd_118_B_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_118/CI intadd_118_CI
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_118/SUM[2] intadd_118_SUM_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_118/n3 intadd_118_n3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_118/n2 intadd_118_n2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_118/n1 intadd_118_n1
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_119/A[2] intadd_119_A_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_119/A[1] intadd_119_A_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_119/B[2] intadd_119_B_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_119/B[1] intadd_119_B_1_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_119/B[0] intadd_119_B_0_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_119/CI intadd_119_CI
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_119/SUM[2] intadd_119_SUM_2_
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_119/n3 intadd_119_n3
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_119/n2 intadd_119_n2
feather_pe_THIS_PE_ID15_IACTS_DATA_WIDTH8_WEIGHTS_DATA_WIDTH8_WEIGHTS_DEPTH4_LOG2_WEIGHTS_DEPTH2_PE_SEL_WIDTH4_PE_OUTPUT_WIDTH32 net intadd_119/n1 intadd_119_n1
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 cell first_stage_switch[0].first_stage first_stage_switch_0__first_stage
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 cell first_stage_switch[1].first_stage first_stage_switch_1__first_stage
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 cell first_half[0].group_sec_half[0].switch_sec_half[0].second_stage first_half_0__group_sec_half_0__switch_sec_half_0__second_stage
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 cell first_half[0].group_sec_half[0].switch_sec_half[1].second_stage first_half_0__group_sec_half_0__switch_sec_half_1__second_stage
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 cell last_stage[1].group_first_half[0].switch_first_half[0].last_stage last_stage_1__group_first_half_0__switch_first_half_0__last_stage
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 cell last_stage[1].group_first_half[0].switch_first_half[1].last_stage last_stage_1__group_first_half_0__switch_first_half_1__last_stage
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[0].inner_cmd_wire cmd_stage_0__inner_cmd_wire
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[0].inner_cmd_wire[7] cmd_stage_0__inner_cmd_wire[7]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[0].inner_cmd_wire[6] cmd_stage_0__inner_cmd_wire[6]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[0].inner_cmd_wire[5] cmd_stage_0__inner_cmd_wire[5]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[0].inner_cmd_wire[4] cmd_stage_0__inner_cmd_wire[4]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[0].inner_cmd_wire[3] cmd_stage_0__inner_cmd_wire[3]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[0].inner_cmd_wire[2] cmd_stage_0__inner_cmd_wire[2]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[0].inner_cmd_wire[1] cmd_stage_0__inner_cmd_wire[1]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[0].inner_cmd_wire[0] cmd_stage_0__inner_cmd_wire[0]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][31] connection[255]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][30] connection[254]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][29] connection[253]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][28] connection[252]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][27] connection[251]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][26] connection[250]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][25] connection[249]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][24] connection[248]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][23] connection[247]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][22] connection[246]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][21] connection[245]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][20] connection[244]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][19] connection[243]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][18] connection[242]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][17] connection[241]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][16] connection[240]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][15] connection[239]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][14] connection[238]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][13] connection[237]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][12] connection[236]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][11] connection[235]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][10] connection[234]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][9] connection[233]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][8] connection[232]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][7] connection[231]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][6] connection[230]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][5] connection[229]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][4] connection[228]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][3] connection[227]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][2] connection[226]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][1] connection[225]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][0][0] connection[224]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][31] connection[223]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][30] connection[222]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][29] connection[221]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][28] connection[220]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][27] connection[219]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][26] connection[218]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][25] connection[217]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][24] connection[216]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][23] connection[215]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][22] connection[214]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][21] connection[213]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][20] connection[212]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][19] connection[211]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][18] connection[210]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][17] connection[209]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][16] connection[208]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][15] connection[207]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][14] connection[206]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][13] connection[205]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][12] connection[204]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][11] connection[203]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][10] connection[202]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][9] connection[201]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][8] connection[200]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][7] connection[199]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][6] connection[198]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][5] connection[197]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][4] connection[196]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][3] connection[195]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][2] connection[194]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][1] connection[193]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][1][0] connection[192]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][31] connection[191]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][30] connection[190]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][29] connection[189]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][28] connection[188]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][27] connection[187]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][26] connection[186]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][25] connection[185]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][24] connection[184]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][23] connection[183]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][22] connection[182]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][21] connection[181]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][20] connection[180]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][19] connection[179]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][18] connection[178]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][17] connection[177]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][16] connection[176]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][15] connection[175]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][14] connection[174]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][13] connection[173]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][12] connection[172]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][11] connection[171]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][10] connection[170]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][9] connection[169]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][8] connection[168]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][7] connection[167]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][6] connection[166]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][5] connection[165]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][4] connection[164]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][3] connection[163]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][2] connection[162]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][1] connection[161]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][2][0] connection[160]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][31] connection[159]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][30] connection[158]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][29] connection[157]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][28] connection[156]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][27] connection[155]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][26] connection[154]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][25] connection[153]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][24] connection[152]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][23] connection[151]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][22] connection[150]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][21] connection[149]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][20] connection[148]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][19] connection[147]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][18] connection[146]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][17] connection[145]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][16] connection[144]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][15] connection[143]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][14] connection[142]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][13] connection[141]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][12] connection[140]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][11] connection[139]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][10] connection[138]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][9] connection[137]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][8] connection[136]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][7] connection[135]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][6] connection[134]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][5] connection[133]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][4] connection[132]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][3] connection[131]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][2] connection[130]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][1] connection[129]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[0][3][0] connection[128]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][31] connection[127]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][30] connection[126]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][29] connection[125]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][28] connection[124]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][27] connection[123]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][26] connection[122]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][25] connection[121]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][24] connection[120]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][23] connection[119]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][22] connection[118]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][21] connection[117]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][20] connection[116]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][19] connection[115]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][18] connection[114]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][17] connection[113]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][16] connection[112]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][15] connection[111]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][14] connection[110]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][13] connection[109]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][12] connection[108]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][11] connection[107]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][10] connection[106]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][9] connection[105]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][8] connection[104]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][7] connection[103]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][6] connection[102]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][5] connection[101]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][4] connection[100]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][3] connection[99]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][2] connection[98]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][1] connection[97]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][0][0] connection[96]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][31] connection[95]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][30] connection[94]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][29] connection[93]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][28] connection[92]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][27] connection[91]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][26] connection[90]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][25] connection[89]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][24] connection[88]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][23] connection[87]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][22] connection[86]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][21] connection[85]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][20] connection[84]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][19] connection[83]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][18] connection[82]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][17] connection[81]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][16] connection[80]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][15] connection[79]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][14] connection[78]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][13] connection[77]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][12] connection[76]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][11] connection[75]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][10] connection[74]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][9] connection[73]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][8] connection[72]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][7] connection[71]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][6] connection[70]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][5] connection[69]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][4] connection[68]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][3] connection[67]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][2] connection[66]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][1] connection[65]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][1][0] connection[64]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][31] connection[63]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][30] connection[62]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][29] connection[61]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][28] connection[60]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][27] connection[59]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][26] connection[58]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][25] connection[57]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][24] connection[56]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][23] connection[55]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][22] connection[54]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][21] connection[53]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][20] connection[52]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][19] connection[51]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][18] connection[50]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][17] connection[49]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][16] connection[48]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][15] connection[47]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][14] connection[46]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][13] connection[45]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][12] connection[44]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][11] connection[43]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][10] connection[42]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][9] connection[41]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][8] connection[40]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][7] connection[39]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][6] connection[38]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][5] connection[37]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][4] connection[36]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][3] connection[35]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][2] connection[34]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][1] connection[33]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][2][0] connection[32]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][31] connection[31]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][30] connection[30]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][29] connection[29]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][28] connection[28]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][27] connection[27]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][26] connection[26]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][25] connection[25]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][24] connection[24]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][23] connection[23]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][22] connection[22]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][21] connection[21]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][20] connection[20]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][19] connection[19]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][18] connection[18]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][17] connection[17]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][16] connection[16]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][15] connection[15]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][14] connection[14]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][13] connection[13]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][12] connection[12]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][11] connection[11]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][10] connection[10]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][9] connection[9]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][8] connection[8]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][7] connection[7]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][6] connection[6]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][5] connection[5]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][4] connection[4]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][3] connection[3]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][2] connection[2]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][1] connection[1]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection[1][3][0] connection[0]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection_valid[0][0] connection_valid[7]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection_valid[0][1] connection_valid[6]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection_valid[0][2] connection_valid[5]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection_valid[0][3] connection_valid[4]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection_valid[1][0] connection_valid[3]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection_valid[1][1] connection_valid[2]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection_valid[1][2] connection_valid[1]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net connection_valid[1][3] connection_valid[0]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[1].inner_cmd_wire cmd_stage_1__inner_cmd_wire
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[1].inner_cmd_wire[3] cmd_stage_1__inner_cmd_wire[3]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[1].inner_cmd_wire[2] cmd_stage_1__inner_cmd_wire[2]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[1].inner_cmd_wire[1] cmd_stage_1__inner_cmd_wire[1]
birrd_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_NUM_INPUT_DATA4_IN_COMMAND_WIDTH6 net cmd_stage[1].inner_cmd_wire[0] cmd_stage_1__inner_cmd_wire[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][31] r_sram_bank_reg_0__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][30] r_sram_bank_reg_0__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][29] r_sram_bank_reg_0__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][28] r_sram_bank_reg_0__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][27] r_sram_bank_reg_0__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][26] r_sram_bank_reg_0__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][25] r_sram_bank_reg_0__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][24] r_sram_bank_reg_0__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][23] r_sram_bank_reg_0__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][22] r_sram_bank_reg_0__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][21] r_sram_bank_reg_0__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][20] r_sram_bank_reg_0__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][19] r_sram_bank_reg_0__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][18] r_sram_bank_reg_0__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][17] r_sram_bank_reg_0__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][16] r_sram_bank_reg_0__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][15] r_sram_bank_reg_0__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][14] r_sram_bank_reg_0__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][13] r_sram_bank_reg_0__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][12] r_sram_bank_reg_0__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][11] r_sram_bank_reg_0__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][10] r_sram_bank_reg_0__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][9] r_sram_bank_reg_0__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][8] r_sram_bank_reg_0__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][31] r_sram_bank_reg_1__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][30] r_sram_bank_reg_1__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][29] r_sram_bank_reg_1__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][28] r_sram_bank_reg_1__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][27] r_sram_bank_reg_1__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][26] r_sram_bank_reg_1__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][25] r_sram_bank_reg_1__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][24] r_sram_bank_reg_1__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][23] r_sram_bank_reg_1__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][22] r_sram_bank_reg_1__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][21] r_sram_bank_reg_1__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][20] r_sram_bank_reg_1__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][19] r_sram_bank_reg_1__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][18] r_sram_bank_reg_1__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][17] r_sram_bank_reg_1__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][16] r_sram_bank_reg_1__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][15] r_sram_bank_reg_1__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][14] r_sram_bank_reg_1__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][13] r_sram_bank_reg_1__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][12] r_sram_bank_reg_1__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][11] r_sram_bank_reg_1__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][10] r_sram_bank_reg_1__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][9] r_sram_bank_reg_1__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][8] r_sram_bank_reg_1__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][31] r_sram_bank_reg_2__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][30] r_sram_bank_reg_2__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][29] r_sram_bank_reg_2__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][28] r_sram_bank_reg_2__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][27] r_sram_bank_reg_2__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][26] r_sram_bank_reg_2__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][25] r_sram_bank_reg_2__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][24] r_sram_bank_reg_2__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][23] r_sram_bank_reg_2__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][22] r_sram_bank_reg_2__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][21] r_sram_bank_reg_2__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][20] r_sram_bank_reg_2__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][19] r_sram_bank_reg_2__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][18] r_sram_bank_reg_2__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][17] r_sram_bank_reg_2__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][16] r_sram_bank_reg_2__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][15] r_sram_bank_reg_2__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][14] r_sram_bank_reg_2__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][13] r_sram_bank_reg_2__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][12] r_sram_bank_reg_2__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][11] r_sram_bank_reg_2__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][10] r_sram_bank_reg_2__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][9] r_sram_bank_reg_2__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][8] r_sram_bank_reg_2__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][31] r_sram_bank_reg_3__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][30] r_sram_bank_reg_3__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][29] r_sram_bank_reg_3__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][28] r_sram_bank_reg_3__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][27] r_sram_bank_reg_3__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][26] r_sram_bank_reg_3__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][25] r_sram_bank_reg_3__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][24] r_sram_bank_reg_3__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][23] r_sram_bank_reg_3__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][22] r_sram_bank_reg_3__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][21] r_sram_bank_reg_3__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][20] r_sram_bank_reg_3__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][19] r_sram_bank_reg_3__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][18] r_sram_bank_reg_3__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][17] r_sram_bank_reg_3__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][16] r_sram_bank_reg_3__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][15] r_sram_bank_reg_3__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][14] r_sram_bank_reg_3__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][13] r_sram_bank_reg_3__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][12] r_sram_bank_reg_3__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][11] r_sram_bank_reg_3__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][10] r_sram_bank_reg_3__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][9] r_sram_bank_reg_3__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][8] r_sram_bank_reg_3__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[31] r_o_rd_data_reg_31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[30] r_o_rd_data_reg_30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[29] r_o_rd_data_reg_29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[28] r_o_rd_data_reg_28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[27] r_o_rd_data_reg_27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[26] r_o_rd_data_reg_26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[25] r_o_rd_data_reg_25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[24] r_o_rd_data_reg_24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[23] r_o_rd_data_reg_23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[22] r_o_rd_data_reg_22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[21] r_o_rd_data_reg_21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[20] r_o_rd_data_reg_20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[19] r_o_rd_data_reg_19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[18] r_o_rd_data_reg_18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[17] r_o_rd_data_reg_17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[16] r_o_rd_data_reg_16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[15] r_o_rd_data_reg_15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[14] r_o_rd_data_reg_14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[13] r_o_rd_data_reg_13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[12] r_o_rd_data_reg_12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[11] r_o_rd_data_reg_11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[10] r_o_rd_data_reg_10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[9] r_o_rd_data_reg_9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[8] r_o_rd_data_reg_8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][31] r_sram_bank[127]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][30] r_sram_bank[126]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][29] r_sram_bank[125]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][28] r_sram_bank[124]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][27] r_sram_bank[123]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][26] r_sram_bank[122]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][25] r_sram_bank[121]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][24] r_sram_bank[120]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][23] r_sram_bank[119]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][22] r_sram_bank[118]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][21] r_sram_bank[117]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][20] r_sram_bank[116]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][19] r_sram_bank[115]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][18] r_sram_bank[114]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][17] r_sram_bank[113]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][16] r_sram_bank[112]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][15] r_sram_bank[111]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][14] r_sram_bank[110]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][13] r_sram_bank[109]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][12] r_sram_bank[108]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][11] r_sram_bank[107]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][10] r_sram_bank[106]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][9] r_sram_bank[105]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][8] r_sram_bank[104]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][7] r_sram_bank[103]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][6] r_sram_bank[102]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][5] r_sram_bank[101]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][4] r_sram_bank[100]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][3] r_sram_bank[99]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][2] r_sram_bank[98]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][1] r_sram_bank[97]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][0] r_sram_bank[96]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][31] r_sram_bank[95]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][30] r_sram_bank[94]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][29] r_sram_bank[93]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][28] r_sram_bank[92]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][27] r_sram_bank[91]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][26] r_sram_bank[90]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][25] r_sram_bank[89]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][24] r_sram_bank[88]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][23] r_sram_bank[87]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][22] r_sram_bank[86]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][21] r_sram_bank[85]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][20] r_sram_bank[84]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][19] r_sram_bank[83]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][18] r_sram_bank[82]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][17] r_sram_bank[81]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][16] r_sram_bank[80]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][15] r_sram_bank[79]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][14] r_sram_bank[78]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][13] r_sram_bank[77]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][12] r_sram_bank[76]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][11] r_sram_bank[75]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][10] r_sram_bank[74]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][9] r_sram_bank[73]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][8] r_sram_bank[72]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][7] r_sram_bank[71]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][6] r_sram_bank[70]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][5] r_sram_bank[69]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][4] r_sram_bank[68]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][3] r_sram_bank[67]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][2] r_sram_bank[66]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][1] r_sram_bank[65]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][0] r_sram_bank[64]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][31] r_sram_bank[63]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][30] r_sram_bank[62]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][29] r_sram_bank[61]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][28] r_sram_bank[60]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][27] r_sram_bank[59]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][26] r_sram_bank[58]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][25] r_sram_bank[57]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][24] r_sram_bank[56]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][23] r_sram_bank[55]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][22] r_sram_bank[54]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][21] r_sram_bank[53]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][20] r_sram_bank[52]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][19] r_sram_bank[51]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][18] r_sram_bank[50]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][17] r_sram_bank[49]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][16] r_sram_bank[48]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][15] r_sram_bank[47]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][14] r_sram_bank[46]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][13] r_sram_bank[45]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][12] r_sram_bank[44]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][11] r_sram_bank[43]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][10] r_sram_bank[42]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][9] r_sram_bank[41]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][8] r_sram_bank[40]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][7] r_sram_bank[39]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][6] r_sram_bank[38]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][5] r_sram_bank[37]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][4] r_sram_bank[36]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][3] r_sram_bank[35]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][2] r_sram_bank[34]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][1] r_sram_bank[33]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][0] r_sram_bank[32]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][31] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][30] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][29] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][28] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][27] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][26] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][25] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][24] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][23] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][22] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][21] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][20] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][19] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][18] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][17] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][16] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][15] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][14] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][13] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][12] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][11] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][10] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][9] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][8] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][0] r_sram_bank[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[0][7] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[0][6] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[0][5] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[0][4] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[0][3] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[0][2] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[0][1] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[0][0] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[1][7] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[1][6] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[1][5] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[1][4] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[1][3] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[1][2] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[1][1] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[1][0] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[2][7] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[2][6] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[2][5] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[2][4] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[2][3] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[2][2] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[2][1] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[2][0] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_7 net r_sram_bank[3][0] r_sram_bank[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[0][11] r_sram_bank_reg_0__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[0][10] r_sram_bank_reg_0__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[0][9] r_sram_bank_reg_0__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[0][8] r_sram_bank_reg_0__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[1][11] r_sram_bank_reg_1__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[1][10] r_sram_bank_reg_1__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[1][9] r_sram_bank_reg_1__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[1][8] r_sram_bank_reg_1__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[2][11] r_sram_bank_reg_2__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[2][10] r_sram_bank_reg_2__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[2][9] r_sram_bank_reg_2__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[2][8] r_sram_bank_reg_2__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[3][11] r_sram_bank_reg_3__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[3][10] r_sram_bank_reg_3__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[3][9] r_sram_bank_reg_3__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[3][8] r_sram_bank_reg_3__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_o_rd_data_reg[11] r_o_rd_data_reg_11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_o_rd_data_reg[10] r_o_rd_data_reg_10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_o_rd_data_reg[9] r_o_rd_data_reg_9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_o_rd_data_reg[8] r_o_rd_data_reg_8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[0][11] r_sram_bank[47]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[0][10] r_sram_bank[46]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[0][9] r_sram_bank[45]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[0][8] r_sram_bank[44]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[0][7] r_sram_bank[43]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[0][6] r_sram_bank[42]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[0][5] r_sram_bank[41]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[0][4] r_sram_bank[40]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[0][3] r_sram_bank[39]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[0][2] r_sram_bank[38]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[0][1] r_sram_bank[37]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[0][0] r_sram_bank[36]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[1][11] r_sram_bank[35]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[1][10] r_sram_bank[34]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[1][9] r_sram_bank[33]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[1][8] r_sram_bank[32]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[1][7] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[1][6] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[1][5] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[1][4] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[1][3] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[1][2] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[1][1] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[1][0] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[2][11] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[2][10] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[2][9] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[2][8] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[2][7] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[2][6] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[2][5] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[2][4] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[2][3] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[2][2] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[2][1] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[2][0] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[3][11] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[3][10] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[3][9] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[3][8] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH12_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4 net r_sram_bank[3][0] r_sram_bank[0]
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[63] o_data_bus_inner_reg_63_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[62] o_data_bus_inner_reg_62_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[61] o_data_bus_inner_reg_61_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[60] o_data_bus_inner_reg_60_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[59] o_data_bus_inner_reg_59_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[58] o_data_bus_inner_reg_58_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[57] o_data_bus_inner_reg_57_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[56] o_data_bus_inner_reg_56_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[55] o_data_bus_inner_reg_55_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[54] o_data_bus_inner_reg_54_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[53] o_data_bus_inner_reg_53_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[52] o_data_bus_inner_reg_52_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[51] o_data_bus_inner_reg_51_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[50] o_data_bus_inner_reg_50_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[49] o_data_bus_inner_reg_49_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[48] o_data_bus_inner_reg_48_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[47] o_data_bus_inner_reg_47_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[46] o_data_bus_inner_reg_46_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[45] o_data_bus_inner_reg_45_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[44] o_data_bus_inner_reg_44_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[43] o_data_bus_inner_reg_43_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[42] o_data_bus_inner_reg_42_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[41] o_data_bus_inner_reg_41_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[40] o_data_bus_inner_reg_40_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[39] o_data_bus_inner_reg_39_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[38] o_data_bus_inner_reg_38_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[37] o_data_bus_inner_reg_37_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[36] o_data_bus_inner_reg_36_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[35] o_data_bus_inner_reg_35_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[34] o_data_bus_inner_reg_34_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[32] o_data_bus_inner_reg_32_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[31] o_data_bus_inner_reg_31_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[30] o_data_bus_inner_reg_30_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[29] o_data_bus_inner_reg_29_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[28] o_data_bus_inner_reg_28_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[27] o_data_bus_inner_reg_27_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[26] o_data_bus_inner_reg_26_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[25] o_data_bus_inner_reg_25_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[24] o_data_bus_inner_reg_24_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[23] o_data_bus_inner_reg_23_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[22] o_data_bus_inner_reg_22_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[21] o_data_bus_inner_reg_21_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[20] o_data_bus_inner_reg_20_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[19] o_data_bus_inner_reg_19_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[18] o_data_bus_inner_reg_18_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[17] o_data_bus_inner_reg_17_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[16] o_data_bus_inner_reg_16_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[15] o_data_bus_inner_reg_15_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[14] o_data_bus_inner_reg_14_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[13] o_data_bus_inner_reg_13_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[12] o_data_bus_inner_reg_12_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[11] o_data_bus_inner_reg_11_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[10] o_data_bus_inner_reg_10_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[9] o_data_bus_inner_reg_9_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[8] o_data_bus_inner_reg_8_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[7] o_data_bus_inner_reg_7_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[6] o_data_bus_inner_reg_6_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[5] o_data_bus_inner_reg_5_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[4] o_data_bus_inner_reg_4_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[3] o_data_bus_inner_reg_3_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[2] o_data_bus_inner_reg_2_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_valid_inner_reg[1] o_valid_inner_reg_1_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_valid_inner_reg[0] o_valid_inner_reg_0_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_cmd_inner_reg[3] o_cmd_inner_reg_3_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_cmd_inner_reg[2] o_cmd_inner_reg_2_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_cmd_inner_reg[1] o_cmd_inner_reg_1_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_cmd_inner_reg[0] o_cmd_inner_reg_0_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[1] o_data_bus_inner_reg_1_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[33] o_data_bus_inner_reg_33_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_1 cell o_data_bus_inner_reg[0] o_data_bus_inner_reg_0_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[63] o_data_bus_inner_reg_63_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[62] o_data_bus_inner_reg_62_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[61] o_data_bus_inner_reg_61_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[60] o_data_bus_inner_reg_60_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[59] o_data_bus_inner_reg_59_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[58] o_data_bus_inner_reg_58_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[57] o_data_bus_inner_reg_57_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[56] o_data_bus_inner_reg_56_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[55] o_data_bus_inner_reg_55_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[54] o_data_bus_inner_reg_54_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[53] o_data_bus_inner_reg_53_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[52] o_data_bus_inner_reg_52_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[51] o_data_bus_inner_reg_51_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[50] o_data_bus_inner_reg_50_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[49] o_data_bus_inner_reg_49_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[48] o_data_bus_inner_reg_48_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[47] o_data_bus_inner_reg_47_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[46] o_data_bus_inner_reg_46_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[45] o_data_bus_inner_reg_45_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[44] o_data_bus_inner_reg_44_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[43] o_data_bus_inner_reg_43_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[42] o_data_bus_inner_reg_42_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[41] o_data_bus_inner_reg_41_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[40] o_data_bus_inner_reg_40_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[39] o_data_bus_inner_reg_39_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[38] o_data_bus_inner_reg_38_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[37] o_data_bus_inner_reg_37_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[36] o_data_bus_inner_reg_36_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[35] o_data_bus_inner_reg_35_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[34] o_data_bus_inner_reg_34_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[33] o_data_bus_inner_reg_33_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[31] o_data_bus_inner_reg_31_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[30] o_data_bus_inner_reg_30_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[29] o_data_bus_inner_reg_29_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[28] o_data_bus_inner_reg_28_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[27] o_data_bus_inner_reg_27_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[26] o_data_bus_inner_reg_26_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[25] o_data_bus_inner_reg_25_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[24] o_data_bus_inner_reg_24_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[23] o_data_bus_inner_reg_23_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[22] o_data_bus_inner_reg_22_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[21] o_data_bus_inner_reg_21_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[20] o_data_bus_inner_reg_20_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[19] o_data_bus_inner_reg_19_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[18] o_data_bus_inner_reg_18_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[17] o_data_bus_inner_reg_17_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[16] o_data_bus_inner_reg_16_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[15] o_data_bus_inner_reg_15_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[14] o_data_bus_inner_reg_14_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[13] o_data_bus_inner_reg_13_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[12] o_data_bus_inner_reg_12_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[11] o_data_bus_inner_reg_11_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[10] o_data_bus_inner_reg_10_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[9] o_data_bus_inner_reg_9_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[8] o_data_bus_inner_reg_8_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[7] o_data_bus_inner_reg_7_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[6] o_data_bus_inner_reg_6_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[5] o_data_bus_inner_reg_5_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[4] o_data_bus_inner_reg_4_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[3] o_data_bus_inner_reg_3_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[2] o_data_bus_inner_reg_2_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_valid_inner_reg[1] o_valid_inner_reg_1_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_valid_inner_reg[0] o_valid_inner_reg_0_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_cmd_inner_reg[1] o_cmd_inner_reg_1_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_cmd_inner_reg[0] o_cmd_inner_reg_0_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[32] o_data_bus_inner_reg_32_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[0] o_data_bus_inner_reg_0_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_1 cell o_data_bus_inner_reg[1] o_data_bus_inner_reg_1_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[63] o_data_bus_inner_reg_63_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[62] o_data_bus_inner_reg_62_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[61] o_data_bus_inner_reg_61_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[60] o_data_bus_inner_reg_60_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[59] o_data_bus_inner_reg_59_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[58] o_data_bus_inner_reg_58_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[57] o_data_bus_inner_reg_57_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[56] o_data_bus_inner_reg_56_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[55] o_data_bus_inner_reg_55_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[54] o_data_bus_inner_reg_54_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[53] o_data_bus_inner_reg_53_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[52] o_data_bus_inner_reg_52_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[51] o_data_bus_inner_reg_51_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[50] o_data_bus_inner_reg_50_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[49] o_data_bus_inner_reg_49_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[48] o_data_bus_inner_reg_48_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[47] o_data_bus_inner_reg_47_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[46] o_data_bus_inner_reg_46_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[45] o_data_bus_inner_reg_45_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[44] o_data_bus_inner_reg_44_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[43] o_data_bus_inner_reg_43_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[42] o_data_bus_inner_reg_42_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[41] o_data_bus_inner_reg_41_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[40] o_data_bus_inner_reg_40_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[39] o_data_bus_inner_reg_39_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[38] o_data_bus_inner_reg_38_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[37] o_data_bus_inner_reg_37_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[36] o_data_bus_inner_reg_36_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[35] o_data_bus_inner_reg_35_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[34] o_data_bus_inner_reg_34_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[33] o_data_bus_inner_reg_33_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[32] o_data_bus_inner_reg_32_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[31] o_data_bus_inner_reg_31_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[30] o_data_bus_inner_reg_30_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[29] o_data_bus_inner_reg_29_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[28] o_data_bus_inner_reg_28_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[27] o_data_bus_inner_reg_27_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[26] o_data_bus_inner_reg_26_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[25] o_data_bus_inner_reg_25_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[24] o_data_bus_inner_reg_24_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[23] o_data_bus_inner_reg_23_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[22] o_data_bus_inner_reg_22_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[21] o_data_bus_inner_reg_21_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[20] o_data_bus_inner_reg_20_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[19] o_data_bus_inner_reg_19_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[18] o_data_bus_inner_reg_18_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[17] o_data_bus_inner_reg_17_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[16] o_data_bus_inner_reg_16_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[15] o_data_bus_inner_reg_15_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[14] o_data_bus_inner_reg_14_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[13] o_data_bus_inner_reg_13_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[12] o_data_bus_inner_reg_12_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[11] o_data_bus_inner_reg_11_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[10] o_data_bus_inner_reg_10_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[9] o_data_bus_inner_reg_9_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[8] o_data_bus_inner_reg_8_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[7] o_data_bus_inner_reg_7_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[6] o_data_bus_inner_reg_6_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[5] o_data_bus_inner_reg_5_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[4] o_data_bus_inner_reg_4_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[3] o_data_bus_inner_reg_3_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[2] o_data_bus_inner_reg_2_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[1] o_data_bus_inner_reg_1_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_data_bus_inner_reg[0] o_data_bus_inner_reg_0_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_valid_inner_reg[1] o_valid_inner_reg_1_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_1 cell o_valid_inner_reg[0] o_valid_inner_reg_0_
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1_0 cell SP_SRAM_BANKS[0].sram_bank_sp_inst SP_SRAM_BANKS_0__sram_bank_sp_inst
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1_0 net i_sram_a_wr_en[0] i_sram_a_wr_en
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1_0 net w_i_addr[0][1] w_i_addr[1]
sram_sp_2d_array_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_NUM_BANK1_0 net w_i_addr[0][0] w_i_addr[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][31] r_sram_bank_reg_0__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][30] r_sram_bank_reg_0__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][29] r_sram_bank_reg_0__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][28] r_sram_bank_reg_0__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][27] r_sram_bank_reg_0__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][26] r_sram_bank_reg_0__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][25] r_sram_bank_reg_0__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][24] r_sram_bank_reg_0__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][23] r_sram_bank_reg_0__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][22] r_sram_bank_reg_0__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][21] r_sram_bank_reg_0__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][20] r_sram_bank_reg_0__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][19] r_sram_bank_reg_0__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][18] r_sram_bank_reg_0__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][17] r_sram_bank_reg_0__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][16] r_sram_bank_reg_0__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][15] r_sram_bank_reg_0__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][14] r_sram_bank_reg_0__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][13] r_sram_bank_reg_0__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][12] r_sram_bank_reg_0__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][11] r_sram_bank_reg_0__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][10] r_sram_bank_reg_0__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][9] r_sram_bank_reg_0__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][8] r_sram_bank_reg_0__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][31] r_sram_bank_reg_1__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][30] r_sram_bank_reg_1__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][29] r_sram_bank_reg_1__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][28] r_sram_bank_reg_1__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][27] r_sram_bank_reg_1__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][26] r_sram_bank_reg_1__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][25] r_sram_bank_reg_1__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][24] r_sram_bank_reg_1__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][23] r_sram_bank_reg_1__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][22] r_sram_bank_reg_1__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][21] r_sram_bank_reg_1__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][20] r_sram_bank_reg_1__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][19] r_sram_bank_reg_1__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][18] r_sram_bank_reg_1__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][17] r_sram_bank_reg_1__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][16] r_sram_bank_reg_1__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][15] r_sram_bank_reg_1__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][14] r_sram_bank_reg_1__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][13] r_sram_bank_reg_1__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][12] r_sram_bank_reg_1__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][11] r_sram_bank_reg_1__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][10] r_sram_bank_reg_1__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][9] r_sram_bank_reg_1__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][8] r_sram_bank_reg_1__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][31] r_sram_bank_reg_2__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][30] r_sram_bank_reg_2__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][29] r_sram_bank_reg_2__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][28] r_sram_bank_reg_2__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][27] r_sram_bank_reg_2__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][26] r_sram_bank_reg_2__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][25] r_sram_bank_reg_2__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][24] r_sram_bank_reg_2__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][23] r_sram_bank_reg_2__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][22] r_sram_bank_reg_2__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][21] r_sram_bank_reg_2__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][20] r_sram_bank_reg_2__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][19] r_sram_bank_reg_2__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][18] r_sram_bank_reg_2__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][17] r_sram_bank_reg_2__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][16] r_sram_bank_reg_2__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][15] r_sram_bank_reg_2__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][14] r_sram_bank_reg_2__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][13] r_sram_bank_reg_2__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][12] r_sram_bank_reg_2__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][11] r_sram_bank_reg_2__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][10] r_sram_bank_reg_2__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][9] r_sram_bank_reg_2__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][8] r_sram_bank_reg_2__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][31] r_sram_bank_reg_3__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][30] r_sram_bank_reg_3__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][29] r_sram_bank_reg_3__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][28] r_sram_bank_reg_3__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][27] r_sram_bank_reg_3__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][26] r_sram_bank_reg_3__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][25] r_sram_bank_reg_3__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][24] r_sram_bank_reg_3__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][23] r_sram_bank_reg_3__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][22] r_sram_bank_reg_3__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][21] r_sram_bank_reg_3__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][20] r_sram_bank_reg_3__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][19] r_sram_bank_reg_3__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][18] r_sram_bank_reg_3__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][17] r_sram_bank_reg_3__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][16] r_sram_bank_reg_3__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][15] r_sram_bank_reg_3__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][14] r_sram_bank_reg_3__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][13] r_sram_bank_reg_3__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][12] r_sram_bank_reg_3__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][11] r_sram_bank_reg_3__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][10] r_sram_bank_reg_3__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][9] r_sram_bank_reg_3__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][8] r_sram_bank_reg_3__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[31] r_o_rd_data_reg_31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[30] r_o_rd_data_reg_30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[29] r_o_rd_data_reg_29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[28] r_o_rd_data_reg_28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[27] r_o_rd_data_reg_27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[26] r_o_rd_data_reg_26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[25] r_o_rd_data_reg_25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[24] r_o_rd_data_reg_24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[23] r_o_rd_data_reg_23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[22] r_o_rd_data_reg_22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[21] r_o_rd_data_reg_21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[20] r_o_rd_data_reg_20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[19] r_o_rd_data_reg_19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[18] r_o_rd_data_reg_18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[17] r_o_rd_data_reg_17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[16] r_o_rd_data_reg_16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[15] r_o_rd_data_reg_15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[14] r_o_rd_data_reg_14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[13] r_o_rd_data_reg_13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[12] r_o_rd_data_reg_12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[11] r_o_rd_data_reg_11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[10] r_o_rd_data_reg_10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[9] r_o_rd_data_reg_9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[8] r_o_rd_data_reg_8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][31] r_sram_bank[127]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][30] r_sram_bank[126]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][29] r_sram_bank[125]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][28] r_sram_bank[124]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][27] r_sram_bank[123]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][26] r_sram_bank[122]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][25] r_sram_bank[121]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][24] r_sram_bank[120]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][23] r_sram_bank[119]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][22] r_sram_bank[118]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][21] r_sram_bank[117]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][20] r_sram_bank[116]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][19] r_sram_bank[115]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][18] r_sram_bank[114]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][17] r_sram_bank[113]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][16] r_sram_bank[112]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][15] r_sram_bank[111]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][14] r_sram_bank[110]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][13] r_sram_bank[109]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][12] r_sram_bank[108]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][11] r_sram_bank[107]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][10] r_sram_bank[106]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][9] r_sram_bank[105]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][8] r_sram_bank[104]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][7] r_sram_bank[103]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][6] r_sram_bank[102]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][5] r_sram_bank[101]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][4] r_sram_bank[100]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][3] r_sram_bank[99]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][2] r_sram_bank[98]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][1] r_sram_bank[97]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][0] r_sram_bank[96]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][31] r_sram_bank[95]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][30] r_sram_bank[94]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][29] r_sram_bank[93]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][28] r_sram_bank[92]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][27] r_sram_bank[91]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][26] r_sram_bank[90]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][25] r_sram_bank[89]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][24] r_sram_bank[88]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][23] r_sram_bank[87]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][22] r_sram_bank[86]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][21] r_sram_bank[85]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][20] r_sram_bank[84]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][19] r_sram_bank[83]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][18] r_sram_bank[82]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][17] r_sram_bank[81]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][16] r_sram_bank[80]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][15] r_sram_bank[79]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][14] r_sram_bank[78]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][13] r_sram_bank[77]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][12] r_sram_bank[76]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][11] r_sram_bank[75]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][10] r_sram_bank[74]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][9] r_sram_bank[73]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][8] r_sram_bank[72]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][7] r_sram_bank[71]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][6] r_sram_bank[70]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][5] r_sram_bank[69]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][4] r_sram_bank[68]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][3] r_sram_bank[67]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][2] r_sram_bank[66]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][1] r_sram_bank[65]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][0] r_sram_bank[64]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][31] r_sram_bank[63]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][30] r_sram_bank[62]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][29] r_sram_bank[61]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][28] r_sram_bank[60]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][27] r_sram_bank[59]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][26] r_sram_bank[58]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][25] r_sram_bank[57]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][24] r_sram_bank[56]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][23] r_sram_bank[55]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][22] r_sram_bank[54]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][21] r_sram_bank[53]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][20] r_sram_bank[52]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][19] r_sram_bank[51]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][18] r_sram_bank[50]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][17] r_sram_bank[49]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][16] r_sram_bank[48]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][15] r_sram_bank[47]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][14] r_sram_bank[46]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][13] r_sram_bank[45]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][12] r_sram_bank[44]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][11] r_sram_bank[43]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][10] r_sram_bank[42]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][9] r_sram_bank[41]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][8] r_sram_bank[40]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][7] r_sram_bank[39]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][6] r_sram_bank[38]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][5] r_sram_bank[37]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][4] r_sram_bank[36]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][3] r_sram_bank[35]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][2] r_sram_bank[34]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][1] r_sram_bank[33]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][0] r_sram_bank[32]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][31] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][30] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][29] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][28] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][27] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][26] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][25] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][24] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][23] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][22] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][21] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][20] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][19] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][18] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][17] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][16] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][15] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][14] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][13] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][12] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][11] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][10] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][9] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][8] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][0] r_sram_bank[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][31] r_sram_bank_reg_0__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][30] r_sram_bank_reg_0__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][29] r_sram_bank_reg_0__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][28] r_sram_bank_reg_0__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][27] r_sram_bank_reg_0__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][26] r_sram_bank_reg_0__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][25] r_sram_bank_reg_0__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][24] r_sram_bank_reg_0__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][23] r_sram_bank_reg_0__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][22] r_sram_bank_reg_0__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][21] r_sram_bank_reg_0__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][20] r_sram_bank_reg_0__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][19] r_sram_bank_reg_0__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][18] r_sram_bank_reg_0__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][17] r_sram_bank_reg_0__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][16] r_sram_bank_reg_0__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][15] r_sram_bank_reg_0__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][14] r_sram_bank_reg_0__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][13] r_sram_bank_reg_0__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][12] r_sram_bank_reg_0__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][11] r_sram_bank_reg_0__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][10] r_sram_bank_reg_0__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][9] r_sram_bank_reg_0__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][8] r_sram_bank_reg_0__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][31] r_sram_bank_reg_1__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][30] r_sram_bank_reg_1__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][29] r_sram_bank_reg_1__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][28] r_sram_bank_reg_1__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][27] r_sram_bank_reg_1__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][26] r_sram_bank_reg_1__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][25] r_sram_bank_reg_1__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][24] r_sram_bank_reg_1__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][23] r_sram_bank_reg_1__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][22] r_sram_bank_reg_1__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][21] r_sram_bank_reg_1__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][20] r_sram_bank_reg_1__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][19] r_sram_bank_reg_1__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][18] r_sram_bank_reg_1__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][17] r_sram_bank_reg_1__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][16] r_sram_bank_reg_1__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][15] r_sram_bank_reg_1__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][14] r_sram_bank_reg_1__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][13] r_sram_bank_reg_1__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][12] r_sram_bank_reg_1__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][11] r_sram_bank_reg_1__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][10] r_sram_bank_reg_1__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][9] r_sram_bank_reg_1__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][8] r_sram_bank_reg_1__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][31] r_sram_bank_reg_2__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][30] r_sram_bank_reg_2__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][29] r_sram_bank_reg_2__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][28] r_sram_bank_reg_2__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][27] r_sram_bank_reg_2__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][26] r_sram_bank_reg_2__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][25] r_sram_bank_reg_2__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][24] r_sram_bank_reg_2__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][23] r_sram_bank_reg_2__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][22] r_sram_bank_reg_2__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][21] r_sram_bank_reg_2__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][20] r_sram_bank_reg_2__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][19] r_sram_bank_reg_2__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][18] r_sram_bank_reg_2__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][17] r_sram_bank_reg_2__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][16] r_sram_bank_reg_2__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][15] r_sram_bank_reg_2__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][14] r_sram_bank_reg_2__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][13] r_sram_bank_reg_2__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][12] r_sram_bank_reg_2__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][11] r_sram_bank_reg_2__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][10] r_sram_bank_reg_2__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][9] r_sram_bank_reg_2__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][8] r_sram_bank_reg_2__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][31] r_sram_bank_reg_3__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][30] r_sram_bank_reg_3__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][29] r_sram_bank_reg_3__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][28] r_sram_bank_reg_3__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][27] r_sram_bank_reg_3__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][26] r_sram_bank_reg_3__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][25] r_sram_bank_reg_3__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][24] r_sram_bank_reg_3__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][23] r_sram_bank_reg_3__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][22] r_sram_bank_reg_3__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][21] r_sram_bank_reg_3__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][20] r_sram_bank_reg_3__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][19] r_sram_bank_reg_3__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][18] r_sram_bank_reg_3__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][17] r_sram_bank_reg_3__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][16] r_sram_bank_reg_3__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][15] r_sram_bank_reg_3__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][14] r_sram_bank_reg_3__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][13] r_sram_bank_reg_3__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][12] r_sram_bank_reg_3__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][11] r_sram_bank_reg_3__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][10] r_sram_bank_reg_3__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][9] r_sram_bank_reg_3__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][8] r_sram_bank_reg_3__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[31] r_o_rd_data_reg_31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[30] r_o_rd_data_reg_30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[29] r_o_rd_data_reg_29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[28] r_o_rd_data_reg_28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[27] r_o_rd_data_reg_27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[26] r_o_rd_data_reg_26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[25] r_o_rd_data_reg_25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[24] r_o_rd_data_reg_24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[23] r_o_rd_data_reg_23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[22] r_o_rd_data_reg_22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[21] r_o_rd_data_reg_21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[20] r_o_rd_data_reg_20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[19] r_o_rd_data_reg_19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[18] r_o_rd_data_reg_18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[17] r_o_rd_data_reg_17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[16] r_o_rd_data_reg_16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[15] r_o_rd_data_reg_15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[14] r_o_rd_data_reg_14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[13] r_o_rd_data_reg_13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[12] r_o_rd_data_reg_12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[11] r_o_rd_data_reg_11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[10] r_o_rd_data_reg_10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[9] r_o_rd_data_reg_9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[8] r_o_rd_data_reg_8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][31] r_sram_bank[127]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][30] r_sram_bank[126]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][29] r_sram_bank[125]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][28] r_sram_bank[124]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][27] r_sram_bank[123]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][26] r_sram_bank[122]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][25] r_sram_bank[121]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][24] r_sram_bank[120]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][23] r_sram_bank[119]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][22] r_sram_bank[118]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][21] r_sram_bank[117]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][20] r_sram_bank[116]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][19] r_sram_bank[115]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][18] r_sram_bank[114]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][17] r_sram_bank[113]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][16] r_sram_bank[112]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][15] r_sram_bank[111]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][14] r_sram_bank[110]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][13] r_sram_bank[109]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][12] r_sram_bank[108]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][11] r_sram_bank[107]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][10] r_sram_bank[106]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][9] r_sram_bank[105]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][8] r_sram_bank[104]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][7] r_sram_bank[103]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][6] r_sram_bank[102]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][5] r_sram_bank[101]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][4] r_sram_bank[100]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][3] r_sram_bank[99]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][2] r_sram_bank[98]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][1] r_sram_bank[97]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][0] r_sram_bank[96]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][31] r_sram_bank[95]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][30] r_sram_bank[94]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][29] r_sram_bank[93]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][28] r_sram_bank[92]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][27] r_sram_bank[91]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][26] r_sram_bank[90]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][25] r_sram_bank[89]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][24] r_sram_bank[88]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][23] r_sram_bank[87]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][22] r_sram_bank[86]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][21] r_sram_bank[85]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][20] r_sram_bank[84]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][19] r_sram_bank[83]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][18] r_sram_bank[82]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][17] r_sram_bank[81]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][16] r_sram_bank[80]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][15] r_sram_bank[79]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][14] r_sram_bank[78]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][13] r_sram_bank[77]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][12] r_sram_bank[76]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][11] r_sram_bank[75]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][10] r_sram_bank[74]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][9] r_sram_bank[73]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][8] r_sram_bank[72]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][7] r_sram_bank[71]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][6] r_sram_bank[70]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][5] r_sram_bank[69]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][4] r_sram_bank[68]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][3] r_sram_bank[67]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][2] r_sram_bank[66]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][1] r_sram_bank[65]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][0] r_sram_bank[64]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][31] r_sram_bank[63]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][30] r_sram_bank[62]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][29] r_sram_bank[61]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][28] r_sram_bank[60]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][27] r_sram_bank[59]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][26] r_sram_bank[58]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][25] r_sram_bank[57]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][24] r_sram_bank[56]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][23] r_sram_bank[55]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][22] r_sram_bank[54]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][21] r_sram_bank[53]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][20] r_sram_bank[52]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][19] r_sram_bank[51]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][18] r_sram_bank[50]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][17] r_sram_bank[49]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][16] r_sram_bank[48]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][15] r_sram_bank[47]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][14] r_sram_bank[46]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][13] r_sram_bank[45]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][12] r_sram_bank[44]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][11] r_sram_bank[43]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][10] r_sram_bank[42]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][9] r_sram_bank[41]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][8] r_sram_bank[40]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][7] r_sram_bank[39]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][6] r_sram_bank[38]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][5] r_sram_bank[37]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][4] r_sram_bank[36]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][3] r_sram_bank[35]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][2] r_sram_bank[34]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][1] r_sram_bank[33]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][0] r_sram_bank[32]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][31] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][30] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][29] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][28] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][27] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][26] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][25] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][24] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][23] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][22] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][21] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][20] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][19] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][18] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][17] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][16] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][15] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][14] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][13] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][12] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][11] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][10] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][9] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][8] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][0] r_sram_bank[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][31] r_sram_bank_reg_0__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][30] r_sram_bank_reg_0__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][29] r_sram_bank_reg_0__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][28] r_sram_bank_reg_0__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][27] r_sram_bank_reg_0__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][26] r_sram_bank_reg_0__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][25] r_sram_bank_reg_0__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][24] r_sram_bank_reg_0__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][23] r_sram_bank_reg_0__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][22] r_sram_bank_reg_0__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][21] r_sram_bank_reg_0__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][20] r_sram_bank_reg_0__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][19] r_sram_bank_reg_0__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][18] r_sram_bank_reg_0__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][17] r_sram_bank_reg_0__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][16] r_sram_bank_reg_0__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][15] r_sram_bank_reg_0__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][14] r_sram_bank_reg_0__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][13] r_sram_bank_reg_0__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][12] r_sram_bank_reg_0__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][11] r_sram_bank_reg_0__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][10] r_sram_bank_reg_0__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][9] r_sram_bank_reg_0__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][8] r_sram_bank_reg_0__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][31] r_sram_bank_reg_1__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][30] r_sram_bank_reg_1__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][29] r_sram_bank_reg_1__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][28] r_sram_bank_reg_1__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][27] r_sram_bank_reg_1__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][26] r_sram_bank_reg_1__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][25] r_sram_bank_reg_1__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][24] r_sram_bank_reg_1__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][23] r_sram_bank_reg_1__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][22] r_sram_bank_reg_1__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][21] r_sram_bank_reg_1__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][20] r_sram_bank_reg_1__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][19] r_sram_bank_reg_1__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][18] r_sram_bank_reg_1__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][17] r_sram_bank_reg_1__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][16] r_sram_bank_reg_1__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][15] r_sram_bank_reg_1__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][14] r_sram_bank_reg_1__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][13] r_sram_bank_reg_1__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][12] r_sram_bank_reg_1__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][11] r_sram_bank_reg_1__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][10] r_sram_bank_reg_1__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][9] r_sram_bank_reg_1__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][8] r_sram_bank_reg_1__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][31] r_sram_bank_reg_2__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][30] r_sram_bank_reg_2__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][29] r_sram_bank_reg_2__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][28] r_sram_bank_reg_2__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][27] r_sram_bank_reg_2__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][26] r_sram_bank_reg_2__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][25] r_sram_bank_reg_2__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][24] r_sram_bank_reg_2__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][23] r_sram_bank_reg_2__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][22] r_sram_bank_reg_2__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][21] r_sram_bank_reg_2__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][20] r_sram_bank_reg_2__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][19] r_sram_bank_reg_2__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][18] r_sram_bank_reg_2__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][17] r_sram_bank_reg_2__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][16] r_sram_bank_reg_2__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][15] r_sram_bank_reg_2__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][14] r_sram_bank_reg_2__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][13] r_sram_bank_reg_2__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][12] r_sram_bank_reg_2__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][11] r_sram_bank_reg_2__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][10] r_sram_bank_reg_2__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][9] r_sram_bank_reg_2__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][8] r_sram_bank_reg_2__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][31] r_sram_bank_reg_3__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][30] r_sram_bank_reg_3__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][29] r_sram_bank_reg_3__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][28] r_sram_bank_reg_3__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][27] r_sram_bank_reg_3__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][26] r_sram_bank_reg_3__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][25] r_sram_bank_reg_3__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][24] r_sram_bank_reg_3__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][23] r_sram_bank_reg_3__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][22] r_sram_bank_reg_3__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][21] r_sram_bank_reg_3__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][20] r_sram_bank_reg_3__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][19] r_sram_bank_reg_3__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][18] r_sram_bank_reg_3__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][17] r_sram_bank_reg_3__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][16] r_sram_bank_reg_3__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][15] r_sram_bank_reg_3__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][14] r_sram_bank_reg_3__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][13] r_sram_bank_reg_3__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][12] r_sram_bank_reg_3__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][11] r_sram_bank_reg_3__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][10] r_sram_bank_reg_3__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][9] r_sram_bank_reg_3__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][8] r_sram_bank_reg_3__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[31] r_o_rd_data_reg_31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[30] r_o_rd_data_reg_30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[29] r_o_rd_data_reg_29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[28] r_o_rd_data_reg_28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[27] r_o_rd_data_reg_27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[26] r_o_rd_data_reg_26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[25] r_o_rd_data_reg_25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[24] r_o_rd_data_reg_24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[23] r_o_rd_data_reg_23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[22] r_o_rd_data_reg_22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[21] r_o_rd_data_reg_21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[20] r_o_rd_data_reg_20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[19] r_o_rd_data_reg_19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[18] r_o_rd_data_reg_18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[17] r_o_rd_data_reg_17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[16] r_o_rd_data_reg_16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[15] r_o_rd_data_reg_15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[14] r_o_rd_data_reg_14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[13] r_o_rd_data_reg_13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[12] r_o_rd_data_reg_12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[11] r_o_rd_data_reg_11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[10] r_o_rd_data_reg_10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[9] r_o_rd_data_reg_9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[8] r_o_rd_data_reg_8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][31] r_sram_bank[127]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][30] r_sram_bank[126]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][29] r_sram_bank[125]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][28] r_sram_bank[124]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][27] r_sram_bank[123]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][26] r_sram_bank[122]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][25] r_sram_bank[121]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][24] r_sram_bank[120]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][23] r_sram_bank[119]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][22] r_sram_bank[118]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][21] r_sram_bank[117]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][20] r_sram_bank[116]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][19] r_sram_bank[115]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][18] r_sram_bank[114]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][17] r_sram_bank[113]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][16] r_sram_bank[112]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][15] r_sram_bank[111]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][14] r_sram_bank[110]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][13] r_sram_bank[109]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][12] r_sram_bank[108]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][11] r_sram_bank[107]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][10] r_sram_bank[106]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][9] r_sram_bank[105]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][8] r_sram_bank[104]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][7] r_sram_bank[103]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][6] r_sram_bank[102]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][5] r_sram_bank[101]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][4] r_sram_bank[100]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][3] r_sram_bank[99]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][2] r_sram_bank[98]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][1] r_sram_bank[97]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][0] r_sram_bank[96]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][31] r_sram_bank[95]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][30] r_sram_bank[94]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][29] r_sram_bank[93]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][28] r_sram_bank[92]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][27] r_sram_bank[91]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][26] r_sram_bank[90]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][25] r_sram_bank[89]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][24] r_sram_bank[88]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][23] r_sram_bank[87]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][22] r_sram_bank[86]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][21] r_sram_bank[85]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][20] r_sram_bank[84]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][19] r_sram_bank[83]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][18] r_sram_bank[82]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][17] r_sram_bank[81]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][16] r_sram_bank[80]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][15] r_sram_bank[79]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][14] r_sram_bank[78]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][13] r_sram_bank[77]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][12] r_sram_bank[76]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][11] r_sram_bank[75]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][10] r_sram_bank[74]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][9] r_sram_bank[73]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][8] r_sram_bank[72]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][7] r_sram_bank[71]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][6] r_sram_bank[70]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][5] r_sram_bank[69]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][4] r_sram_bank[68]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][3] r_sram_bank[67]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][2] r_sram_bank[66]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][1] r_sram_bank[65]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][0] r_sram_bank[64]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][31] r_sram_bank[63]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][30] r_sram_bank[62]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][29] r_sram_bank[61]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][28] r_sram_bank[60]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][27] r_sram_bank[59]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][26] r_sram_bank[58]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][25] r_sram_bank[57]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][24] r_sram_bank[56]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][23] r_sram_bank[55]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][22] r_sram_bank[54]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][21] r_sram_bank[53]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][20] r_sram_bank[52]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][19] r_sram_bank[51]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][18] r_sram_bank[50]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][17] r_sram_bank[49]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][16] r_sram_bank[48]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][15] r_sram_bank[47]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][14] r_sram_bank[46]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][13] r_sram_bank[45]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][12] r_sram_bank[44]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][11] r_sram_bank[43]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][10] r_sram_bank[42]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][9] r_sram_bank[41]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][8] r_sram_bank[40]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][7] r_sram_bank[39]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][6] r_sram_bank[38]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][5] r_sram_bank[37]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][4] r_sram_bank[36]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][3] r_sram_bank[35]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][2] r_sram_bank[34]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][1] r_sram_bank[33]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][0] r_sram_bank[32]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][31] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][30] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][29] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][28] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][27] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][26] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][25] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][24] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][23] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][22] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][21] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][20] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][19] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][18] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][17] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][16] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][15] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][14] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][13] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][12] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][11] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][10] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][9] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][8] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][0] r_sram_bank[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][31] r_sram_bank_reg_0__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][30] r_sram_bank_reg_0__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][29] r_sram_bank_reg_0__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][28] r_sram_bank_reg_0__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][27] r_sram_bank_reg_0__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][26] r_sram_bank_reg_0__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][25] r_sram_bank_reg_0__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][24] r_sram_bank_reg_0__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][23] r_sram_bank_reg_0__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][22] r_sram_bank_reg_0__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][21] r_sram_bank_reg_0__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][20] r_sram_bank_reg_0__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][19] r_sram_bank_reg_0__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][18] r_sram_bank_reg_0__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][17] r_sram_bank_reg_0__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][16] r_sram_bank_reg_0__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][15] r_sram_bank_reg_0__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][14] r_sram_bank_reg_0__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][13] r_sram_bank_reg_0__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][12] r_sram_bank_reg_0__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][11] r_sram_bank_reg_0__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][10] r_sram_bank_reg_0__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][9] r_sram_bank_reg_0__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][8] r_sram_bank_reg_0__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][31] r_sram_bank_reg_1__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][30] r_sram_bank_reg_1__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][29] r_sram_bank_reg_1__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][28] r_sram_bank_reg_1__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][27] r_sram_bank_reg_1__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][26] r_sram_bank_reg_1__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][25] r_sram_bank_reg_1__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][24] r_sram_bank_reg_1__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][23] r_sram_bank_reg_1__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][22] r_sram_bank_reg_1__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][21] r_sram_bank_reg_1__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][20] r_sram_bank_reg_1__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][19] r_sram_bank_reg_1__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][18] r_sram_bank_reg_1__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][17] r_sram_bank_reg_1__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][16] r_sram_bank_reg_1__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][15] r_sram_bank_reg_1__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][14] r_sram_bank_reg_1__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][13] r_sram_bank_reg_1__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][12] r_sram_bank_reg_1__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][11] r_sram_bank_reg_1__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][10] r_sram_bank_reg_1__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][9] r_sram_bank_reg_1__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][8] r_sram_bank_reg_1__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][31] r_sram_bank_reg_2__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][30] r_sram_bank_reg_2__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][29] r_sram_bank_reg_2__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][28] r_sram_bank_reg_2__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][27] r_sram_bank_reg_2__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][26] r_sram_bank_reg_2__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][25] r_sram_bank_reg_2__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][24] r_sram_bank_reg_2__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][23] r_sram_bank_reg_2__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][22] r_sram_bank_reg_2__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][21] r_sram_bank_reg_2__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][20] r_sram_bank_reg_2__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][19] r_sram_bank_reg_2__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][18] r_sram_bank_reg_2__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][17] r_sram_bank_reg_2__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][16] r_sram_bank_reg_2__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][15] r_sram_bank_reg_2__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][14] r_sram_bank_reg_2__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][13] r_sram_bank_reg_2__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][12] r_sram_bank_reg_2__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][11] r_sram_bank_reg_2__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][10] r_sram_bank_reg_2__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][9] r_sram_bank_reg_2__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][8] r_sram_bank_reg_2__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][31] r_sram_bank_reg_3__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][30] r_sram_bank_reg_3__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][29] r_sram_bank_reg_3__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][28] r_sram_bank_reg_3__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][27] r_sram_bank_reg_3__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][26] r_sram_bank_reg_3__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][25] r_sram_bank_reg_3__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][24] r_sram_bank_reg_3__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][23] r_sram_bank_reg_3__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][22] r_sram_bank_reg_3__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][21] r_sram_bank_reg_3__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][20] r_sram_bank_reg_3__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][19] r_sram_bank_reg_3__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][18] r_sram_bank_reg_3__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][17] r_sram_bank_reg_3__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][16] r_sram_bank_reg_3__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][15] r_sram_bank_reg_3__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][14] r_sram_bank_reg_3__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][13] r_sram_bank_reg_3__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][12] r_sram_bank_reg_3__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][11] r_sram_bank_reg_3__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][10] r_sram_bank_reg_3__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][9] r_sram_bank_reg_3__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][8] r_sram_bank_reg_3__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[31] r_o_rd_data_reg_31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[30] r_o_rd_data_reg_30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[29] r_o_rd_data_reg_29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[28] r_o_rd_data_reg_28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[27] r_o_rd_data_reg_27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[26] r_o_rd_data_reg_26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[25] r_o_rd_data_reg_25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[24] r_o_rd_data_reg_24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[23] r_o_rd_data_reg_23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[22] r_o_rd_data_reg_22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[21] r_o_rd_data_reg_21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[20] r_o_rd_data_reg_20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[19] r_o_rd_data_reg_19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[18] r_o_rd_data_reg_18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[17] r_o_rd_data_reg_17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[16] r_o_rd_data_reg_16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[15] r_o_rd_data_reg_15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[14] r_o_rd_data_reg_14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[13] r_o_rd_data_reg_13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[12] r_o_rd_data_reg_12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[11] r_o_rd_data_reg_11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[10] r_o_rd_data_reg_10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[9] r_o_rd_data_reg_9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[8] r_o_rd_data_reg_8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][31] r_sram_bank[127]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][30] r_sram_bank[126]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][29] r_sram_bank[125]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][28] r_sram_bank[124]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][27] r_sram_bank[123]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][26] r_sram_bank[122]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][25] r_sram_bank[121]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][24] r_sram_bank[120]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][23] r_sram_bank[119]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][22] r_sram_bank[118]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][21] r_sram_bank[117]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][20] r_sram_bank[116]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][19] r_sram_bank[115]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][18] r_sram_bank[114]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][17] r_sram_bank[113]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][16] r_sram_bank[112]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][15] r_sram_bank[111]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][14] r_sram_bank[110]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][13] r_sram_bank[109]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][12] r_sram_bank[108]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][11] r_sram_bank[107]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][10] r_sram_bank[106]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][9] r_sram_bank[105]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][8] r_sram_bank[104]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][7] r_sram_bank[103]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][6] r_sram_bank[102]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][5] r_sram_bank[101]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][4] r_sram_bank[100]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][3] r_sram_bank[99]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][2] r_sram_bank[98]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][1] r_sram_bank[97]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][0] r_sram_bank[96]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][31] r_sram_bank[95]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][30] r_sram_bank[94]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][29] r_sram_bank[93]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][28] r_sram_bank[92]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][27] r_sram_bank[91]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][26] r_sram_bank[90]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][25] r_sram_bank[89]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][24] r_sram_bank[88]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][23] r_sram_bank[87]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][22] r_sram_bank[86]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][21] r_sram_bank[85]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][20] r_sram_bank[84]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][19] r_sram_bank[83]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][18] r_sram_bank[82]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][17] r_sram_bank[81]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][16] r_sram_bank[80]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][15] r_sram_bank[79]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][14] r_sram_bank[78]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][13] r_sram_bank[77]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][12] r_sram_bank[76]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][11] r_sram_bank[75]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][10] r_sram_bank[74]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][9] r_sram_bank[73]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][8] r_sram_bank[72]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][7] r_sram_bank[71]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][6] r_sram_bank[70]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][5] r_sram_bank[69]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][4] r_sram_bank[68]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][3] r_sram_bank[67]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][2] r_sram_bank[66]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][1] r_sram_bank[65]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][0] r_sram_bank[64]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][31] r_sram_bank[63]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][30] r_sram_bank[62]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][29] r_sram_bank[61]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][28] r_sram_bank[60]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][27] r_sram_bank[59]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][26] r_sram_bank[58]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][25] r_sram_bank[57]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][24] r_sram_bank[56]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][23] r_sram_bank[55]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][22] r_sram_bank[54]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][21] r_sram_bank[53]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][20] r_sram_bank[52]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][19] r_sram_bank[51]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][18] r_sram_bank[50]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][17] r_sram_bank[49]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][16] r_sram_bank[48]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][15] r_sram_bank[47]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][14] r_sram_bank[46]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][13] r_sram_bank[45]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][12] r_sram_bank[44]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][11] r_sram_bank[43]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][10] r_sram_bank[42]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][9] r_sram_bank[41]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][8] r_sram_bank[40]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][7] r_sram_bank[39]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][6] r_sram_bank[38]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][5] r_sram_bank[37]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][4] r_sram_bank[36]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][3] r_sram_bank[35]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][2] r_sram_bank[34]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][1] r_sram_bank[33]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][0] r_sram_bank[32]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][31] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][30] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][29] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][28] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][27] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][26] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][25] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][24] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][23] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][22] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][21] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][20] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][19] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][18] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][17] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][16] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][15] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][14] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][13] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][12] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][11] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][10] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][9] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][8] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][0] r_sram_bank[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][31] r_sram_bank_reg_0__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][30] r_sram_bank_reg_0__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][29] r_sram_bank_reg_0__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][28] r_sram_bank_reg_0__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][27] r_sram_bank_reg_0__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][26] r_sram_bank_reg_0__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][25] r_sram_bank_reg_0__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][24] r_sram_bank_reg_0__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][23] r_sram_bank_reg_0__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][22] r_sram_bank_reg_0__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][21] r_sram_bank_reg_0__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][20] r_sram_bank_reg_0__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][19] r_sram_bank_reg_0__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][18] r_sram_bank_reg_0__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][17] r_sram_bank_reg_0__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][16] r_sram_bank_reg_0__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][15] r_sram_bank_reg_0__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][14] r_sram_bank_reg_0__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][13] r_sram_bank_reg_0__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][12] r_sram_bank_reg_0__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][11] r_sram_bank_reg_0__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][10] r_sram_bank_reg_0__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][9] r_sram_bank_reg_0__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][8] r_sram_bank_reg_0__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][31] r_sram_bank_reg_1__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][30] r_sram_bank_reg_1__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][29] r_sram_bank_reg_1__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][28] r_sram_bank_reg_1__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][27] r_sram_bank_reg_1__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][26] r_sram_bank_reg_1__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][25] r_sram_bank_reg_1__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][24] r_sram_bank_reg_1__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][23] r_sram_bank_reg_1__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][22] r_sram_bank_reg_1__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][21] r_sram_bank_reg_1__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][20] r_sram_bank_reg_1__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][19] r_sram_bank_reg_1__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][18] r_sram_bank_reg_1__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][17] r_sram_bank_reg_1__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][16] r_sram_bank_reg_1__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][15] r_sram_bank_reg_1__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][14] r_sram_bank_reg_1__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][13] r_sram_bank_reg_1__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][12] r_sram_bank_reg_1__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][11] r_sram_bank_reg_1__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][10] r_sram_bank_reg_1__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][9] r_sram_bank_reg_1__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][8] r_sram_bank_reg_1__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][31] r_sram_bank_reg_2__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][30] r_sram_bank_reg_2__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][29] r_sram_bank_reg_2__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][28] r_sram_bank_reg_2__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][27] r_sram_bank_reg_2__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][26] r_sram_bank_reg_2__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][25] r_sram_bank_reg_2__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][24] r_sram_bank_reg_2__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][23] r_sram_bank_reg_2__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][22] r_sram_bank_reg_2__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][21] r_sram_bank_reg_2__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][20] r_sram_bank_reg_2__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][19] r_sram_bank_reg_2__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][18] r_sram_bank_reg_2__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][17] r_sram_bank_reg_2__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][16] r_sram_bank_reg_2__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][15] r_sram_bank_reg_2__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][14] r_sram_bank_reg_2__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][13] r_sram_bank_reg_2__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][12] r_sram_bank_reg_2__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][11] r_sram_bank_reg_2__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][10] r_sram_bank_reg_2__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][9] r_sram_bank_reg_2__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][8] r_sram_bank_reg_2__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][31] r_sram_bank_reg_3__31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][30] r_sram_bank_reg_3__30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][29] r_sram_bank_reg_3__29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][28] r_sram_bank_reg_3__28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][27] r_sram_bank_reg_3__27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][26] r_sram_bank_reg_3__26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][25] r_sram_bank_reg_3__25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][24] r_sram_bank_reg_3__24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][23] r_sram_bank_reg_3__23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][22] r_sram_bank_reg_3__22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][21] r_sram_bank_reg_3__21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][20] r_sram_bank_reg_3__20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][19] r_sram_bank_reg_3__19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][18] r_sram_bank_reg_3__18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][17] r_sram_bank_reg_3__17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][16] r_sram_bank_reg_3__16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][15] r_sram_bank_reg_3__15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][14] r_sram_bank_reg_3__14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][13] r_sram_bank_reg_3__13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][12] r_sram_bank_reg_3__12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][11] r_sram_bank_reg_3__11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][10] r_sram_bank_reg_3__10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][9] r_sram_bank_reg_3__9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][8] r_sram_bank_reg_3__8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[31] r_o_rd_data_reg_31_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[30] r_o_rd_data_reg_30_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[29] r_o_rd_data_reg_29_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[28] r_o_rd_data_reg_28_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[27] r_o_rd_data_reg_27_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[26] r_o_rd_data_reg_26_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[25] r_o_rd_data_reg_25_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[24] r_o_rd_data_reg_24_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[23] r_o_rd_data_reg_23_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[22] r_o_rd_data_reg_22_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[21] r_o_rd_data_reg_21_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[20] r_o_rd_data_reg_20_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[19] r_o_rd_data_reg_19_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[18] r_o_rd_data_reg_18_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[17] r_o_rd_data_reg_17_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[16] r_o_rd_data_reg_16_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[15] r_o_rd_data_reg_15_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[14] r_o_rd_data_reg_14_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[13] r_o_rd_data_reg_13_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[12] r_o_rd_data_reg_12_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[11] r_o_rd_data_reg_11_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[10] r_o_rd_data_reg_10_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[9] r_o_rd_data_reg_9_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[8] r_o_rd_data_reg_8_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][31] r_sram_bank[127]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][30] r_sram_bank[126]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][29] r_sram_bank[125]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][28] r_sram_bank[124]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][27] r_sram_bank[123]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][26] r_sram_bank[122]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][25] r_sram_bank[121]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][24] r_sram_bank[120]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][23] r_sram_bank[119]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][22] r_sram_bank[118]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][21] r_sram_bank[117]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][20] r_sram_bank[116]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][19] r_sram_bank[115]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][18] r_sram_bank[114]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][17] r_sram_bank[113]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][16] r_sram_bank[112]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][15] r_sram_bank[111]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][14] r_sram_bank[110]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][13] r_sram_bank[109]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][12] r_sram_bank[108]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][11] r_sram_bank[107]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][10] r_sram_bank[106]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][9] r_sram_bank[105]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][8] r_sram_bank[104]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][7] r_sram_bank[103]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][6] r_sram_bank[102]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][5] r_sram_bank[101]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][4] r_sram_bank[100]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][3] r_sram_bank[99]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][2] r_sram_bank[98]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][1] r_sram_bank[97]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][0] r_sram_bank[96]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][31] r_sram_bank[95]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][30] r_sram_bank[94]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][29] r_sram_bank[93]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][28] r_sram_bank[92]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][27] r_sram_bank[91]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][26] r_sram_bank[90]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][25] r_sram_bank[89]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][24] r_sram_bank[88]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][23] r_sram_bank[87]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][22] r_sram_bank[86]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][21] r_sram_bank[85]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][20] r_sram_bank[84]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][19] r_sram_bank[83]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][18] r_sram_bank[82]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][17] r_sram_bank[81]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][16] r_sram_bank[80]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][15] r_sram_bank[79]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][14] r_sram_bank[78]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][13] r_sram_bank[77]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][12] r_sram_bank[76]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][11] r_sram_bank[75]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][10] r_sram_bank[74]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][9] r_sram_bank[73]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][8] r_sram_bank[72]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][7] r_sram_bank[71]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][6] r_sram_bank[70]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][5] r_sram_bank[69]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][4] r_sram_bank[68]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][3] r_sram_bank[67]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][2] r_sram_bank[66]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][1] r_sram_bank[65]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][0] r_sram_bank[64]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][31] r_sram_bank[63]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][30] r_sram_bank[62]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][29] r_sram_bank[61]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][28] r_sram_bank[60]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][27] r_sram_bank[59]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][26] r_sram_bank[58]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][25] r_sram_bank[57]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][24] r_sram_bank[56]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][23] r_sram_bank[55]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][22] r_sram_bank[54]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][21] r_sram_bank[53]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][20] r_sram_bank[52]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][19] r_sram_bank[51]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][18] r_sram_bank[50]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][17] r_sram_bank[49]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][16] r_sram_bank[48]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][15] r_sram_bank[47]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][14] r_sram_bank[46]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][13] r_sram_bank[45]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][12] r_sram_bank[44]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][11] r_sram_bank[43]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][10] r_sram_bank[42]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][9] r_sram_bank[41]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][8] r_sram_bank[40]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][7] r_sram_bank[39]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][6] r_sram_bank[38]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][5] r_sram_bank[37]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][4] r_sram_bank[36]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][3] r_sram_bank[35]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][2] r_sram_bank[34]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][1] r_sram_bank[33]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][0] r_sram_bank[32]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][31] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][30] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][29] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][28] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][27] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][26] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][25] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][24] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][23] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][22] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][21] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][20] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][19] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][18] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][17] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][16] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][15] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][14] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][13] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][12] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][11] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][10] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][9] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][8] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH32_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][0] r_sram_bank[0]
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[63] o_data_bus_inner_reg_63_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[62] o_data_bus_inner_reg_62_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[61] o_data_bus_inner_reg_61_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[60] o_data_bus_inner_reg_60_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[59] o_data_bus_inner_reg_59_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[58] o_data_bus_inner_reg_58_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[57] o_data_bus_inner_reg_57_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[56] o_data_bus_inner_reg_56_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[55] o_data_bus_inner_reg_55_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[54] o_data_bus_inner_reg_54_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[53] o_data_bus_inner_reg_53_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[52] o_data_bus_inner_reg_52_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[51] o_data_bus_inner_reg_51_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[50] o_data_bus_inner_reg_50_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[49] o_data_bus_inner_reg_49_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[48] o_data_bus_inner_reg_48_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[47] o_data_bus_inner_reg_47_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[46] o_data_bus_inner_reg_46_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[45] o_data_bus_inner_reg_45_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[44] o_data_bus_inner_reg_44_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[43] o_data_bus_inner_reg_43_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[42] o_data_bus_inner_reg_42_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[41] o_data_bus_inner_reg_41_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[40] o_data_bus_inner_reg_40_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[39] o_data_bus_inner_reg_39_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[38] o_data_bus_inner_reg_38_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[37] o_data_bus_inner_reg_37_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[36] o_data_bus_inner_reg_36_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[35] o_data_bus_inner_reg_35_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[34] o_data_bus_inner_reg_34_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[33] o_data_bus_inner_reg_33_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[32] o_data_bus_inner_reg_32_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[31] o_data_bus_inner_reg_31_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[30] o_data_bus_inner_reg_30_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[29] o_data_bus_inner_reg_29_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[28] o_data_bus_inner_reg_28_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[27] o_data_bus_inner_reg_27_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[26] o_data_bus_inner_reg_26_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[25] o_data_bus_inner_reg_25_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[24] o_data_bus_inner_reg_24_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[23] o_data_bus_inner_reg_23_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[22] o_data_bus_inner_reg_22_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[21] o_data_bus_inner_reg_21_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[20] o_data_bus_inner_reg_20_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[19] o_data_bus_inner_reg_19_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[18] o_data_bus_inner_reg_18_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[17] o_data_bus_inner_reg_17_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[16] o_data_bus_inner_reg_16_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[15] o_data_bus_inner_reg_15_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[14] o_data_bus_inner_reg_14_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[13] o_data_bus_inner_reg_13_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[12] o_data_bus_inner_reg_12_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[11] o_data_bus_inner_reg_11_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[10] o_data_bus_inner_reg_10_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[9] o_data_bus_inner_reg_9_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[8] o_data_bus_inner_reg_8_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[7] o_data_bus_inner_reg_7_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[6] o_data_bus_inner_reg_6_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[5] o_data_bus_inner_reg_5_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[4] o_data_bus_inner_reg_4_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[3] o_data_bus_inner_reg_3_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[2] o_data_bus_inner_reg_2_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[1] o_data_bus_inner_reg_1_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_data_bus_inner_reg[0] o_data_bus_inner_reg_0_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_valid_inner_reg[1] o_valid_inner_reg_1_
birrd_2x2_simple_last_cmd_flow_seq_32_2_00000002_0 cell o_valid_inner_reg[0] o_valid_inner_reg_0_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[63] o_data_bus_inner_reg_63_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[62] o_data_bus_inner_reg_62_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[61] o_data_bus_inner_reg_61_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[60] o_data_bus_inner_reg_60_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[59] o_data_bus_inner_reg_59_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[58] o_data_bus_inner_reg_58_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[57] o_data_bus_inner_reg_57_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[56] o_data_bus_inner_reg_56_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[55] o_data_bus_inner_reg_55_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[54] o_data_bus_inner_reg_54_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[53] o_data_bus_inner_reg_53_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[52] o_data_bus_inner_reg_52_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[51] o_data_bus_inner_reg_51_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[50] o_data_bus_inner_reg_50_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[49] o_data_bus_inner_reg_49_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[48] o_data_bus_inner_reg_48_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[47] o_data_bus_inner_reg_47_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[46] o_data_bus_inner_reg_46_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[45] o_data_bus_inner_reg_45_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[44] o_data_bus_inner_reg_44_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[43] o_data_bus_inner_reg_43_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[42] o_data_bus_inner_reg_42_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[41] o_data_bus_inner_reg_41_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[40] o_data_bus_inner_reg_40_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[39] o_data_bus_inner_reg_39_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[38] o_data_bus_inner_reg_38_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[37] o_data_bus_inner_reg_37_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[36] o_data_bus_inner_reg_36_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[35] o_data_bus_inner_reg_35_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[34] o_data_bus_inner_reg_34_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[33] o_data_bus_inner_reg_33_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[32] o_data_bus_inner_reg_32_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[31] o_data_bus_inner_reg_31_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[30] o_data_bus_inner_reg_30_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[29] o_data_bus_inner_reg_29_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[28] o_data_bus_inner_reg_28_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[27] o_data_bus_inner_reg_27_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[26] o_data_bus_inner_reg_26_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[25] o_data_bus_inner_reg_25_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[24] o_data_bus_inner_reg_24_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[23] o_data_bus_inner_reg_23_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[22] o_data_bus_inner_reg_22_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[21] o_data_bus_inner_reg_21_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[20] o_data_bus_inner_reg_20_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[19] o_data_bus_inner_reg_19_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[18] o_data_bus_inner_reg_18_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[17] o_data_bus_inner_reg_17_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[16] o_data_bus_inner_reg_16_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[15] o_data_bus_inner_reg_15_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[14] o_data_bus_inner_reg_14_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[13] o_data_bus_inner_reg_13_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[12] o_data_bus_inner_reg_12_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[11] o_data_bus_inner_reg_11_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[10] o_data_bus_inner_reg_10_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[9] o_data_bus_inner_reg_9_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[8] o_data_bus_inner_reg_8_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[7] o_data_bus_inner_reg_7_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[6] o_data_bus_inner_reg_6_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[5] o_data_bus_inner_reg_5_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[4] o_data_bus_inner_reg_4_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[3] o_data_bus_inner_reg_3_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[2] o_data_bus_inner_reg_2_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[1] o_data_bus_inner_reg_1_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_data_bus_inner_reg[0] o_data_bus_inner_reg_0_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_valid_inner_reg[1] o_valid_inner_reg_1_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_valid_inner_reg[0] o_valid_inner_reg_0_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_cmd_inner_reg[3] o_cmd_inner_reg_3_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_cmd_inner_reg[2] o_cmd_inner_reg_2_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_cmd_inner_reg[1] o_cmd_inner_reg_1_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH6_0 cell o_cmd_inner_reg[0] o_cmd_inner_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][7] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][6] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][5] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][4] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][3] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][2] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][1] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[0][0] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][7] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][6] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][5] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][4] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][3] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][2] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][1] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[1][0] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][7] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][6] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][5] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][4] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][3] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][2] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][1] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[2][0] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_0 net r_sram_bank[3][0] r_sram_bank[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][7] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][6] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][5] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][4] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][3] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][2] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][1] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[0][0] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][7] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][6] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][5] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][4] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][3] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][2] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][1] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[1][0] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][7] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][6] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][5] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][4] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][3] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][2] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][1] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[2][0] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_1 net r_sram_bank[3][0] r_sram_bank[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][7] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][6] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][5] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][4] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][3] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][2] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][1] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[0][0] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][7] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][6] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][5] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][4] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][3] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][2] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][1] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[1][0] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][7] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][6] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][5] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][4] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][3] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][2] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][1] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[2][0] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_2 net r_sram_bank[3][0] r_sram_bank[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][7] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][6] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][5] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][4] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][3] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][2] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][1] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[0][0] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][7] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][6] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][5] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][4] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][3] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][2] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][1] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[1][0] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][7] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][6] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][5] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][4] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][3] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][2] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][1] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[2][0] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_3 net r_sram_bank[3][0] r_sram_bank[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][7] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][6] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][5] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][4] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][3] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][2] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][1] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[0][0] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][7] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][6] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][5] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][4] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][3] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][2] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][1] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[1][0] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][7] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][6] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][5] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][4] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][3] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][2] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][1] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[2][0] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_4 net r_sram_bank[3][0] r_sram_bank[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][7] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][6] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][5] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][4] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][3] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][2] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][1] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[0][0] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][7] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][6] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][5] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][4] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][3] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][2] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][1] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[1][0] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][7] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][6] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][5] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][4] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][3] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][2] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][1] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[2][0] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_5 net r_sram_bank[3][0] r_sram_bank[0]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[0][7] r_sram_bank_reg_0__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[0][6] r_sram_bank_reg_0__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[0][5] r_sram_bank_reg_0__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[0][4] r_sram_bank_reg_0__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[0][3] r_sram_bank_reg_0__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[0][2] r_sram_bank_reg_0__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[0][1] r_sram_bank_reg_0__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[0][0] r_sram_bank_reg_0__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[1][7] r_sram_bank_reg_1__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[1][6] r_sram_bank_reg_1__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[1][5] r_sram_bank_reg_1__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[1][4] r_sram_bank_reg_1__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[1][3] r_sram_bank_reg_1__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[1][2] r_sram_bank_reg_1__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[1][1] r_sram_bank_reg_1__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[1][0] r_sram_bank_reg_1__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[2][7] r_sram_bank_reg_2__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[2][6] r_sram_bank_reg_2__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[2][5] r_sram_bank_reg_2__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[2][4] r_sram_bank_reg_2__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[2][3] r_sram_bank_reg_2__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[2][2] r_sram_bank_reg_2__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[2][1] r_sram_bank_reg_2__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[2][0] r_sram_bank_reg_2__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[3][7] r_sram_bank_reg_3__7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[3][6] r_sram_bank_reg_3__6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[3][5] r_sram_bank_reg_3__5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[3][4] r_sram_bank_reg_3__4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[3][3] r_sram_bank_reg_3__3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[3][2] r_sram_bank_reg_3__2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[3][1] r_sram_bank_reg_3__1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_sram_bank_reg[3][0] r_sram_bank_reg_3__0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_o_rd_data_reg[7] r_o_rd_data_reg_7_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_o_rd_data_reg[6] r_o_rd_data_reg_6_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_o_rd_data_reg[5] r_o_rd_data_reg_5_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_o_rd_data_reg[4] r_o_rd_data_reg_4_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_o_rd_data_reg[3] r_o_rd_data_reg_3_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_o_rd_data_reg[2] r_o_rd_data_reg_2_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_o_rd_data_reg[1] r_o_rd_data_reg_1_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 cell r_o_rd_data_reg[0] r_o_rd_data_reg_0_
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[0][7] r_sram_bank[31]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[0][6] r_sram_bank[30]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[0][5] r_sram_bank[29]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[0][4] r_sram_bank[28]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[0][3] r_sram_bank[27]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[0][2] r_sram_bank[26]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[0][1] r_sram_bank[25]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[0][0] r_sram_bank[24]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[1][7] r_sram_bank[23]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[1][6] r_sram_bank[22]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[1][5] r_sram_bank[21]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[1][4] r_sram_bank[20]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[1][3] r_sram_bank[19]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[1][2] r_sram_bank[18]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[1][1] r_sram_bank[17]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[1][0] r_sram_bank[16]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[2][7] r_sram_bank[15]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[2][6] r_sram_bank[14]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[2][5] r_sram_bank[13]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[2][4] r_sram_bank[12]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[2][3] r_sram_bank[11]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[2][2] r_sram_bank[10]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[2][1] r_sram_bank[9]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[2][0] r_sram_bank[8]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[3][7] r_sram_bank[7]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[3][6] r_sram_bank[6]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[3][5] r_sram_bank[5]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[3][4] r_sram_bank[4]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[3][3] r_sram_bank[3]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[3][2] r_sram_bank[2]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[3][1] r_sram_bank[1]
sram_bank_sp_SRAM_BANK_DATA_WIDTH8_SRAM_BANK_ADDR_WIDTH2_SRAM_BANK_DEPTH4_6 net r_sram_bank[3][0] r_sram_bank[0]
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[31] o_data_bus_inner_reg_31_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[30] o_data_bus_inner_reg_30_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[29] o_data_bus_inner_reg_29_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[28] o_data_bus_inner_reg_28_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[27] o_data_bus_inner_reg_27_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[26] o_data_bus_inner_reg_26_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[25] o_data_bus_inner_reg_25_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[24] o_data_bus_inner_reg_24_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[23] o_data_bus_inner_reg_23_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[22] o_data_bus_inner_reg_22_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[21] o_data_bus_inner_reg_21_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[20] o_data_bus_inner_reg_20_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[19] o_data_bus_inner_reg_19_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[18] o_data_bus_inner_reg_18_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[17] o_data_bus_inner_reg_17_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[16] o_data_bus_inner_reg_16_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[15] o_data_bus_inner_reg_15_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[14] o_data_bus_inner_reg_14_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[13] o_data_bus_inner_reg_13_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[12] o_data_bus_inner_reg_12_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[11] o_data_bus_inner_reg_11_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[10] o_data_bus_inner_reg_10_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[9] o_data_bus_inner_reg_9_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[8] o_data_bus_inner_reg_8_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[7] o_data_bus_inner_reg_7_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[6] o_data_bus_inner_reg_6_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[5] o_data_bus_inner_reg_5_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[4] o_data_bus_inner_reg_4_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[3] o_data_bus_inner_reg_3_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[2] o_data_bus_inner_reg_2_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[1] o_data_bus_inner_reg_1_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_0 cell o_data_bus_inner_reg[0] o_data_bus_inner_reg_0_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[31] o_data_bus_inner_reg_31_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[30] o_data_bus_inner_reg_30_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[29] o_data_bus_inner_reg_29_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[28] o_data_bus_inner_reg_28_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[27] o_data_bus_inner_reg_27_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[26] o_data_bus_inner_reg_26_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[25] o_data_bus_inner_reg_25_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[24] o_data_bus_inner_reg_24_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[23] o_data_bus_inner_reg_23_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[22] o_data_bus_inner_reg_22_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[21] o_data_bus_inner_reg_21_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[20] o_data_bus_inner_reg_20_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[19] o_data_bus_inner_reg_19_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[18] o_data_bus_inner_reg_18_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[17] o_data_bus_inner_reg_17_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[16] o_data_bus_inner_reg_16_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[15] o_data_bus_inner_reg_15_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[14] o_data_bus_inner_reg_14_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[13] o_data_bus_inner_reg_13_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[12] o_data_bus_inner_reg_12_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[11] o_data_bus_inner_reg_11_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[10] o_data_bus_inner_reg_10_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[9] o_data_bus_inner_reg_9_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[8] o_data_bus_inner_reg_8_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[7] o_data_bus_inner_reg_7_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[6] o_data_bus_inner_reg_6_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[5] o_data_bus_inner_reg_5_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[4] o_data_bus_inner_reg_4_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[3] o_data_bus_inner_reg_3_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[2] o_data_bus_inner_reg_2_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[1] o_data_bus_inner_reg_1_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_1 cell o_data_bus_inner_reg[0] o_data_bus_inner_reg_0_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[31] o_data_bus_inner_reg_31_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[30] o_data_bus_inner_reg_30_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[29] o_data_bus_inner_reg_29_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[28] o_data_bus_inner_reg_28_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[27] o_data_bus_inner_reg_27_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[26] o_data_bus_inner_reg_26_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[25] o_data_bus_inner_reg_25_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[24] o_data_bus_inner_reg_24_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[23] o_data_bus_inner_reg_23_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[22] o_data_bus_inner_reg_22_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[21] o_data_bus_inner_reg_21_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[20] o_data_bus_inner_reg_20_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[19] o_data_bus_inner_reg_19_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[18] o_data_bus_inner_reg_18_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[17] o_data_bus_inner_reg_17_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[16] o_data_bus_inner_reg_16_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[15] o_data_bus_inner_reg_15_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[14] o_data_bus_inner_reg_14_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[13] o_data_bus_inner_reg_13_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[12] o_data_bus_inner_reg_12_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[11] o_data_bus_inner_reg_11_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[10] o_data_bus_inner_reg_10_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[9] o_data_bus_inner_reg_9_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[8] o_data_bus_inner_reg_8_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[7] o_data_bus_inner_reg_7_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[6] o_data_bus_inner_reg_6_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[5] o_data_bus_inner_reg_5_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[4] o_data_bus_inner_reg_4_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[3] o_data_bus_inner_reg_3_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[2] o_data_bus_inner_reg_2_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[1] o_data_bus_inner_reg_1_
o_bus_autopick_seq_NUM_INPUT_DATA4_DATA_WIDTH32_2 cell o_data_bus_inner_reg[0] o_data_bus_inner_reg_0_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[63] o_data_bus_inner_reg_63_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[62] o_data_bus_inner_reg_62_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[61] o_data_bus_inner_reg_61_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[60] o_data_bus_inner_reg_60_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[59] o_data_bus_inner_reg_59_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[58] o_data_bus_inner_reg_58_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[57] o_data_bus_inner_reg_57_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[56] o_data_bus_inner_reg_56_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[55] o_data_bus_inner_reg_55_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[54] o_data_bus_inner_reg_54_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[53] o_data_bus_inner_reg_53_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[52] o_data_bus_inner_reg_52_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[51] o_data_bus_inner_reg_51_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[50] o_data_bus_inner_reg_50_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[49] o_data_bus_inner_reg_49_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[48] o_data_bus_inner_reg_48_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[47] o_data_bus_inner_reg_47_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[46] o_data_bus_inner_reg_46_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[45] o_data_bus_inner_reg_45_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[44] o_data_bus_inner_reg_44_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[43] o_data_bus_inner_reg_43_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[42] o_data_bus_inner_reg_42_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[41] o_data_bus_inner_reg_41_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[40] o_data_bus_inner_reg_40_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[39] o_data_bus_inner_reg_39_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[38] o_data_bus_inner_reg_38_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[37] o_data_bus_inner_reg_37_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[36] o_data_bus_inner_reg_36_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[35] o_data_bus_inner_reg_35_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[34] o_data_bus_inner_reg_34_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[33] o_data_bus_inner_reg_33_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[32] o_data_bus_inner_reg_32_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[31] o_data_bus_inner_reg_31_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[30] o_data_bus_inner_reg_30_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[29] o_data_bus_inner_reg_29_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[28] o_data_bus_inner_reg_28_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[27] o_data_bus_inner_reg_27_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[26] o_data_bus_inner_reg_26_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[25] o_data_bus_inner_reg_25_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[24] o_data_bus_inner_reg_24_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[23] o_data_bus_inner_reg_23_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[22] o_data_bus_inner_reg_22_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[21] o_data_bus_inner_reg_21_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[20] o_data_bus_inner_reg_20_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[19] o_data_bus_inner_reg_19_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[18] o_data_bus_inner_reg_18_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[17] o_data_bus_inner_reg_17_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[16] o_data_bus_inner_reg_16_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[15] o_data_bus_inner_reg_15_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[14] o_data_bus_inner_reg_14_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[13] o_data_bus_inner_reg_13_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[12] o_data_bus_inner_reg_12_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[11] o_data_bus_inner_reg_11_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[10] o_data_bus_inner_reg_10_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[9] o_data_bus_inner_reg_9_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[8] o_data_bus_inner_reg_8_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[7] o_data_bus_inner_reg_7_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[6] o_data_bus_inner_reg_6_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[5] o_data_bus_inner_reg_5_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[4] o_data_bus_inner_reg_4_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[3] o_data_bus_inner_reg_3_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[2] o_data_bus_inner_reg_2_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[1] o_data_bus_inner_reg_1_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_data_bus_inner_reg[0] o_data_bus_inner_reg_0_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_valid_inner_reg[1] o_valid_inner_reg_1_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_valid_inner_reg[0] o_valid_inner_reg_0_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_cmd_inner_reg[1] o_cmd_inner_reg_1_
birrd_2x2_simple_cmd_flow_seq_DATA_WIDTH32_COMMAND_WIDTH2_IN_COMMAND_WIDTH4_0 cell o_cmd_inner_reg[0] o_cmd_inner_reg_0_
1
# write output files
write_file -hierarchy -format verilog -output ../outputs/${TOP_DESIGN}.g.v
Writing verilog file '/usr/scratch/anirudh/lambda__git/lambda/lambda/syn/RTL/sandbox/lambda_pnr_experiments/top/outputs/feather_top.g.v'.
1
write_file -hierarchy -format ddc -output ../outputs/${TOP_DESIGN}.ddc
Writing ddc file '../outputs/feather_top.ddc'.
1
write_sdf ../outputs/${TOP_DESIGN}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/usr/scratch/anirudh/lambda__git/lambda/lambda/syn/RTL/sandbox/lambda_pnr_experiments/top/outputs/feather_top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'feather_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write_sdc ../outputs/${TOP_DESIGN}.sdc
1
# write reports
report_timing > ../reports/${TOP_DESIGN}_timing.rpt
report_area -designware > ../reports/${TOP_DESIGN}_dw_area.rpt
report_area -hierarchy > ../reports/${TOP_DESIGN}_area.rpt
report_power -hierarchy > ../reports/${TOP_DESIGN}_power.rpt
exit

Memory usage for this session 634 Mbytes.
Memory usage for this session including child processes 634 Mbytes.
CPU usage for this session 152 seconds ( 0.04 hours ).
Elapsed time for this session 156 seconds ( 0.04 hours ).

Thank you...

