Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  9 14:04:50 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (261)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (888)
5. checking no_input_delay (20)
6. checking no_output_delay (19)
7. checking multiple_clock (362)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (261)
--------------------------
 There are 125 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (888)
--------------------------------------------------
 There are 888 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (362)
--------------------------------
 There are 362 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.721        0.000                      0                 1846        0.051        0.000                      0                 1846        3.000        0.000                       0                   370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_100Mhz_clk_wiz_1    {0.000 5.000}      10.000          100.000         
  clk_25Mhz_clk_wiz_1     {0.000 19.789}     39.579          25.266          
  clkfbout_clk_wiz_1      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_100Mhz_clk_wiz_1_1  {0.000 5.000}      10.000          100.000         
  clk_25Mhz_clk_wiz_1_1   {0.000 19.789}     39.579          25.266          
  clkfbout_clk_wiz_1_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100Mhz_clk_wiz_1          5.721        0.000                      0                  103        0.209        0.000                      0                  103        4.500        0.000                       0                    63  
  clk_25Mhz_clk_wiz_1          28.282        0.000                      0                 1743        0.136        0.000                      0                 1743       18.539        0.000                       0                   303  
  clkfbout_clk_wiz_1                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100Mhz_clk_wiz_1_1        5.722        0.000                      0                  103        0.209        0.000                      0                  103        4.500        0.000                       0                    63  
  clk_25Mhz_clk_wiz_1_1        28.285        0.000                      0                 1743        0.136        0.000                      0                 1743       18.539        0.000                       0                   303  
  clkfbout_clk_wiz_1_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100Mhz_clk_wiz_1_1  clk_100Mhz_clk_wiz_1          5.721        0.000                      0                  103        0.141        0.000                      0                  103  
clk_25Mhz_clk_wiz_1_1   clk_25Mhz_clk_wiz_1          28.282        0.000                      0                 1743        0.051        0.000                      0                 1743  
clk_100Mhz_clk_wiz_1    clk_100Mhz_clk_wiz_1_1        5.721        0.000                      0                  103        0.141        0.000                      0                  103  
clk_25Mhz_clk_wiz_1     clk_25Mhz_clk_wiz_1_1        28.282        0.000                      0                 1743        0.051        0.000                      0                 1743  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_1
  To Clock:  clk_100Mhz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        5.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.962ns (28.547%)  route 2.408ns (71.453%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    -0.893    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/Q
                         net (fo=7, routed)           1.084     0.647    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.152     0.799 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_23/O
                         net (fo=1, routed)           0.652     1.451    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_23_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.354     1.805 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_16/O
                         net (fo=1, routed)           0.672     2.477    U_OV7670_Master_n_4
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.474     8.479    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.562     9.040    
                         clock uncertainty           -0.068     8.972    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774     8.198    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -2.477    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.952ns (24.505%)  route 2.933ns (75.495%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.621    -0.891    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.811     0.376    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.124     0.500 f  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.587     1.087    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.211 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.588     1.799    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.124     1.923 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4/O
                         net (fo=1, routed)           0.568     2.491    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124     2.615 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.994    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.578     9.087    
                         clock uncertainty           -0.068     9.019    
    SLICE_X5Y89          FDSE (Setup_fdse_C_CE)      -0.205     8.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.952ns (24.505%)  route 2.933ns (75.495%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.621    -0.891    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.811     0.376    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.124     0.500 f  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.587     1.087    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.211 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.588     1.799    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.124     1.923 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4/O
                         net (fo=1, routed)           0.568     2.491    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124     2.615 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.994    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.578     9.087    
                         clock uncertainty           -0.068     9.019    
    SLICE_X5Y89          FDSE (Setup_fdse_C_CE)      -0.205     8.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.627ns (40.492%)  route 2.391ns (59.508%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.596    -0.915    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882    -0.033 r  r_sda_reg_i_14/DOADO[14]
                         net (fo=1, routed)           1.182     1.149    U_OV7670_Master/U_SCCB_controlUnit/DOADO[14]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.273 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13/O
                         net (fo=1, routed)           0.000     1.273    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13_n_0
    SLICE_X8Y86          MUXF7 (Prop_muxf7_I1_O)      0.214     1.487 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9/O
                         net (fo=1, routed)           0.000     1.487    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9_n_0
    SLICE_X8Y86          MUXF8 (Prop_muxf8_I1_O)      0.088     1.575 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.685     2.260    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.319     2.579 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.524     3.103    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.562     9.071    
                         clock uncertainty           -0.068     9.003    
    SLICE_X5Y89          FDSE (Setup_fdse_C_D)       -0.067     8.936    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.952ns (26.721%)  route 2.611ns (73.279%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.618    -0.894    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y86          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/Q
                         net (fo=13, routed)          0.850     0.412    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.124     0.536 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4/O
                         net (fo=3, routed)           0.453     0.989    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.113 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3/O
                         net (fo=2, routed)           0.312     1.425    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.549 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1/O
                         net (fo=8, routed)           0.431     1.980    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1_n_0
    SLICE_X7Y87          LUT2 (Prop_lut2_I1_O)        0.124     2.104 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_15/O
                         net (fo=1, routed)           0.565     2.669    U_OV7670_Master_n_2
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.474     8.479    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.562     9.040    
                         clock uncertainty           -0.068     8.972    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.529    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.627ns (42.304%)  route 2.219ns (57.696%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.596    -0.915    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882    -0.033 r  r_sda_reg_i_14/DOADO[14]
                         net (fo=1, routed)           1.182     1.149    U_OV7670_Master/U_SCCB_controlUnit/DOADO[14]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.273 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13/O
                         net (fo=1, routed)           0.000     1.273    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13_n_0
    SLICE_X8Y86          MUXF7 (Prop_muxf7_I1_O)      0.214     1.487 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9/O
                         net (fo=1, routed)           0.000     1.487    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9_n_0
    SLICE_X8Y86          MUXF8 (Prop_muxf8_I1_O)      0.088     1.575 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.685     2.260    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.319     2.579 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.352     2.931    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.562     9.071    
                         clock uncertainty           -0.068     9.003    
    SLICE_X5Y89          FDSE (Setup_fdse_C_D)       -0.081     8.922    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.948ns (26.084%)  route 2.686ns (73.916%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.287     2.103    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.120     2.223 r  U_btn_debounce/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.522     2.746    U_btn_debounce/counter_next[1]
    SLICE_X2Y85          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.504     8.508    U_btn_debounce/clk_100Mhz
    SLICE_X2Y85          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.068     9.016    
    SLICE_X2Y85          FDCE (Setup_fdce_C_D)       -0.262     8.754    U_btn_debounce/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.952ns (25.503%)  route 2.781ns (74.497%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.903     2.720    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.124     2.844 r  U_btn_debounce/counter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.844    U_btn_debounce/counter_next[14]
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.506     8.510    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
                         clock pessimism              0.601     9.111    
                         clock uncertainty           -0.068     9.043    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.031     9.074    U_btn_debounce/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.978ns (26.019%)  route 2.781ns (73.981%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.903     2.720    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.150     2.870 r  U_btn_debounce/counter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     2.870    U_btn_debounce/counter_next[16]
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.506     8.510    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/C
                         clock pessimism              0.601     9.111    
                         clock uncertainty           -0.068     9.043    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.075     9.118    U_btn_debounce/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -2.870    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.952ns (26.489%)  route 2.642ns (73.511%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.765     2.581    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.705 r  U_btn_debounce/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.705    U_btn_debounce/counter_next[10]
    SLICE_X3Y87          FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_btn_debounce/clk_100Mhz
    SLICE_X3Y87          FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/C
                         clock pessimism              0.576     9.085    
                         clock uncertainty           -0.068     9.017    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.029     9.046    U_btn_debounce/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  6.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.339%)  route 0.139ns (49.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.589    -0.592    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.139    -0.312    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.830    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.071    -0.521    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.685%)  route 0.144ns (43.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/Q
                         net (fo=14, routed)          0.144    -0.306    U_OV7670_Master/U_SCCB_controlUnit/scl_state[0]
    SLICE_X5Y90          LUT5 (Prop_lut5_I1_O)        0.048    -0.258 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.105    -0.473    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.467%)  route 0.149ns (44.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.588    -0.593    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/Q
                         net (fo=7, routed)           0.149    -0.303    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1_n_0
    SLICE_X5Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.858    -0.832    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.091    -0.489    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.720%)  route 0.191ns (50.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.587    -0.594    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y85          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.262    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.048    -0.214 r  U_OV7670_Master/U_I2C_clk_gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U_OV7670_Master/U_I2C_clk_gen/counter_0[3]
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.856    -0.833    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.131    -0.448    U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.672%)  route 0.154ns (45.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/Q
                         net (fo=14, routed)          0.154    -0.296    U_OV7670_Master/U_SCCB_controlUnit/scl_state[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.045    -0.251 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[1]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092    -0.486    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.833%)  route 0.153ns (45.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/Q
                         net (fo=14, routed)          0.153    -0.297    U_OV7670_Master/U_SCCB_controlUnit/scl_state[2]
    SLICE_X4Y90          LUT5 (Prop_lut5_I2_O)        0.045    -0.252 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[0]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.091    -0.487    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.320%)  route 0.191ns (50.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.587    -0.594    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y85          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.262    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X6Y86          LUT3 (Prop_lut3_I2_O)        0.045    -0.217 r  U_OV7670_Master/U_I2C_clk_gen/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U_OV7670_Master/U_I2C_clk_gen/counter_0[2]
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.856    -0.833    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.120    -0.459    U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.887%)  route 0.166ns (47.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/Q
                         net (fo=14, routed)          0.166    -0.285    U_OV7670_Master/U_SCCB_controlUnit/scl_state[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.830    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y88          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/C
                         clock pessimism              0.254    -0.576    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.092    -0.484    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.803%)  route 0.195ns (51.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.587    -0.594    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y85          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.195    -0.258    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X6Y86          LUT3 (Prop_lut3_I1_O)        0.045    -0.213 r  U_OV7670_Master/U_I2C_clk_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    U_OV7670_Master/U_I2C_clk_gen/counter_0[1]
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.856    -0.833    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.121    -0.458    U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X7Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/Q
                         net (fo=7, routed)           0.157    -0.293    U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X7Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.092    -0.499    U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34     r_sda_reg_i_14/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    U_clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y88      U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y88      U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y88      U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      U_OV7670_Master/U_SCCB_controlUnit/initProcess_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      U_btn_debounce/counter_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      U_btn_debounce/counter_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      U_btn_debounce/counter_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      U_btn_debounce/counter_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      U_btn_debounce/edge_detect_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y91      U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_1
  To Clock:  clk_25Mhz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       28.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.282ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 4.949ns (48.733%)  route 5.206ns (51.267%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.032 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.636 r  U_Gray_filtering/Grayscale21__0_carry/O[2]
                         net (fo=1, routed)           0.821     5.457    U_Gray_filtering/Grayscale21__0_carry_n_5
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.301     5.758 r  U_Gray_filtering/Grayscale2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.758    U_Gray_filtering/Grayscale2_carry__0_i_4_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.305 r  U_Gray_filtering/Grayscale2_carry__0/O[2]
                         net (fo=1, routed)           0.451     6.756    U_Gray_filtering/C__0[6]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.302     7.058 r  U_Gray_filtering/Grayscale2__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.058    U_Gray_filtering/Grayscale2__29_carry__0_i_3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.701 r  U_Gray_filtering/Grayscale2__29_carry__0/O[3]
                         net (fo=11, routed)          1.539     9.240    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/D
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.448    38.032    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.484    38.515    
                         clock uncertainty           -0.085    38.430    
    SLICE_X42Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.908    37.522    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 28.282    

Slack (MET) :             28.289ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 5.375ns (52.980%)  route 4.770ns (47.020%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          1.075     9.230    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/D
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/WCLK
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.085    38.426    
    SLICE_X42Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.907    37.519    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.519    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 28.289    

Slack (MET) :             28.368ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 5.322ns (52.835%)  route 4.751ns (47.165%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.022 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.816 r  U_Gray_filtering/Grayscale2_carry__1/O[1]
                         net (fo=1, routed)           0.461     7.278    U_Gray_filtering/C__0[9]
    SLICE_X50Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.581 r  U_Gray_filtering/Grayscale2__29_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.581    U_Gray_filtering/Grayscale2__29_carry__1_i_3_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.125 r  U_Gray_filtering/Grayscale2__29_carry__1/O[2]
                         net (fo=11, routed)          1.033     9.158    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/D
    SLICE_X46Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.439    38.022    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/WCLK
    SLICE_X46Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A/CLK
                         clock pessimism              0.491    38.513    
                         clock uncertainty           -0.085    38.427    
    SLICE_X46Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.902    37.525    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.525    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                 28.368    

Slack (MET) :             28.438ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.997ns  (logic 5.375ns (53.768%)  route 4.622ns (46.232%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          0.926     9.081    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/D
    SLICE_X42Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/WCLK
    SLICE_X42Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.085    38.426    
    SLICE_X42Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.907    37.519    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.519    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 28.438    

Slack (MET) :             28.455ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 5.270ns (52.186%)  route 4.828ns (47.814%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.033 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.050 r  U_Gray_filtering/Grayscale2__29_carry__1/O[0]
                         net (fo=11, routed)          1.133     9.183    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/D
    SLICE_X46Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.449    38.033    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/WCLK
    SLICE_X46Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH/CLK
                         clock pessimism              0.484    38.516    
                         clock uncertainty           -0.085    38.431    
    SLICE_X46Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.793    37.638    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH
  -------------------------------------------------------------------
                         required time                         37.638    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                 28.455    

Slack (MET) :             28.541ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.909ns  (logic 5.270ns (53.183%)  route 4.639ns (46.817%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.033 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.050 r  U_Gray_filtering/Grayscale2__29_carry__1/O[0]
                         net (fo=11, routed)          0.944     8.994    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/D
    SLICE_X46Y47         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.449    38.033    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/WCLK
    SLICE_X46Y47         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A/CLK
                         clock pessimism              0.484    38.516    
                         clock uncertainty           -0.085    38.431    
    SLICE_X46Y47         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.896    37.535    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.535    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 28.541    

Slack (MET) :             28.569ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 4.949ns (48.733%)  route 5.206ns (51.267%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.032 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.636 r  U_Gray_filtering/Grayscale21__0_carry/O[2]
                         net (fo=1, routed)           0.821     5.457    U_Gray_filtering/Grayscale21__0_carry_n_5
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.301     5.758 r  U_Gray_filtering/Grayscale2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.758    U_Gray_filtering/Grayscale2_carry__0_i_4_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.305 r  U_Gray_filtering/Grayscale2_carry__0/O[2]
                         net (fo=1, routed)           0.451     6.756    U_Gray_filtering/C__0[6]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.302     7.058 r  U_Gray_filtering/Grayscale2__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.058    U_Gray_filtering/Grayscale2__29_carry__0_i_3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.701 r  U_Gray_filtering/Grayscale2__29_carry__0/O[3]
                         net (fo=11, routed)          1.539     9.240    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/D
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.448    38.032    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.484    38.515    
                         clock uncertainty           -0.085    38.430    
    SLICE_X42Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.621    37.809    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         37.809    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 28.569    

Slack (MET) :             28.570ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 4.949ns (48.733%)  route 5.206ns (51.267%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.032 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.636 r  U_Gray_filtering/Grayscale21__0_carry/O[2]
                         net (fo=1, routed)           0.821     5.457    U_Gray_filtering/Grayscale21__0_carry_n_5
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.301     5.758 r  U_Gray_filtering/Grayscale2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.758    U_Gray_filtering/Grayscale2_carry__0_i_4_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.305 r  U_Gray_filtering/Grayscale2_carry__0/O[2]
                         net (fo=1, routed)           0.451     6.756    U_Gray_filtering/C__0[6]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.302     7.058 r  U_Gray_filtering/Grayscale2__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.058    U_Gray_filtering/Grayscale2__29_carry__0_i_3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.701 r  U_Gray_filtering/Grayscale2__29_carry__0/O[3]
                         net (fo=11, routed)          1.539     9.240    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/D
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.448    38.032    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.484    38.515    
                         clock uncertainty           -0.085    38.430    
    SLICE_X42Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.620    37.810    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         37.810    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 28.570    

Slack (MET) :             28.576ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 5.375ns (52.980%)  route 4.770ns (47.020%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          1.075     9.230    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/D
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/WCLK
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.085    38.426    
    SLICE_X42Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.620    37.806    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         37.806    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 28.576    

Slack (MET) :             28.577ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 5.375ns (52.980%)  route 4.770ns (47.020%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          1.075     9.230    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/D
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/WCLK
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.085    38.426    
    SLICE_X42Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.619    37.807    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         37.807    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 28.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.274    -0.585    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.330    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.274    -0.585    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.330    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/CLK
                         clock pessimism              0.274    -0.585    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.330    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/CLK
                         clock pessimism              0.274    -0.585    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.330    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    -0.581    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.394    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B/CLK
                         clock pessimism              0.274    -0.581    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.394    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C/CLK
                         clock pessimism              0.274    -0.581    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.394    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.581    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.394    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.951%)  route 0.330ns (72.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/Q
                         net (fo=48, routed)          0.330    -0.158    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/A1
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    -0.581    
    SLICE_X42Y48         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.326    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.951%)  route 0.330ns (72.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/Q
                         net (fo=48, routed)          0.330    -0.158    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/A1
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.274    -0.581    
    SLICE_X42Y48         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.326    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25Mhz_clk_wiz_1
Waveform(ns):       { 0.000 19.789 }
Period(ns):         39.579
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X2Y2      U_frame_buffer_top/U_Frame_Buffer1/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X1Y7      U_frame_buffer_top/U_Frame_Buffer1/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X2Y9      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X2Y11     U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X0Y2      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X0Y7      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X2Y5      U_frame_buffer_top/U_Frame_Buffer1/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X1Y12     U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X0Y5      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X1Y1      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.579      173.781    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X56Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X56Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__1/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X56Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X56Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U_clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_1_1
  To Clock:  clk_100Mhz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.962ns (28.547%)  route 2.408ns (71.453%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    -0.893    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/Q
                         net (fo=7, routed)           1.084     0.647    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.152     0.799 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_23/O
                         net (fo=1, routed)           0.652     1.451    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_23_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.354     1.805 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_16/O
                         net (fo=1, routed)           0.672     2.477    U_OV7670_Master_n_4
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.474     8.479    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.562     9.040    
                         clock uncertainty           -0.067     8.973    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774     8.199    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -2.477    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.952ns (24.505%)  route 2.933ns (75.495%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.621    -0.891    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.811     0.376    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.124     0.500 f  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.587     1.087    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.211 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.588     1.799    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.124     1.923 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4/O
                         net (fo=1, routed)           0.568     2.491    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124     2.615 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.994    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.578     9.087    
                         clock uncertainty           -0.067     9.020    
    SLICE_X5Y89          FDSE (Setup_fdse_C_CE)      -0.205     8.815    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.952ns (24.505%)  route 2.933ns (75.495%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.621    -0.891    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.811     0.376    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.124     0.500 f  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.587     1.087    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.211 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.588     1.799    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.124     1.923 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4/O
                         net (fo=1, routed)           0.568     2.491    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124     2.615 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.994    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.578     9.087    
                         clock uncertainty           -0.067     9.020    
    SLICE_X5Y89          FDSE (Setup_fdse_C_CE)      -0.205     8.815    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.627ns (40.492%)  route 2.391ns (59.508%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.596    -0.915    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882    -0.033 r  r_sda_reg_i_14/DOADO[14]
                         net (fo=1, routed)           1.182     1.149    U_OV7670_Master/U_SCCB_controlUnit/DOADO[14]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.273 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13/O
                         net (fo=1, routed)           0.000     1.273    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13_n_0
    SLICE_X8Y86          MUXF7 (Prop_muxf7_I1_O)      0.214     1.487 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9/O
                         net (fo=1, routed)           0.000     1.487    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9_n_0
    SLICE_X8Y86          MUXF8 (Prop_muxf8_I1_O)      0.088     1.575 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.685     2.260    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.319     2.579 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.524     3.103    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.562     9.071    
                         clock uncertainty           -0.067     9.004    
    SLICE_X5Y89          FDSE (Setup_fdse_C_D)       -0.067     8.937    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.952ns (26.721%)  route 2.611ns (73.279%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.618    -0.894    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y86          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/Q
                         net (fo=13, routed)          0.850     0.412    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.124     0.536 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4/O
                         net (fo=3, routed)           0.453     0.989    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.113 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3/O
                         net (fo=2, routed)           0.312     1.425    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.549 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1/O
                         net (fo=8, routed)           0.431     1.980    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1_n_0
    SLICE_X7Y87          LUT2 (Prop_lut2_I1_O)        0.124     2.104 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_15/O
                         net (fo=1, routed)           0.565     2.669    U_OV7670_Master_n_2
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.474     8.479    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.562     9.040    
                         clock uncertainty           -0.067     8.973    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.530    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.627ns (42.304%)  route 2.219ns (57.696%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.596    -0.915    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882    -0.033 r  r_sda_reg_i_14/DOADO[14]
                         net (fo=1, routed)           1.182     1.149    U_OV7670_Master/U_SCCB_controlUnit/DOADO[14]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.273 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13/O
                         net (fo=1, routed)           0.000     1.273    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13_n_0
    SLICE_X8Y86          MUXF7 (Prop_muxf7_I1_O)      0.214     1.487 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9/O
                         net (fo=1, routed)           0.000     1.487    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9_n_0
    SLICE_X8Y86          MUXF8 (Prop_muxf8_I1_O)      0.088     1.575 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.685     2.260    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.319     2.579 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.352     2.931    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.562     9.071    
                         clock uncertainty           -0.067     9.004    
    SLICE_X5Y89          FDSE (Setup_fdse_C_D)       -0.081     8.923    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.948ns (26.084%)  route 2.686ns (73.916%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.287     2.103    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.120     2.223 r  U_btn_debounce/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.522     2.746    U_btn_debounce/counter_next[1]
    SLICE_X2Y85          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.504     8.508    U_btn_debounce/clk_100Mhz
    SLICE_X2Y85          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.067     9.017    
    SLICE_X2Y85          FDCE (Setup_fdce_C_D)       -0.262     8.755    U_btn_debounce/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.952ns (25.503%)  route 2.781ns (74.497%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.903     2.720    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.124     2.844 r  U_btn_debounce/counter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.844    U_btn_debounce/counter_next[14]
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.506     8.510    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
                         clock pessimism              0.601     9.111    
                         clock uncertainty           -0.067     9.044    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.031     9.075    U_btn_debounce/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.978ns (26.019%)  route 2.781ns (73.981%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.903     2.720    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.150     2.870 r  U_btn_debounce/counter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     2.870    U_btn_debounce/counter_next[16]
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.506     8.510    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/C
                         clock pessimism              0.601     9.111    
                         clock uncertainty           -0.067     9.044    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.075     9.119    U_btn_debounce/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -2.870    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.952ns (26.489%)  route 2.642ns (73.511%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.765     2.581    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.705 r  U_btn_debounce/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.705    U_btn_debounce/counter_next[10]
    SLICE_X3Y87          FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_btn_debounce/clk_100Mhz
    SLICE_X3Y87          FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/C
                         clock pessimism              0.576     9.085    
                         clock uncertainty           -0.067     9.018    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.029     9.047    U_btn_debounce/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  6.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.339%)  route 0.139ns (49.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.589    -0.592    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.139    -0.312    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.830    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.071    -0.521    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.685%)  route 0.144ns (43.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/Q
                         net (fo=14, routed)          0.144    -0.306    U_OV7670_Master/U_SCCB_controlUnit/scl_state[0]
    SLICE_X5Y90          LUT5 (Prop_lut5_I1_O)        0.048    -0.258 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.105    -0.473    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.467%)  route 0.149ns (44.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.588    -0.593    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/Q
                         net (fo=7, routed)           0.149    -0.303    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1_n_0
    SLICE_X5Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.858    -0.832    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.091    -0.489    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.720%)  route 0.191ns (50.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.587    -0.594    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y85          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.262    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.048    -0.214 r  U_OV7670_Master/U_I2C_clk_gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U_OV7670_Master/U_I2C_clk_gen/counter_0[3]
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.856    -0.833    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.131    -0.448    U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.672%)  route 0.154ns (45.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/Q
                         net (fo=14, routed)          0.154    -0.296    U_OV7670_Master/U_SCCB_controlUnit/scl_state[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.045    -0.251 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[1]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092    -0.486    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.833%)  route 0.153ns (45.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/Q
                         net (fo=14, routed)          0.153    -0.297    U_OV7670_Master/U_SCCB_controlUnit/scl_state[2]
    SLICE_X4Y90          LUT5 (Prop_lut5_I2_O)        0.045    -0.252 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[0]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.091    -0.487    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.320%)  route 0.191ns (50.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.587    -0.594    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y85          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.262    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X6Y86          LUT3 (Prop_lut3_I2_O)        0.045    -0.217 r  U_OV7670_Master/U_I2C_clk_gen/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U_OV7670_Master/U_I2C_clk_gen/counter_0[2]
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.856    -0.833    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.120    -0.459    U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.887%)  route 0.166ns (47.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/Q
                         net (fo=14, routed)          0.166    -0.285    U_OV7670_Master/U_SCCB_controlUnit/scl_state[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.830    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y88          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/C
                         clock pessimism              0.254    -0.576    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.092    -0.484    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.803%)  route 0.195ns (51.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.587    -0.594    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y85          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.195    -0.258    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X6Y86          LUT3 (Prop_lut3_I1_O)        0.045    -0.213 r  U_OV7670_Master/U_I2C_clk_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    U_OV7670_Master/U_I2C_clk_gen/counter_0[1]
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.856    -0.833    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.121    -0.458    U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X7Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/Q
                         net (fo=7, routed)           0.157    -0.293    U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X7Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.092    -0.499    U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34     r_sda_reg_i_14/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    U_clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y88      U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y88      U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y88      U_OV7670_Master/U_SCCB_controlUnit/dataBit_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      U_OV7670_Master/U_SCCB_controlUnit/initProcess_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y88      U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      U_btn_debounce/counter_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      U_btn_debounce/counter_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      U_btn_debounce/counter_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88      U_btn_debounce/counter_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      U_btn_debounce/edge_detect_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y86      U_OV7670_Master/U_I2C_clk_gen/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y85      U_OV7670_Master/U_I2C_clk_gen/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y91      U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_1_1
  To Clock:  clk_25Mhz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       28.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.285ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 4.949ns (48.733%)  route 5.206ns (51.267%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.032 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.636 r  U_Gray_filtering/Grayscale21__0_carry/O[2]
                         net (fo=1, routed)           0.821     5.457    U_Gray_filtering/Grayscale21__0_carry_n_5
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.301     5.758 r  U_Gray_filtering/Grayscale2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.758    U_Gray_filtering/Grayscale2_carry__0_i_4_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.305 r  U_Gray_filtering/Grayscale2_carry__0/O[2]
                         net (fo=1, routed)           0.451     6.756    U_Gray_filtering/C__0[6]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.302     7.058 r  U_Gray_filtering/Grayscale2__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.058    U_Gray_filtering/Grayscale2__29_carry__0_i_3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.701 r  U_Gray_filtering/Grayscale2__29_carry__0/O[3]
                         net (fo=11, routed)          1.539     9.240    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/D
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.448    38.032    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.484    38.515    
                         clock uncertainty           -0.082    38.433    
    SLICE_X42Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.908    37.525    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.525    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 28.285    

Slack (MET) :             28.292ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 5.375ns (52.980%)  route 4.770ns (47.020%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          1.075     9.230    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/D
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/WCLK
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.082    38.429    
    SLICE_X42Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.907    37.522    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 28.292    

Slack (MET) :             28.371ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 5.322ns (52.835%)  route 4.751ns (47.165%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.022 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.816 r  U_Gray_filtering/Grayscale2_carry__1/O[1]
                         net (fo=1, routed)           0.461     7.278    U_Gray_filtering/C__0[9]
    SLICE_X50Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.581 r  U_Gray_filtering/Grayscale2__29_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.581    U_Gray_filtering/Grayscale2__29_carry__1_i_3_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.125 r  U_Gray_filtering/Grayscale2__29_carry__1/O[2]
                         net (fo=11, routed)          1.033     9.158    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/D
    SLICE_X46Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.439    38.022    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/WCLK
    SLICE_X46Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A/CLK
                         clock pessimism              0.491    38.513    
                         clock uncertainty           -0.082    38.430    
    SLICE_X46Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.902    37.528    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.528    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                 28.371    

Slack (MET) :             28.441ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.997ns  (logic 5.375ns (53.768%)  route 4.622ns (46.232%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          0.926     9.081    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/D
    SLICE_X42Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/WCLK
    SLICE_X42Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.082    38.429    
    SLICE_X42Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.907    37.522    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 28.441    

Slack (MET) :             28.458ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 5.270ns (52.186%)  route 4.828ns (47.814%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.033 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.050 r  U_Gray_filtering/Grayscale2__29_carry__1/O[0]
                         net (fo=11, routed)          1.133     9.183    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/D
    SLICE_X46Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.449    38.033    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/WCLK
    SLICE_X46Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH/CLK
                         clock pessimism              0.484    38.516    
                         clock uncertainty           -0.082    38.434    
    SLICE_X46Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.793    37.641    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH
  -------------------------------------------------------------------
                         required time                         37.641    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                 28.458    

Slack (MET) :             28.544ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.909ns  (logic 5.270ns (53.183%)  route 4.639ns (46.817%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.033 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.050 r  U_Gray_filtering/Grayscale2__29_carry__1/O[0]
                         net (fo=11, routed)          0.944     8.994    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/D
    SLICE_X46Y47         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.449    38.033    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/WCLK
    SLICE_X46Y47         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A/CLK
                         clock pessimism              0.484    38.516    
                         clock uncertainty           -0.082    38.434    
    SLICE_X46Y47         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.896    37.538    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.538    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 28.544    

Slack (MET) :             28.572ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 4.949ns (48.733%)  route 5.206ns (51.267%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.032 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.636 r  U_Gray_filtering/Grayscale21__0_carry/O[2]
                         net (fo=1, routed)           0.821     5.457    U_Gray_filtering/Grayscale21__0_carry_n_5
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.301     5.758 r  U_Gray_filtering/Grayscale2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.758    U_Gray_filtering/Grayscale2_carry__0_i_4_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.305 r  U_Gray_filtering/Grayscale2_carry__0/O[2]
                         net (fo=1, routed)           0.451     6.756    U_Gray_filtering/C__0[6]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.302     7.058 r  U_Gray_filtering/Grayscale2__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.058    U_Gray_filtering/Grayscale2__29_carry__0_i_3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.701 r  U_Gray_filtering/Grayscale2__29_carry__0/O[3]
                         net (fo=11, routed)          1.539     9.240    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/D
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.448    38.032    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.484    38.515    
                         clock uncertainty           -0.082    38.433    
    SLICE_X42Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.621    37.812    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         37.812    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 28.572    

Slack (MET) :             28.573ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 4.949ns (48.733%)  route 5.206ns (51.267%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.032 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.636 r  U_Gray_filtering/Grayscale21__0_carry/O[2]
                         net (fo=1, routed)           0.821     5.457    U_Gray_filtering/Grayscale21__0_carry_n_5
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.301     5.758 r  U_Gray_filtering/Grayscale2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.758    U_Gray_filtering/Grayscale2_carry__0_i_4_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.305 r  U_Gray_filtering/Grayscale2_carry__0/O[2]
                         net (fo=1, routed)           0.451     6.756    U_Gray_filtering/C__0[6]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.302     7.058 r  U_Gray_filtering/Grayscale2__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.058    U_Gray_filtering/Grayscale2__29_carry__0_i_3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.701 r  U_Gray_filtering/Grayscale2__29_carry__0/O[3]
                         net (fo=11, routed)          1.539     9.240    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/D
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.448    38.032    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.484    38.515    
                         clock uncertainty           -0.082    38.433    
    SLICE_X42Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.620    37.813    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         37.813    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 28.573    

Slack (MET) :             28.579ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 5.375ns (52.980%)  route 4.770ns (47.020%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          1.075     9.230    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/D
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/WCLK
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.082    38.429    
    SLICE_X42Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.620    37.809    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         37.809    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 28.579    

Slack (MET) :             28.580ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 5.375ns (52.980%)  route 4.770ns (47.020%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          1.075     9.230    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/D
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/WCLK
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.082    38.429    
    SLICE_X42Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.619    37.810    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         37.810    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 28.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.274    -0.585    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.330    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.274    -0.585    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.330    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/CLK
                         clock pessimism              0.274    -0.585    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.330    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/CLK
                         clock pessimism              0.274    -0.585    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.330    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    -0.581    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.394    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B/CLK
                         clock pessimism              0.274    -0.581    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.394    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C/CLK
                         clock pessimism              0.274    -0.581    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.394    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.581    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.394    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.951%)  route 0.330ns (72.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/Q
                         net (fo=48, routed)          0.330    -0.158    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/A1
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    -0.581    
    SLICE_X42Y48         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.326    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.951%)  route 0.330ns (72.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/Q
                         net (fo=48, routed)          0.330    -0.158    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/A1
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.274    -0.581    
    SLICE_X42Y48         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.326    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25Mhz_clk_wiz_1_1
Waveform(ns):       { 0.000 19.789 }
Period(ns):         39.579
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X2Y2      U_frame_buffer_top/U_Frame_Buffer1/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X1Y7      U_frame_buffer_top/U_Frame_Buffer1/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X2Y9      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X2Y11     U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X0Y2      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X0Y7      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X2Y5      U_frame_buffer_top/U_Frame_Buffer1/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X1Y12     U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X0Y5      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB36_X1Y1      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.579      173.781    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X56Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X56Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__1/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X54Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X56Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         19.789      18.539     SLICE_X56Y33     U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U_clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_1_1
  To Clock:  clk_100Mhz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        5.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.962ns (28.547%)  route 2.408ns (71.453%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    -0.893    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/Q
                         net (fo=7, routed)           1.084     0.647    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.152     0.799 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_23/O
                         net (fo=1, routed)           0.652     1.451    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_23_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.354     1.805 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_16/O
                         net (fo=1, routed)           0.672     2.477    U_OV7670_Master_n_4
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.474     8.479    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.562     9.040    
                         clock uncertainty           -0.068     8.972    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774     8.198    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -2.477    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.952ns (24.505%)  route 2.933ns (75.495%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.621    -0.891    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.811     0.376    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.124     0.500 f  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.587     1.087    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.211 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.588     1.799    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.124     1.923 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4/O
                         net (fo=1, routed)           0.568     2.491    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124     2.615 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.994    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.578     9.087    
                         clock uncertainty           -0.068     9.019    
    SLICE_X5Y89          FDSE (Setup_fdse_C_CE)      -0.205     8.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.952ns (24.505%)  route 2.933ns (75.495%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.621    -0.891    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.811     0.376    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.124     0.500 f  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.587     1.087    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.211 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.588     1.799    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.124     1.923 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4/O
                         net (fo=1, routed)           0.568     2.491    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124     2.615 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.994    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.578     9.087    
                         clock uncertainty           -0.068     9.019    
    SLICE_X5Y89          FDSE (Setup_fdse_C_CE)      -0.205     8.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.627ns (40.492%)  route 2.391ns (59.508%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.596    -0.915    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882    -0.033 r  r_sda_reg_i_14/DOADO[14]
                         net (fo=1, routed)           1.182     1.149    U_OV7670_Master/U_SCCB_controlUnit/DOADO[14]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.273 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13/O
                         net (fo=1, routed)           0.000     1.273    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13_n_0
    SLICE_X8Y86          MUXF7 (Prop_muxf7_I1_O)      0.214     1.487 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9/O
                         net (fo=1, routed)           0.000     1.487    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9_n_0
    SLICE_X8Y86          MUXF8 (Prop_muxf8_I1_O)      0.088     1.575 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.685     2.260    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.319     2.579 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.524     3.103    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.562     9.071    
                         clock uncertainty           -0.068     9.003    
    SLICE_X5Y89          FDSE (Setup_fdse_C_D)       -0.067     8.936    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.952ns (26.721%)  route 2.611ns (73.279%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.618    -0.894    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y86          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/Q
                         net (fo=13, routed)          0.850     0.412    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.124     0.536 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4/O
                         net (fo=3, routed)           0.453     0.989    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.113 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3/O
                         net (fo=2, routed)           0.312     1.425    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.549 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1/O
                         net (fo=8, routed)           0.431     1.980    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1_n_0
    SLICE_X7Y87          LUT2 (Prop_lut2_I1_O)        0.124     2.104 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_15/O
                         net (fo=1, routed)           0.565     2.669    U_OV7670_Master_n_2
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.474     8.479    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.562     9.040    
                         clock uncertainty           -0.068     8.972    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.529    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.627ns (42.304%)  route 2.219ns (57.696%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.596    -0.915    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882    -0.033 r  r_sda_reg_i_14/DOADO[14]
                         net (fo=1, routed)           1.182     1.149    U_OV7670_Master/U_SCCB_controlUnit/DOADO[14]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.273 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13/O
                         net (fo=1, routed)           0.000     1.273    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13_n_0
    SLICE_X8Y86          MUXF7 (Prop_muxf7_I1_O)      0.214     1.487 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9/O
                         net (fo=1, routed)           0.000     1.487    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9_n_0
    SLICE_X8Y86          MUXF8 (Prop_muxf8_I1_O)      0.088     1.575 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.685     2.260    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.319     2.579 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.352     2.931    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.562     9.071    
                         clock uncertainty           -0.068     9.003    
    SLICE_X5Y89          FDSE (Setup_fdse_C_D)       -0.081     8.922    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.948ns (26.084%)  route 2.686ns (73.916%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.287     2.103    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.120     2.223 r  U_btn_debounce/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.522     2.746    U_btn_debounce/counter_next[1]
    SLICE_X2Y85          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.504     8.508    U_btn_debounce/clk_100Mhz
    SLICE_X2Y85          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.068     9.016    
    SLICE_X2Y85          FDCE (Setup_fdce_C_D)       -0.262     8.754    U_btn_debounce/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.952ns (25.503%)  route 2.781ns (74.497%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.903     2.720    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.124     2.844 r  U_btn_debounce/counter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.844    U_btn_debounce/counter_next[14]
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.506     8.510    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
                         clock pessimism              0.601     9.111    
                         clock uncertainty           -0.068     9.043    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.031     9.074    U_btn_debounce/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.978ns (26.019%)  route 2.781ns (73.981%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.903     2.720    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.150     2.870 r  U_btn_debounce/counter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     2.870    U_btn_debounce/counter_next[16]
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.506     8.510    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/C
                         clock pessimism              0.601     9.111    
                         clock uncertainty           -0.068     9.043    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.075     9.118    U_btn_debounce/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -2.870    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.952ns (26.489%)  route 2.642ns (73.511%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.765     2.581    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.705 r  U_btn_debounce/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.705    U_btn_debounce/counter_next[10]
    SLICE_X3Y87          FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_btn_debounce/clk_100Mhz
    SLICE_X3Y87          FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/C
                         clock pessimism              0.576     9.085    
                         clock uncertainty           -0.068     9.017    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.029     9.046    U_btn_debounce/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  6.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.339%)  route 0.139ns (49.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.589    -0.592    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.139    -0.312    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.830    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.068    -0.524    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.071    -0.453    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.685%)  route 0.144ns (43.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/Q
                         net (fo=14, routed)          0.144    -0.306    U_OV7670_Master/U_SCCB_controlUnit/scl_state[0]
    SLICE_X5Y90          LUT5 (Prop_lut5_I1_O)        0.048    -0.258 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.068    -0.510    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.105    -0.405    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.467%)  route 0.149ns (44.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.588    -0.593    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/Q
                         net (fo=7, routed)           0.149    -0.303    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1_n_0
    SLICE_X5Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.858    -0.832    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.068    -0.512    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.091    -0.421    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.720%)  route 0.191ns (50.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.587    -0.594    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y85          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.262    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.048    -0.214 r  U_OV7670_Master/U_I2C_clk_gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U_OV7670_Master/U_I2C_clk_gen/counter_0[3]
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.856    -0.833    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.068    -0.511    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.131    -0.380    U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.672%)  route 0.154ns (45.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/Q
                         net (fo=14, routed)          0.154    -0.296    U_OV7670_Master/U_SCCB_controlUnit/scl_state[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.045    -0.251 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[1]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.068    -0.510    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092    -0.418    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.833%)  route 0.153ns (45.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/Q
                         net (fo=14, routed)          0.153    -0.297    U_OV7670_Master/U_SCCB_controlUnit/scl_state[2]
    SLICE_X4Y90          LUT5 (Prop_lut5_I2_O)        0.045    -0.252 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[0]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.068    -0.510    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.091    -0.419    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.320%)  route 0.191ns (50.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.587    -0.594    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y85          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.262    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X6Y86          LUT3 (Prop_lut3_I2_O)        0.045    -0.217 r  U_OV7670_Master/U_I2C_clk_gen/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U_OV7670_Master/U_I2C_clk_gen/counter_0[2]
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.856    -0.833    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.068    -0.511    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.120    -0.391    U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.887%)  route 0.166ns (47.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/Q
                         net (fo=14, routed)          0.166    -0.285    U_OV7670_Master/U_SCCB_controlUnit/scl_state[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.830    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y88          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.068    -0.508    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.092    -0.416    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.803%)  route 0.195ns (51.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.587    -0.594    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y85          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.195    -0.258    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X6Y86          LUT3 (Prop_lut3_I1_O)        0.045    -0.213 r  U_OV7670_Master/U_I2C_clk_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    U_OV7670_Master/U_I2C_clk_gen/counter_0[1]
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.856    -0.833    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.068    -0.511    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.121    -0.390    U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X7Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/Q
                         net (fo=7, routed)           0.157    -0.293    U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X7Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.068    -0.523    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.092    -0.431    U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_1_1
  To Clock:  clk_25Mhz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       28.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.282ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 4.949ns (48.733%)  route 5.206ns (51.267%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.032 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.636 r  U_Gray_filtering/Grayscale21__0_carry/O[2]
                         net (fo=1, routed)           0.821     5.457    U_Gray_filtering/Grayscale21__0_carry_n_5
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.301     5.758 r  U_Gray_filtering/Grayscale2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.758    U_Gray_filtering/Grayscale2_carry__0_i_4_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.305 r  U_Gray_filtering/Grayscale2_carry__0/O[2]
                         net (fo=1, routed)           0.451     6.756    U_Gray_filtering/C__0[6]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.302     7.058 r  U_Gray_filtering/Grayscale2__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.058    U_Gray_filtering/Grayscale2__29_carry__0_i_3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.701 r  U_Gray_filtering/Grayscale2__29_carry__0/O[3]
                         net (fo=11, routed)          1.539     9.240    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/D
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.448    38.032    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.484    38.515    
                         clock uncertainty           -0.085    38.430    
    SLICE_X42Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.908    37.522    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 28.282    

Slack (MET) :             28.289ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 5.375ns (52.980%)  route 4.770ns (47.020%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          1.075     9.230    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/D
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/WCLK
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.085    38.426    
    SLICE_X42Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.907    37.519    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.519    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 28.289    

Slack (MET) :             28.368ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 5.322ns (52.835%)  route 4.751ns (47.165%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.022 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.816 r  U_Gray_filtering/Grayscale2_carry__1/O[1]
                         net (fo=1, routed)           0.461     7.278    U_Gray_filtering/C__0[9]
    SLICE_X50Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.581 r  U_Gray_filtering/Grayscale2__29_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.581    U_Gray_filtering/Grayscale2__29_carry__1_i_3_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.125 r  U_Gray_filtering/Grayscale2__29_carry__1/O[2]
                         net (fo=11, routed)          1.033     9.158    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/D
    SLICE_X46Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.439    38.022    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/WCLK
    SLICE_X46Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A/CLK
                         clock pessimism              0.491    38.513    
                         clock uncertainty           -0.085    38.427    
    SLICE_X46Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.902    37.525    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.525    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                 28.368    

Slack (MET) :             28.438ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.997ns  (logic 5.375ns (53.768%)  route 4.622ns (46.232%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          0.926     9.081    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/D
    SLICE_X42Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/WCLK
    SLICE_X42Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.085    38.426    
    SLICE_X42Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.907    37.519    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.519    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 28.438    

Slack (MET) :             28.455ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 5.270ns (52.186%)  route 4.828ns (47.814%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.033 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.050 r  U_Gray_filtering/Grayscale2__29_carry__1/O[0]
                         net (fo=11, routed)          1.133     9.183    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/D
    SLICE_X46Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.449    38.033    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/WCLK
    SLICE_X46Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH/CLK
                         clock pessimism              0.484    38.516    
                         clock uncertainty           -0.085    38.431    
    SLICE_X46Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.793    37.638    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH
  -------------------------------------------------------------------
                         required time                         37.638    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                 28.455    

Slack (MET) :             28.541ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.909ns  (logic 5.270ns (53.183%)  route 4.639ns (46.817%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.033 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.050 r  U_Gray_filtering/Grayscale2__29_carry__1/O[0]
                         net (fo=11, routed)          0.944     8.994    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/D
    SLICE_X46Y47         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.449    38.033    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/WCLK
    SLICE_X46Y47         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A/CLK
                         clock pessimism              0.484    38.516    
                         clock uncertainty           -0.085    38.431    
    SLICE_X46Y47         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.896    37.535    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.535    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 28.541    

Slack (MET) :             28.569ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 4.949ns (48.733%)  route 5.206ns (51.267%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.032 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.636 r  U_Gray_filtering/Grayscale21__0_carry/O[2]
                         net (fo=1, routed)           0.821     5.457    U_Gray_filtering/Grayscale21__0_carry_n_5
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.301     5.758 r  U_Gray_filtering/Grayscale2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.758    U_Gray_filtering/Grayscale2_carry__0_i_4_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.305 r  U_Gray_filtering/Grayscale2_carry__0/O[2]
                         net (fo=1, routed)           0.451     6.756    U_Gray_filtering/C__0[6]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.302     7.058 r  U_Gray_filtering/Grayscale2__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.058    U_Gray_filtering/Grayscale2__29_carry__0_i_3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.701 r  U_Gray_filtering/Grayscale2__29_carry__0/O[3]
                         net (fo=11, routed)          1.539     9.240    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/D
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.448    38.032    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.484    38.515    
                         clock uncertainty           -0.085    38.430    
    SLICE_X42Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.621    37.809    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         37.809    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 28.569    

Slack (MET) :             28.570ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 4.949ns (48.733%)  route 5.206ns (51.267%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.032 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.636 r  U_Gray_filtering/Grayscale21__0_carry/O[2]
                         net (fo=1, routed)           0.821     5.457    U_Gray_filtering/Grayscale21__0_carry_n_5
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.301     5.758 r  U_Gray_filtering/Grayscale2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.758    U_Gray_filtering/Grayscale2_carry__0_i_4_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.305 r  U_Gray_filtering/Grayscale2_carry__0/O[2]
                         net (fo=1, routed)           0.451     6.756    U_Gray_filtering/C__0[6]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.302     7.058 r  U_Gray_filtering/Grayscale2__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.058    U_Gray_filtering/Grayscale2__29_carry__0_i_3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.701 r  U_Gray_filtering/Grayscale2__29_carry__0/O[3]
                         net (fo=11, routed)          1.539     9.240    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/D
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.448    38.032    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.484    38.515    
                         clock uncertainty           -0.085    38.430    
    SLICE_X42Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.620    37.810    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         37.810    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 28.570    

Slack (MET) :             28.576ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 5.375ns (52.980%)  route 4.770ns (47.020%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          1.075     9.230    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/D
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/WCLK
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.085    38.426    
    SLICE_X42Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.620    37.806    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         37.806    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 28.576    

Slack (MET) :             28.577ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1 rise@39.579ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 5.375ns (52.980%)  route 4.770ns (47.020%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          1.075     9.230    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/D
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/WCLK
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.085    38.426    
    SLICE_X42Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.619    37.807    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         37.807    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 28.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.085    -0.500    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.245    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.085    -0.500    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.245    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/CLK
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.085    -0.500    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.245    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/CLK
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.085    -0.500    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.245    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.085    -0.496    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.309    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B/CLK
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.085    -0.496    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.309    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C/CLK
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.085    -0.496    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.309    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.085    -0.496    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.309    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.951%)  route 0.330ns (72.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/Q
                         net (fo=48, routed)          0.330    -0.158    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/A1
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.085    -0.496    
    SLICE_X42Y48         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.241    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1 rise@0.000ns - clk_25Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.951%)  route 0.330ns (72.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/Q
                         net (fo=48, routed)          0.330    -0.158    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/A1
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.085    -0.496    
    SLICE_X42Y48         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.241    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_1
  To Clock:  clk_100Mhz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.721ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.962ns (28.547%)  route 2.408ns (71.453%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.619    -0.893    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/Q
                         net (fo=7, routed)           1.084     0.647    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
    SLICE_X4Y87          LUT5 (Prop_lut5_I0_O)        0.152     0.799 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_23/O
                         net (fo=1, routed)           0.652     1.451    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_23_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.354     1.805 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_16/O
                         net (fo=1, routed)           0.672     2.477    U_OV7670_Master_n_4
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.474     8.479    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.562     9.040    
                         clock uncertainty           -0.068     8.972    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774     8.198    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -2.477    
  -------------------------------------------------------------------
                         slack                                  5.721    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.952ns (24.505%)  route 2.933ns (75.495%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.621    -0.891    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.811     0.376    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.124     0.500 f  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.587     1.087    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.211 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.588     1.799    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.124     1.923 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4/O
                         net (fo=1, routed)           0.568     2.491    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124     2.615 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.994    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.578     9.087    
                         clock uncertainty           -0.068     9.019    
    SLICE_X5Y89          FDSE (Setup_fdse_C_CE)      -0.205     8.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.952ns (24.505%)  route 2.933ns (75.495%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.621    -0.891    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[2]/Q
                         net (fo=9, routed)           0.811     0.376    U_OV7670_Master/U_SCCB_controlUnit/sda_state[2]
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.124     0.500 f  U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4/O
                         net (fo=5, routed)           0.587     1.087    U_OV7670_Master/U_SCCB_controlUnit/dataBit[4]_i_4_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.211 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6/O
                         net (fo=4, routed)           0.588     1.799    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_6_n_0
    SLICE_X6Y90          LUT5 (Prop_lut5_I0_O)        0.124     1.923 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4/O
                         net (fo=1, routed)           0.568     2.491    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_4_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.124     2.615 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1/O
                         net (fo=2, routed)           0.379     2.994    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.578     9.087    
                         clock uncertainty           -0.068     9.019    
    SLICE_X5Y89          FDSE (Setup_fdse_C_CE)      -0.205     8.814    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.627ns (40.492%)  route 2.391ns (59.508%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.596    -0.915    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882    -0.033 r  r_sda_reg_i_14/DOADO[14]
                         net (fo=1, routed)           1.182     1.149    U_OV7670_Master/U_SCCB_controlUnit/DOADO[14]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.273 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13/O
                         net (fo=1, routed)           0.000     1.273    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13_n_0
    SLICE_X8Y86          MUXF7 (Prop_muxf7_I1_O)      0.214     1.487 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9/O
                         net (fo=1, routed)           0.000     1.487    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9_n_0
    SLICE_X8Y86          MUXF8 (Prop_muxf8_I1_O)      0.088     1.575 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.685     2.260    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.319     2.579 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.524     3.103    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg/C
                         clock pessimism              0.562     9.071    
                         clock uncertainty           -0.068     9.003    
    SLICE_X5Y89          FDSE (Setup_fdse_C_D)       -0.067     8.936    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_sda_reg_i_14/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.952ns (26.721%)  route 2.611ns (73.279%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.618    -0.894    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y86          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]/Q
                         net (fo=13, routed)          0.850     0.412    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[0]
    SLICE_X6Y87          LUT2 (Prop_lut2_I0_O)        0.124     0.536 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4/O
                         net (fo=3, routed)           0.453     0.989    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_4_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.124     1.113 f  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3/O
                         net (fo=2, routed)           0.312     1.425    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_3_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     1.549 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1/O
                         net (fo=8, routed)           0.431     1.980    U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1_n_0
    SLICE_X7Y87          LUT2 (Prop_lut2_I1_O)        0.124     2.104 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_15/O
                         net (fo=1, routed)           0.565     2.669    U_OV7670_Master_n_2
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.474     8.479    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
                         clock pessimism              0.562     9.040    
                         clock uncertainty           -0.068     8.972    
    RAMB18_X0Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.529    r_sda_reg_i_14
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 r_sda_reg_i_14/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.627ns (42.304%)  route 2.219ns (57.696%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.596    -0.915    clk_100Mhz
    RAMB18_X0Y34         RAMB18E1                                     r  r_sda_reg_i_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882    -0.033 r  r_sda_reg_i_14/DOADO[14]
                         net (fo=1, routed)           1.182     1.149    U_OV7670_Master/U_SCCB_controlUnit/DOADO[14]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.273 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13/O
                         net (fo=1, routed)           0.000     1.273    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_13_n_0
    SLICE_X8Y86          MUXF7 (Prop_muxf7_I1_O)      0.214     1.487 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9/O
                         net (fo=1, routed)           0.000     1.487    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_9_n_0
    SLICE_X8Y86          MUXF8 (Prop_muxf8_I1_O)      0.088     1.575 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6/O
                         net (fo=1, routed)           0.685     2.260    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.319     2.579 r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2/O
                         net (fo=2, routed)           0.352     2.931    U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_2_n_0
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y89          FDSE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica/C
                         clock pessimism              0.562     9.071    
                         clock uncertainty           -0.068     9.003    
    SLICE_X5Y89          FDSE (Setup_fdse_C_D)       -0.081     8.922    U_OV7670_Master/U_SCCB_controlUnit/r_sda_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.948ns (26.084%)  route 2.686ns (73.916%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.287     2.103    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.120     2.223 r  U_btn_debounce/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.522     2.746    U_btn_debounce/counter_next[1]
    SLICE_X2Y85          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.504     8.508    U_btn_debounce/clk_100Mhz
    SLICE_X2Y85          FDCE                                         r  U_btn_debounce/counter_reg_reg[1]/C
                         clock pessimism              0.576     9.084    
                         clock uncertainty           -0.068     9.016    
    SLICE_X2Y85          FDCE (Setup_fdce_C_D)       -0.262     8.754    U_btn_debounce/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.952ns (25.503%)  route 2.781ns (74.497%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.903     2.720    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.124     2.844 r  U_btn_debounce/counter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.844    U_btn_debounce/counter_next[14]
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.506     8.510    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
                         clock pessimism              0.601     9.111    
                         clock uncertainty           -0.068     9.043    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.031     9.074    U_btn_debounce/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.978ns (26.019%)  route 2.781ns (73.981%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.903     2.720    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.150     2.870 r  U_btn_debounce/counter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     2.870    U_btn_debounce/counter_next[16]
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.506     8.510    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[16]/C
                         clock pessimism              0.601     9.111    
                         clock uncertainty           -0.068     9.043    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.075     9.118    U_btn_debounce/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -2.870    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 U_btn_debounce/counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_debounce/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.952ns (26.489%)  route 2.642ns (73.511%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.623    -0.889    U_btn_debounce/clk_100Mhz
    SLICE_X3Y88          FDCE                                         r  U_btn_debounce/counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.456    -0.433 r  U_btn_debounce/counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.652     0.219    U_btn_debounce/counter_reg[14]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     0.343 r  U_btn_debounce/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.650     0.994    U_btn_debounce/counter_reg[16]_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     1.118 r  U_btn_debounce/counter_reg[16]_i_4/O
                         net (fo=1, routed)           0.575     1.692    U_btn_debounce/counter_reg[16]_i_4_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     1.816 r  U_btn_debounce/counter_reg[16]_i_2/O
                         net (fo=18, routed)          0.765     2.581    U_btn_debounce/counter_reg[16]_i_2_n_0
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.705 r  U_btn_debounce/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.705    U_btn_debounce/counter_next[10]
    SLICE_X3Y87          FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          1.505     8.509    U_btn_debounce/clk_100Mhz
    SLICE_X3Y87          FDCE                                         r  U_btn_debounce/counter_reg_reg[10]/C
                         clock pessimism              0.576     9.085    
                         clock uncertainty           -0.068     9.017    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.029     9.046    U_btn_debounce/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  6.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.339%)  route 0.139ns (49.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.589    -0.592    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=9, routed)           0.139    -0.312    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.830    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y89          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.068    -0.524    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.071    -0.453    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.685%)  route 0.144ns (43.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/Q
                         net (fo=14, routed)          0.144    -0.306    U_OV7670_Master/U_SCCB_controlUnit/scl_state[0]
    SLICE_X5Y90          LUT5 (Prop_lut5_I1_O)        0.048    -0.258 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.068    -0.510    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.105    -0.405    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.467%)  route 0.149ns (44.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.588    -0.593    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]/Q
                         net (fo=7, routed)           0.149    -0.303    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[4]
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1_n_0
    SLICE_X5Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.858    -0.832    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y87          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.068    -0.512    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.091    -0.421    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.720%)  route 0.191ns (50.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.587    -0.594    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y85          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.262    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.048    -0.214 r  U_OV7670_Master/U_I2C_clk_gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U_OV7670_Master/U_I2C_clk_gen/counter_0[3]
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.856    -0.833    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.068    -0.511    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.131    -0.380    U_OV7670_Master/U_I2C_clk_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.672%)  route 0.154ns (45.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/Q
                         net (fo=14, routed)          0.154    -0.296    U_OV7670_Master/U_SCCB_controlUnit/scl_state[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.045    -0.251 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[1]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.068    -0.510    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092    -0.418    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.833%)  route 0.153ns (45.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/Q
                         net (fo=14, routed)          0.153    -0.297    U_OV7670_Master/U_SCCB_controlUnit/scl_state[2]
    SLICE_X4Y90          LUT5 (Prop_lut5_I2_O)        0.045    -0.252 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[0]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.068    -0.510    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.091    -0.419    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.320%)  route 0.191ns (50.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.587    -0.594    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y85          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.262    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X6Y86          LUT3 (Prop_lut3_I2_O)        0.045    -0.217 r  U_OV7670_Master/U_I2C_clk_gen/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U_OV7670_Master/U_I2C_clk_gen/counter_0[2]
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.856    -0.833    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.068    -0.511    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.120    -0.391    U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.887%)  route 0.166ns (47.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 f  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[1]/Q
                         net (fo=14, routed)          0.166    -0.285    U_OV7670_Master/U_SCCB_controlUnit/scl_state[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.830    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X5Y88          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.068    -0.508    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.092    -0.416    U_OV7670_Master/U_SCCB_controlUnit/r_I2C_clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.803%)  route 0.195ns (51.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.587    -0.594    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y85          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.195    -0.258    U_OV7670_Master/U_I2C_clk_gen/counter[0]
    SLICE_X6Y86          LUT3 (Prop_lut3_I1_O)        0.045    -0.213 r  U_OV7670_Master/U_I2C_clk_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    U_OV7670_Master/U_I2C_clk_gen/counter_0[1]
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.856    -0.833    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y86          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.068    -0.511    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.121    -0.390    U_OV7670_Master/U_I2C_clk_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X7Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/Q
                         net (fo=7, routed)           0.157    -0.293    U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.045    -0.248 r  U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    U_OV7670_Master/U_SCCB_controlUnit/bitCount[2]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=61, routed)          0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X7Y90          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.068    -0.523    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.092    -0.431    U_OV7670_Master/U_SCCB_controlUnit/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25Mhz_clk_wiz_1
  To Clock:  clk_25Mhz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       28.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.282ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 4.949ns (48.733%)  route 5.206ns (51.267%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.032 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.636 r  U_Gray_filtering/Grayscale21__0_carry/O[2]
                         net (fo=1, routed)           0.821     5.457    U_Gray_filtering/Grayscale21__0_carry_n_5
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.301     5.758 r  U_Gray_filtering/Grayscale2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.758    U_Gray_filtering/Grayscale2_carry__0_i_4_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.305 r  U_Gray_filtering/Grayscale2_carry__0/O[2]
                         net (fo=1, routed)           0.451     6.756    U_Gray_filtering/C__0[6]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.302     7.058 r  U_Gray_filtering/Grayscale2__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.058    U_Gray_filtering/Grayscale2__29_carry__0_i_3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.701 r  U_Gray_filtering/Grayscale2__29_carry__0/O[3]
                         net (fo=11, routed)          1.539     9.240    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/D
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.448    38.032    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.484    38.515    
                         clock uncertainty           -0.085    38.430    
    SLICE_X42Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.908    37.522    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 28.282    

Slack (MET) :             28.289ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 5.375ns (52.980%)  route 4.770ns (47.020%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          1.075     9.230    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/D
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/WCLK
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.085    38.426    
    SLICE_X42Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.907    37.519    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.519    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 28.289    

Slack (MET) :             28.368ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 5.322ns (52.835%)  route 4.751ns (47.165%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.022 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.816 r  U_Gray_filtering/Grayscale2_carry__1/O[1]
                         net (fo=1, routed)           0.461     7.278    U_Gray_filtering/C__0[9]
    SLICE_X50Y55         LUT2 (Prop_lut2_I1_O)        0.303     7.581 r  U_Gray_filtering/Grayscale2__29_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.581    U_Gray_filtering/Grayscale2__29_carry__1_i_3_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.125 r  U_Gray_filtering/Grayscale2__29_carry__1/O[2]
                         net (fo=11, routed)          1.033     9.158    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/D
    SLICE_X46Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.439    38.022    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/WCLK
    SLICE_X46Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A/CLK
                         clock pessimism              0.491    38.513    
                         clock uncertainty           -0.085    38.427    
    SLICE_X46Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.902    37.525    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.525    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                 28.368    

Slack (MET) :             28.438ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.997ns  (logic 5.375ns (53.768%)  route 4.622ns (46.232%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          0.926     9.081    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/D
    SLICE_X42Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/WCLK
    SLICE_X42Y51         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.085    38.426    
    SLICE_X42Y51         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.907    37.519    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.519    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 28.438    

Slack (MET) :             28.455ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 5.270ns (52.186%)  route 4.828ns (47.814%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.033 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.050 r  U_Gray_filtering/Grayscale2__29_carry__1/O[0]
                         net (fo=11, routed)          1.133     9.183    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/D
    SLICE_X46Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.449    38.033    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/WCLK
    SLICE_X46Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH/CLK
                         clock pessimism              0.484    38.516    
                         clock uncertainty           -0.085    38.431    
    SLICE_X46Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.793    37.638    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_127_0_0__0/HIGH
  -------------------------------------------------------------------
                         required time                         37.638    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                 28.455    

Slack (MET) :             28.541ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.909ns  (logic 5.270ns (53.183%)  route 4.639ns (46.817%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 38.033 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.050 r  U_Gray_filtering/Grayscale2__29_carry__1/O[0]
                         net (fo=11, routed)          0.944     8.994    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/D
    SLICE_X46Y47         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.449    38.033    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/WCLK
    SLICE_X46Y47         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A/CLK
                         clock pessimism              0.484    38.516    
                         clock uncertainty           -0.085    38.431    
    SLICE_X46Y47         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.896    37.535    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         37.535    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                 28.541    

Slack (MET) :             28.569ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 4.949ns (48.733%)  route 5.206ns (51.267%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.032 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.636 r  U_Gray_filtering/Grayscale21__0_carry/O[2]
                         net (fo=1, routed)           0.821     5.457    U_Gray_filtering/Grayscale21__0_carry_n_5
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.301     5.758 r  U_Gray_filtering/Grayscale2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.758    U_Gray_filtering/Grayscale2_carry__0_i_4_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.305 r  U_Gray_filtering/Grayscale2_carry__0/O[2]
                         net (fo=1, routed)           0.451     6.756    U_Gray_filtering/C__0[6]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.302     7.058 r  U_Gray_filtering/Grayscale2__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.058    U_Gray_filtering/Grayscale2__29_carry__0_i_3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.701 r  U_Gray_filtering/Grayscale2__29_carry__0/O[3]
                         net (fo=11, routed)          1.539     9.240    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/D
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.448    38.032    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.484    38.515    
                         clock uncertainty           -0.085    38.430    
    SLICE_X42Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.621    37.809    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         37.809    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 28.569    

Slack (MET) :             28.570ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.155ns  (logic 4.949ns (48.733%)  route 5.206ns (51.267%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.032 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.636 r  U_Gray_filtering/Grayscale21__0_carry/O[2]
                         net (fo=1, routed)           0.821     5.457    U_Gray_filtering/Grayscale21__0_carry_n_5
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.301     5.758 r  U_Gray_filtering/Grayscale2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.758    U_Gray_filtering/Grayscale2_carry__0_i_4_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.305 r  U_Gray_filtering/Grayscale2_carry__0/O[2]
                         net (fo=1, routed)           0.451     6.756    U_Gray_filtering/C__0[6]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.302     7.058 r  U_Gray_filtering/Grayscale2__29_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.058    U_Gray_filtering/Grayscale2__29_carry__0_i_3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.701 r  U_Gray_filtering/Grayscale2__29_carry__0/O[3]
                         net (fo=11, routed)          1.539     9.240    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/D
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.448    38.032    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.484    38.515    
                         clock uncertainty           -0.085    38.430    
    SLICE_X42Y48         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.620    37.810    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         37.810    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                 28.570    

Slack (MET) :             28.576ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 5.375ns (52.980%)  route 4.770ns (47.020%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          1.075     9.230    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/D
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/WCLK
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.085    38.426    
    SLICE_X42Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.620    37.806    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         37.806    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 28.576    

Slack (MET) :             28.577ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_25Mhz_clk_wiz_1_1 rise@39.579ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 5.375ns (52.980%)  route 4.770ns (47.020%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.021 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.596    -0.915    U_frame_buffer_top/U_Frame_Buffer2/clk_25Mhz
    RAMB36_X0Y12         RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.539 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/DOBDO[0]
                         net (fo=10, routed)          2.395     3.934    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[11]
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.124     4.058 r  U_frame_buffer_top/U_Frame_Buffer2/Grayscale21__0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.058    U_Gray_filtering/Grayscale2_carry_i_2_1[1]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  U_Gray_filtering/Grayscale21__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.591    U_Gray_filtering/Grayscale21__0_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.914 r  U_Gray_filtering/Grayscale21__0_carry__0/O[1]
                         net (fo=1, routed)           0.862     5.775    U_Gray_filtering/Grayscale21__0_carry__0_n_6
    SLICE_X48Y53         LUT2 (Prop_lut2_I1_O)        0.306     6.081 r  U_Gray_filtering/Grayscale2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.081    U_Gray_filtering/Grayscale2_carry__0_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  U_Gray_filtering/Grayscale2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.482    U_Gray_filtering/Grayscale2_carry__0_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.704 r  U_Gray_filtering/Grayscale2_carry__1/O[0]
                         net (fo=1, routed)           0.439     7.143    U_Gray_filtering/C__0[8]
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.299     7.442 r  U_Gray_filtering/Grayscale2__29_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.442    U_Gray_filtering/Grayscale2__29_carry__0_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.818 r  U_Gray_filtering/Grayscale2__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.818    U_Gray_filtering/Grayscale2__29_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.155 r  U_Gray_filtering/Grayscale2__29_carry__1/O[1]
                         net (fo=11, routed)          1.075     9.230    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/D
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         1.438    38.021    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/WCLK
    SLICE_X42Y50         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B/CLK
                         clock pessimism              0.491    38.512    
                         clock uncertainty           -0.085    38.426    
    SLICE_X42Y50         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.619    37.807    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         37.807    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 28.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.085    -0.500    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.245    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.085    -0.500    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.245    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH/CLK
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.085    -0.500    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.245    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/HIGH
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.231%)  route 0.295ns (69.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.564    -0.617    U_sobel_filter_top/U_sobel_filter1/clk_25Mhz
    SLICE_X57Y34         FDRE                                         r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  U_sobel_filter_top/U_sobel_filter1/x_count_reg[1]/Q
                         net (fo=49, routed)          0.295    -0.194    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/A1
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.830    -0.860    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/WCLK
    SLICE_X54Y33         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW/CLK
                         clock pessimism              0.274    -0.585    
                         clock uncertainty            0.085    -0.500    
    SLICE_X54Y33         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.245    U_sobel_filter_top/U_sobel_filter1/line_buf1_reg_0_127_0_0__0/LOW
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.085    -0.496    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.309    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B/CLK
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.085    -0.496    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.309    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C/CLK
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.085    -0.496    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.309    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.418%)  route 0.255ns (66.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[3]/Q
                         net (fo=46, routed)          0.255    -0.233    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/A3
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/WCLK
    SLICE_X42Y49         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.085    -0.496    
    SLICE_X42Y49         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.309    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_0_255_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.951%)  route 0.330ns (72.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/Q
                         net (fo=48, routed)          0.330    -0.158    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/A1
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.085    -0.496    
    SLICE_X42Y48         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.241    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25Mhz_clk_wiz_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_25Mhz_clk_wiz_1_1  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_25Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25Mhz_clk_wiz_1_1 rise@0.000ns - clk_25Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.951%)  route 0.330ns (72.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.565    -0.616    U_sobel_filter_top/U_sobel_filter2/clk_25Mhz
    SLICE_X44Y49         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_sobel_filter_top/U_sobel_filter2/x_count_reg[1]/Q
                         net (fo=48, routed)          0.330    -0.158    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/A1
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_25Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_25Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout2_buf/O
                         net (fo=302, routed)         0.834    -0.856    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/WCLK
    SLICE_X42Y48         RAMS64E                                      r  U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.085    -0.496    
    SLICE_X42Y48         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.241    U_sobel_filter_top/U_sobel_filter2/line_buf1_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.083    





