# HDL-MAC-IP
A collection of parameterized multiplier-accumulator (MAC) IP cores written in Verilog, designed for high-performance and easy reuse in FPGA and ASIC projects.
