#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Dec 15 13:36:45 2017
# Process ID: 16780
# Current directory: C:/Users/ECHOES/Desktop/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log traffic_lights_1.vds -mode batch -messageDb vivado.pb -notrace -source traffic_lights_1.tcl
# Log file: C:/Users/ECHOES/Desktop/project_1/project_1.runs/synth_1/traffic_lights_1.vds
# Journal file: C:/Users/ECHOES/Desktop/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source traffic_lights_1.tcl -notrace
Command: synth_design -top traffic_lights_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 284.734 ; gain = 113.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'traffic_lights_1' [C:/Users/ECHOES/Desktop/project_1/project_1.srcs/sources_1/new/traffic_lights_1.v:94]
	Parameter yellow bound to: 3'b010 
	Parameter green bound to: 3'b001 
	Parameter red bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/ECHOES/Desktop/project_1/project_1.srcs/sources_1/new/traffic_lights_1.v:120]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/ECHOES/Desktop/project_1/project_1.srcs/sources_1/new/traffic_lights_1.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ECHOES/Desktop/project_1/project_1.srcs/sources_1/new/traffic_lights_1.v:111]
INFO: [Synth 8-256] done synthesizing module 'traffic_lights_1' (2#1) [C:/Users/ECHOES/Desktop/project_1/project_1.srcs/sources_1/new/traffic_lights_1.v:94]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 321.961 ; gain = 150.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 321.961 ; gain = 150.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ECHOES/Desktop/project_1/Nexys4DDR.xdc]
Finished Parsing XDC File [C:/Users/ECHOES/Desktop/project_1/Nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ECHOES/Desktop/project_1/Nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/traffic_lights_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/traffic_lights_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 612.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'N_reg' [C:/Users/ECHOES/Desktop/project_1/project_1.srcs/sources_1/new/traffic_lights_1.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'E_reg' [C:/Users/ECHOES/Desktop/project_1/project_1.srcs/sources_1/new/traffic_lights_1.v:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module traffic_lights_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 612.098 ; gain = 440.617

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[2] )
WARNING: [Synth 8-3332] Sequential element (\N_reg[2] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\N_reg[1] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\N_reg[0] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\E_reg[2] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\E_reg[1] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\E_reg[0] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[27] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[28] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[29] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[30] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[31] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[32] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[33] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[34] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[35] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\state_reg[2] ) is unused and will be removed from module traffic_lights_1.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 612.098 ; gain = 440.617

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[27] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[28] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[29] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[30] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[31] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[32] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[33] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[34] ) is unused and will be removed from module traffic_lights_1.
WARNING: [Synth 8-3332] Sequential element (\c1/q_reg[35] ) is unused and will be removed from module traffic_lights_1.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 612.098 ; gain = 440.617

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    28|
|4     |LUT2   |     5|
|5     |LUT3   |     3|
|6     |LUT6   |     7|
|7     |FDCE   |     8|
|8     |FDRE   |    27|
|9     |IBUF   |     2|
|10    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   100|
|2     |  c1     |clkdiv |    61|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 612.098 ; gain = 440.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 612.098 ; gain = 113.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 612.098 ; gain = 440.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 612.098 ; gain = 407.508
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 612.098 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 13:37:17 2017...
