Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Nov 24 10:32:33 2022
| Host         : CE-11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_module_control_sets_placed.rpt
| Design       : Top_module
| Device       : xc7a75t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              33 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |              37 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+------------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+----------------------+------------------------------+------------------+----------------+
|  clk_1hz_BUFG  | u1/onTime[3]_i_1_n_0 |                              |                2 |              4 |
|  clk_1hz_BUFG  | u1//i__n_0           | u1/FSM_onehot_state_reg[4]_0 |                1 |              5 |
|  u1/__0/i__n_0 |                      |                              |                3 |              6 |
|  clk_1hz_BUFG  | u1/TimeCnt           | u1/FSM_onehot_state_reg[4]_0 |                8 |             32 |
|  clk_IBUF_BUFG |                      | u1/FSM_onehot_state_reg[4]_0 |               14 |             33 |
+----------------+----------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     1 |
| 6      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


