// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s (
        ap_clk,
        ap_rst,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;

reg  signed [15:0] a_reg_18517;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] a_1_reg_18523;
reg  signed [15:0] a_2_reg_18530;
reg  signed [15:0] a_4_reg_18536;
reg  signed [15:0] a_5_reg_18542;
reg  signed [15:0] a_6_reg_18547;
reg  signed [15:0] a_7_reg_18552;
reg  signed [15:0] a_8_reg_18558;
reg  signed [15:0] a_9_reg_18563;
reg  signed [15:0] a_10_reg_18568;
reg  signed [15:0] a_11_reg_18574;
reg  signed [15:0] a_12_reg_18580;
reg  signed [15:0] a_13_reg_18585;
reg  signed [15:0] a_14_reg_18590;
reg  signed [15:0] a_15_reg_18596;
reg  signed [15:0] a_16_reg_18602;
reg  signed [15:0] a_17_reg_18608;
wire   [26:0] add_ln58_9_fu_17276_p2;
reg   [26:0] add_ln58_9_reg_18614;
wire   [26:0] add_ln58_12_fu_17282_p2;
reg   [26:0] add_ln58_12_reg_18619;
wire   [26:0] add_ln58_14_fu_17298_p2;
reg   [26:0] add_ln58_14_reg_18624;
wire   [25:0] add_ln58_30_fu_17304_p2;
reg   [25:0] add_ln58_30_reg_18629;
wire   [25:0] add_ln58_32_fu_17324_p2;
reg   [25:0] add_ln58_32_reg_18634;
wire   [26:0] add_ln58_40_fu_17330_p2;
reg   [26:0] add_ln58_40_reg_18639;
wire   [25:0] add_ln58_44_fu_17336_p2;
reg   [25:0] add_ln58_44_reg_18644;
wire   [25:0] add_ln58_46_fu_17352_p2;
reg   [25:0] add_ln58_46_reg_18649;
wire   [24:0] add_ln58_48_fu_17358_p2;
reg   [24:0] add_ln58_48_reg_18654;
wire   [22:0] add_ln58_49_fu_17364_p2;
reg   [22:0] add_ln58_49_reg_18659;
wire   [25:0] add_ln58_63_fu_17370_p2;
reg   [25:0] add_ln58_63_reg_18664;
wire   [25:0] add_ln58_66_fu_17376_p2;
reg   [25:0] add_ln58_66_reg_18669;
wire   [24:0] add_ln58_68_fu_17392_p2;
reg   [24:0] add_ln58_68_reg_18674;
wire  signed [15:0] mul_ln42_10_fu_246_p0;
wire  signed [30:0] sext_ln73_fu_17992_p1;
wire   [15:0] mul_ln42_10_fu_246_p1;
wire    ap_block_pp0_stage0;
wire  signed [13:0] mul_ln73_35_fu_247_p1;
wire  signed [15:0] mul_ln42_3_fu_248_p0;
wire  signed [30:0] sext_ln70_20_fu_17645_p1;
wire  signed [15:0] mul_ln42_3_fu_248_p1;
wire  signed [15:0] mul_ln73_fu_249_p0;
wire  signed [29:0] sext_ln70_2_fu_17402_p1;
wire   [13:0] mul_ln73_fu_249_p1;
wire  signed [15:0] mul_ln42_4_fu_250_p0;
wire  signed [30:0] sext_ln70_21_fu_17681_p1;
wire  signed [15:0] mul_ln42_4_fu_250_p1;
wire  signed [10:0] mul_ln73_43_fu_251_p1;
wire  signed [15:0] mul_ln73_59_fu_252_p0;
wire  signed [30:0] sext_ln42_21_fu_18017_p1;
wire  signed [14:0] mul_ln73_59_fu_252_p1;
wire  signed [15:0] mul_ln73_51_fu_253_p0;
wire  signed [30:0] sext_ln70_47_fu_17935_p1;
wire  signed [14:0] mul_ln73_51_fu_253_p1;
wire   [10:0] mul_ln73_8_fu_254_p1;
wire   [13:0] mul_ln73_19_fu_255_p1;
wire  signed [12:0] mul_ln73_36_fu_256_p1;
wire  signed [15:0] mul_ln73_3_fu_257_p0;
wire  signed [13:0] mul_ln73_3_fu_257_p1;
wire  signed [9:0] mul_ln73_9_fu_258_p1;
wire   [11:0] mul_ln73_21_fu_259_p1;
wire  signed [15:0] mul_ln42_6_fu_260_p0;
wire  signed [30:0] sext_ln70_39_fu_17827_p1;
wire  signed [15:0] mul_ln42_6_fu_260_p1;
wire  signed [11:0] mul_ln73_29_fu_261_p1;
wire  signed [15:0] mul_ln73_44_fu_262_p0;
wire  signed [30:0] sext_ln70_42_fu_17863_p1;
wire   [14:0] mul_ln73_44_fu_262_p1;
wire   [11:0] mul_ln73_50_fu_263_p1;
wire   [9:0] mul_ln73_30_fu_264_p1;
wire  signed [15:0] mul_ln73_48_fu_265_p0;
wire  signed [30:0] sext_ln42_17_fu_17888_p1;
wire  signed [14:0] mul_ln73_48_fu_265_p1;
wire  signed [14:0] mul_ln73_28_fu_266_p1;
wire   [14:0] mul_ln73_40_fu_267_p1;
wire  signed [6:0] mul_ln73_32_fu_268_p1;
wire   [11:0] mul_ln73_17_fu_269_p1;
wire  signed [15:0] mul_ln42_2_fu_270_p0;
wire   [15:0] mul_ln42_2_fu_270_p1;
wire  signed [12:0] mul_ln73_53_fu_271_p1;
wire  signed [15:0] mul_ln73_12_fu_272_p0;
wire  signed [29:0] sext_ln70_10_fu_17536_p1;
wire   [13:0] mul_ln73_12_fu_272_p1;
wire  signed [15:0] mul_ln42_9_fu_273_p0;
wire   [15:0] mul_ln42_9_fu_273_p1;
wire   [12:0] mul_ln73_27_fu_274_p1;
wire  signed [12:0] mul_ln73_18_fu_275_p1;
wire  signed [15:0] mul_ln73_26_fu_276_p0;
wire   [14:0] mul_ln73_26_fu_276_p1;
wire  signed [13:0] mul_ln73_4_fu_277_p1;
wire   [11:0] mul_ln73_45_fu_278_p1;
wire  signed [14:0] mul_ln73_34_fu_279_p1;
wire  signed [13:0] mul_ln73_57_fu_280_p1;
wire  signed [15:0] mul_ln73_22_fu_281_p0;
wire  signed [14:0] mul_ln73_22_fu_281_p1;
wire   [11:0] mul_ln73_58_fu_282_p1;
wire  signed [15:0] mul_ln42_8_fu_283_p0;
wire   [15:0] mul_ln42_8_fu_283_p1;
wire   [13:0] mul_ln73_56_fu_284_p1;
wire  signed [12:0] mul_ln73_7_fu_285_p1;
wire   [15:0] mul_ln42_fu_286_p1;
wire  signed [15:0] mul_ln42_5_fu_287_p0;
wire  signed [30:0] sext_ln70_32_fu_17752_p1;
wire   [15:0] mul_ln42_5_fu_287_p1;
wire  signed [8:0] mul_ln73_46_fu_288_p1;
wire  signed [13:0] mul_ln73_52_fu_289_p1;
wire  signed [8:0] mul_ln73_23_fu_290_p1;
wire  signed [15:0] mul_ln73_54_fu_291_p0;
wire   [14:0] mul_ln73_54_fu_291_p1;
wire   [10:0] mul_ln73_20_fu_292_p1;
wire  signed [11:0] mul_ln73_2_fu_293_p1;
wire  signed [13:0] mul_ln73_16_fu_294_p1;
wire   [12:0] mul_ln73_25_fu_295_p1;
wire  signed [12:0] mul_ln73_14_fu_296_p1;
wire   [14:0] mul_ln73_15_fu_297_p1;
wire   [12:0] mul_ln73_55_fu_298_p1;
wire   [10:0] mul_ln73_5_fu_299_p1;
wire  signed [15:0] mul_ln73_42_fu_300_p0;
wire  signed [14:0] mul_ln73_42_fu_300_p1;
wire  signed [15:0] mul_ln73_47_fu_301_p0;
wire  signed [14:0] mul_ln73_47_fu_301_p1;
wire  signed [15:0] mul_ln73_41_fu_302_p0;
wire  signed [27:0] sext_ln70_36_fu_17085_p1;
wire  signed [11:0] mul_ln73_41_fu_302_p1;
wire  signed [15:0] mul_ln73_37_fu_303_p0;
wire   [14:0] mul_ln73_37_fu_303_p1;
wire   [13:0] mul_ln73_38_fu_304_p1;
wire  signed [14:0] mul_ln73_11_fu_305_p1;
wire   [5:0] mul_ln73_24_fu_306_p1;
wire  signed [15:0] mul_ln42_1_fu_307_p1;
wire  signed [15:0] mul_ln73_13_fu_308_p0;
wire  signed [13:0] mul_ln73_13_fu_308_p1;
wire   [10:0] mul_ln73_33_fu_309_p1;
wire  signed [15:0] mul_ln42_7_fu_310_p0;
wire  signed [15:0] mul_ln42_7_fu_310_p1;
wire  signed [12:0] mul_ln73_49_fu_311_p1;
wire   [12:0] mul_ln73_31_fu_312_p1;
wire  signed [15:0] mul_ln73_10_fu_313_p0;
wire  signed [13:0] mul_ln73_10_fu_313_p1;
wire  signed [15:0] mul_ln73_39_fu_314_p0;
wire  signed [11:0] mul_ln73_39_fu_314_p1;
wire  signed [11:0] mul_ln73_6_fu_315_p1;
wire  signed [15:0] mul_ln42_11_fu_316_p0;
wire  signed [15:0] mul_ln42_11_fu_316_p1;
wire  signed [14:0] mul_ln73_1_fu_317_p1;
wire   [27:0] mul_ln73_2_fu_293_p2;
wire   [24:0] trunc_ln42_2_fu_16708_p4;
wire   [26:0] mul_ln73_5_fu_299_p2;
wire   [23:0] trunc_ln42_6_fu_16731_p4;
wire   [26:0] mul_ln73_8_fu_254_p2;
wire   [23:0] trunc_ln42_s_fu_16759_p4;
wire   [25:0] mul_ln73_9_fu_258_p2;
wire   [22:0] trunc_ln42_10_fu_16773_p4;
wire   [28:0] mul_ln73_14_fu_296_p2;
wire   [25:0] trunc_ln42_15_fu_16801_p4;
wire   [27:0] mul_ln73_17_fu_269_p2;
wire   [24:0] trunc_ln42_18_fu_16815_p4;
wire   [28:0] mul_ln73_18_fu_275_p2;
wire   [25:0] trunc_ln42_19_fu_16848_p4;
wire   [26:0] mul_ln73_20_fu_292_p2;
wire   [23:0] trunc_ln42_21_fu_16862_p4;
wire   [27:0] mul_ln73_21_fu_259_p2;
wire   [24:0] trunc_ln42_22_fu_16876_p4;
wire   [24:0] mul_ln73_23_fu_290_p2;
wire   [21:0] trunc_ln42_25_fu_16899_p4;
wire   [21:0] mul_ln73_24_fu_306_p2;
wire   [18:0] trunc_ln42_27_fu_16922_p4;
wire   [28:0] mul_ln73_27_fu_274_p2;
wire   [25:0] trunc_ln42_31_fu_16955_p4;
wire   [27:0] mul_ln73_29_fu_261_p2;
wire   [24:0] trunc_ln42_33_fu_16969_p4;
wire   [25:0] mul_ln73_30_fu_264_p2;
wire   [22:0] trunc_ln42_34_fu_16983_p4;
wire   [28:0] mul_ln73_31_fu_312_p2;
wire   [25:0] trunc_ln42_35_fu_17016_p4;
wire   [22:0] mul_ln73_32_fu_268_p2;
wire   [19:0] trunc_ln42_36_fu_17030_p4;
wire   [26:0] mul_ln73_33_fu_309_p2;
wire   [23:0] trunc_ln42_37_fu_17044_p4;
wire   [28:0] mul_ln73_36_fu_256_p2;
wire   [25:0] trunc_ln42_41_fu_17067_p4;
wire  signed [15:0] sext_ln70_36_fu_17085_p0;
wire   [27:0] mul_ln73_39_fu_314_p2;
wire   [24:0] trunc_ln42_44_fu_17091_p4;
wire   [27:0] mul_ln73_41_fu_302_p2;
wire   [24:0] trunc_ln42_46_fu_17105_p4;
wire   [26:0] mul_ln73_43_fu_251_p2;
wire   [23:0] trunc_ln42_49_fu_17128_p4;
wire   [27:0] mul_ln73_45_fu_278_p2;
wire   [24:0] trunc_ln42_52_fu_17156_p4;
wire   [24:0] mul_ln73_46_fu_288_p2;
wire   [21:0] trunc_ln42_53_fu_17170_p4;
wire   [27:0] mul_ln73_50_fu_263_p2;
wire   [24:0] trunc_ln42_58_fu_17193_p4;
wire   [28:0] mul_ln73_53_fu_271_p2;
wire   [25:0] trunc_ln42_61_fu_17216_p4;
wire   [28:0] mul_ln73_55_fu_298_p2;
wire   [25:0] trunc_ln42_63_fu_17239_p4;
wire   [27:0] mul_ln73_58_fu_282_p2;
wire   [24:0] trunc_ln42_68_fu_17262_p4;
wire  signed [26:0] sext_ln73_4_fu_16811_p1;
wire  signed [26:0] sext_ln73_5_fu_16858_p1;
wire  signed [26:0] sext_ln73_7_fu_16965_p1;
wire  signed [26:0] sext_ln73_9_fu_17026_p1;
wire  signed [22:0] sext_ln42_12_fu_16932_p1;
wire   [22:0] add_ln58_13_fu_17288_p2;
wire  signed [26:0] sext_ln58_2_fu_17294_p1;
wire  signed [26:0] sext_ln73_17_fu_17249_p1;
wire  signed [25:0] sext_ln73_13_fu_17101_p1;
wire  signed [25:0] sext_ln73_14_fu_17166_p1;
wire  signed [21:0] sext_ln73_10_fu_17040_p1;
wire   [21:0] add_ln58_31_fu_17310_p2;
wire  signed [22:0] sext_ln58_5_fu_17316_p1;
wire   [25:0] zext_ln58_fu_17320_p1;
wire  signed [25:0] sext_ln73_18_fu_17272_p1;
wire  signed [26:0] sext_ln73_12_fu_17077_p1;
wire  signed [26:0] sext_ln73_16_fu_17226_p1;
wire  signed [25:0] sext_ln73_1_fu_16718_p1;
wire  signed [25:0] sext_ln73_8_fu_16979_p1;
wire  signed [24:0] sext_ln73_3_fu_16769_p1;
wire  signed [24:0] sext_ln73_6_fu_16872_p1;
wire   [24:0] add_ln58_45_fu_17342_p2;
wire  signed [25:0] sext_ln58_10_fu_17348_p1;
wire  signed [25:0] sext_ln73_2_fu_16741_p1;
wire  signed [24:0] sext_ln73_11_fu_17054_p1;
wire  signed [24:0] sext_ln42_16_fu_17138_p1;
wire  signed [22:0] sext_ln42_11_fu_16909_p1;
wire  signed [22:0] sext_ln73_15_fu_17180_p1;
wire  signed [25:0] p_cast81_cast_fu_16825_p1;
wire  signed [25:0] p_cast85_cast_fu_16886_p1;
wire  signed [25:0] p_cast99_cast_fu_17115_p1;
wire  signed [25:0] p_cast104_cast_fu_17203_p1;
wire  signed [23:0] p_cast91_cast_fu_16993_p1;
wire   [23:0] add_ln58_67_fu_17382_p2;
wire  signed [24:0] sext_ln58_20_fu_17388_p1;
wire  signed [24:0] p_cast75_cast_fu_16783_p1;
wire   [29:0] mul_ln73_fu_249_p2;
wire   [26:0] trunc_ln_fu_17407_p4;
wire   [30:0] mul_ln73_1_fu_317_p2;
wire   [29:0] mul_ln73_3_fu_257_p2;
wire   [26:0] trunc_ln42_3_fu_17431_p4;
wire   [29:0] mul_ln73_4_fu_277_p2;
wire   [26:0] trunc_ln42_4_fu_17457_p4;
wire   [30:0] mul_ln42_fu_286_p2;
wire   [27:0] mul_ln73_6_fu_315_p2;
wire   [24:0] trunc_ln42_7_fu_17481_p4;
wire   [28:0] mul_ln73_7_fu_285_p2;
wire   [25:0] trunc_ln42_8_fu_17503_p4;
wire   [30:0] mul_ln42_1_fu_307_p2;
wire  signed [15:0] sext_ln70_10_fu_17536_p0;
wire   [29:0] mul_ln73_10_fu_313_p2;
wire   [26:0] trunc_ln42_11_fu_17543_p4;
wire   [30:0] mul_ln73_11_fu_305_p2;
wire   [29:0] mul_ln73_12_fu_272_p2;
wire   [26:0] trunc_ln42_13_fu_17567_p4;
wire   [29:0] mul_ln73_13_fu_308_p2;
wire   [26:0] trunc_ln42_14_fu_17581_p4;
wire   [30:0] mul_ln73_15_fu_297_p2;
wire   [29:0] mul_ln73_16_fu_294_p2;
wire   [26:0] trunc_ln42_17_fu_17613_p4;
wire   [29:0] mul_ln73_19_fu_255_p2;
wire   [26:0] trunc_ln42_20_fu_17631_p4;
wire   [30:0] mul_ln42_2_fu_270_p2;
wire   [30:0] mul_ln73_22_fu_281_p2;
wire   [30:0] mul_ln42_3_fu_248_p2;
wire   [30:0] mul_ln42_4_fu_250_p2;
wire   [28:0] mul_ln73_25_fu_295_p2;
wire   [25:0] trunc_ln42_29_fu_17700_p4;
wire   [30:0] mul_ln73_26_fu_276_p2;
wire   [30:0] mul_ln73_28_fu_266_p2;
wire   [30:0] mul_ln73_34_fu_279_p2;
wire   [30:0] mul_ln42_5_fu_287_p2;
wire   [29:0] mul_ln73_35_fu_247_p2;
wire   [26:0] trunc_ln42_40_fu_17771_p4;
wire   [30:0] mul_ln73_37_fu_303_p2;
wire   [29:0] mul_ln73_38_fu_304_p2;
wire   [26:0] trunc_ln42_43_fu_17803_p4;
wire   [30:0] mul_ln73_40_fu_267_p2;
wire   [30:0] mul_ln73_42_fu_300_p2;
wire   [30:0] mul_ln42_6_fu_260_p2;
wire   [30:0] mul_ln42_7_fu_310_p2;
wire   [30:0] mul_ln73_44_fu_262_p2;
wire   [30:0] mul_ln73_47_fu_301_p2;
wire   [30:0] mul_ln73_48_fu_265_p2;
wire   [28:0] mul_ln73_49_fu_311_p2;
wire   [25:0] trunc_ln42_56_fu_17907_p4;
wire   [30:0] mul_ln42_8_fu_283_p2;
wire   [30:0] mul_ln73_51_fu_253_p2;
wire   [29:0] mul_ln73_52_fu_289_p2;
wire   [26:0] trunc_ln42_60_fu_17950_p4;
wire   [30:0] mul_ln73_54_fu_291_p2;
wire   [29:0] mul_ln73_56_fu_284_p2;
wire   [26:0] trunc_ln42_64_fu_17978_p4;
wire   [30:0] mul_ln42_9_fu_273_p2;
wire   [30:0] mul_ln42_10_fu_246_p2;
wire   [29:0] mul_ln73_57_fu_280_p2;
wire   [26:0] trunc_ln42_67_fu_18026_p4;
wire   [30:0] mul_ln73_59_fu_252_p2;
wire   [30:0] mul_ln42_11_fu_316_p2;
wire   [27:0] trunc_ln42_23_fu_17651_p4;
wire   [27:0] trunc_ln42_39_fu_17761_p4;
wire   [27:0] trunc_ln42_47_fu_17833_p4;
wire   [27:0] trunc_ln42_51_fu_17868_p4;
wire   [27:0] add_ln58_1_fu_18066_p2;
wire   [27:0] add_ln58_fu_18060_p2;
wire   [27:0] trunc_ln42_55_fu_17897_p4;
wire   [27:0] trunc_ln42_59_fu_17940_p4;
wire  signed [27:0] sext_ln42_3_fu_17467_p1;
wire  signed [27:0] sext_ln42_6_fu_17553_p1;
wire   [27:0] add_ln58_4_fu_18084_p2;
wire  signed [27:0] sext_ln42_fu_17417_p1;
wire   [27:0] add_ln58_5_fu_18090_p2;
wire   [27:0] add_ln58_3_fu_18078_p2;
wire   [27:0] add_ln58_6_fu_18096_p2;
wire   [27:0] add_ln58_2_fu_18072_p2;
wire  signed [27:0] sext_ln42_15_fu_17813_p1;
wire  signed [27:0] sext_ln42_22_fu_18036_p1;
wire  signed [27:0] sext_ln58_fu_18114_p1;
wire  signed [27:0] sext_ln42_5_fu_17513_p1;
wire   [27:0] add_ln58_10_fu_18117_p2;
wire   [27:0] add_ln58_8_fu_18108_p2;
wire  signed [27:0] sext_ln58_3_fu_18132_p1;
wire  signed [27:0] sext_ln58_1_fu_18129_p1;
wire   [27:0] add_ln58_15_fu_18135_p2;
wire   [27:0] add_ln58_11_fu_18123_p2;
wire   [27:0] add_ln58_16_fu_18141_p2;
wire   [27:0] add_ln58_7_fu_18102_p2;
wire   [27:0] trunc_ln42_1_fu_17421_p4;
wire   [27:0] trunc_ln42_5_fu_17471_p4;
wire   [27:0] trunc_ln42_9_fu_17517_p4;
wire   [27:0] trunc_ln42_12_fu_17557_p4;
wire   [27:0] add_ln58_19_fu_18159_p2;
wire   [27:0] add_ln58_18_fu_18153_p2;
wire   [27:0] trunc_ln42_16_fu_17603_p4;
wire   [27:0] trunc_ln42_24_fu_17661_p4;
wire   [27:0] trunc_ln42_32_fu_17728_p4;
wire   [27:0] trunc_ln42_48_fu_17843_p4;
wire   [27:0] add_ln58_22_fu_18177_p2;
wire   [27:0] trunc_ln42_28_fu_17690_p4;
wire   [27:0] add_ln58_23_fu_18183_p2;
wire   [27:0] add_ln58_21_fu_18171_p2;
wire   [27:0] add_ln58_24_fu_18189_p2;
wire   [27:0] add_ln58_20_fu_18165_p2;
wire  signed [27:0] sext_ln42_10_fu_17641_p1;
wire  signed [27:0] sext_ln42_14_fu_17781_p1;
wire  signed [27:0] sext_ln42_20_fu_17988_p1;
wire  signed [27:0] sext_ln42_18_fu_17917_p1;
wire   [27:0] add_ln58_27_fu_18207_p2;
wire  signed [27:0] sext_ln42_19_fu_17960_p1;
wire   [27:0] add_ln58_28_fu_18213_p2;
wire   [27:0] add_ln58_26_fu_18201_p2;
wire  signed [26:0] sext_ln58_6_fu_18228_p1;
wire  signed [26:0] sext_ln58_4_fu_18225_p1;
wire   [26:0] add_ln58_33_fu_18231_p2;
wire  signed [27:0] sext_ln58_7_fu_18237_p1;
wire   [27:0] add_ln58_29_fu_18219_p2;
wire   [27:0] add_ln58_34_fu_18241_p2;
wire   [27:0] add_ln58_25_fu_18195_p2;
wire   [27:0] trunc_ln42_45_fu_17817_p4;
wire   [27:0] trunc_ln42_57_fu_17921_p4;
wire   [27:0] trunc_ln42_65_fu_17997_p4;
wire   [27:0] trunc_ln42_69_fu_18040_p4;
wire   [27:0] add_ln58_37_fu_18259_p2;
wire   [27:0] add_ln58_36_fu_18253_p2;
wire  signed [27:0] sext_ln42_7_fu_17577_p1;
wire  signed [27:0] sext_ln42_9_fu_17623_p1;
wire  signed [27:0] sext_ln58_8_fu_18277_p1;
wire  signed [27:0] sext_ln42_13_fu_17710_p1;
wire   [27:0] add_ln58_41_fu_18280_p2;
wire   [27:0] add_ln58_39_fu_18271_p2;
wire   [27:0] add_ln58_42_fu_18286_p2;
wire   [27:0] add_ln58_38_fu_18265_p2;
wire  signed [26:0] sext_ln58_11_fu_18301_p1;
wire  signed [26:0] sext_ln58_9_fu_18298_p1;
wire   [26:0] add_ln58_47_fu_18304_p2;
wire  signed [23:0] sext_ln58_14_fu_18317_p1;
wire   [23:0] add_ln58_50_fu_18320_p2;
wire  signed [25:0] sext_ln58_15_fu_18326_p1;
wire  signed [25:0] sext_ln58_13_fu_18314_p1;
wire   [25:0] add_ln58_51_fu_18330_p2;
wire  signed [27:0] sext_ln58_16_fu_18336_p1;
wire  signed [27:0] sext_ln58_12_fu_18310_p1;
wire   [27:0] add_ln58_52_fu_18340_p2;
wire   [27:0] add_ln58_43_fu_18292_p2;
wire   [27:0] trunc_ln42_26_fu_17671_p4;
wire   [27:0] trunc_ln42_30_fu_17714_p4;
wire   [27:0] trunc_ln42_38_fu_17742_p4;
wire   [27:0] trunc_ln42_42_fu_17785_p4;
wire   [27:0] add_ln58_55_fu_18358_p2;
wire   [27:0] add_ln58_54_fu_18352_p2;
wire   [27:0] trunc_ln42_50_fu_17853_p4;
wire   [27:0] trunc_ln42_54_fu_17878_p4;
wire   [27:0] trunc_ln42_66_fu_18007_p4;
wire   [27:0] trunc_ln42_70_fu_18050_p4;
wire   [27:0] add_ln58_58_fu_18376_p2;
wire   [27:0] trunc_ln42_62_fu_17964_p4;
wire   [27:0] add_ln58_59_fu_18382_p2;
wire   [27:0] add_ln58_57_fu_18370_p2;
wire   [27:0] add_ln58_60_fu_18388_p2;
wire   [27:0] add_ln58_56_fu_18364_p2;
wire  signed [27:0] sext_ln42_1_fu_17441_p1;
wire  signed [27:0] sext_ln42_8_fu_17591_p1;
wire  signed [26:0] sext_ln58_17_fu_18406_p1;
wire  signed [26:0] p_cast72_cast_fu_17491_p1;
wire   [26:0] add_ln58_64_fu_18409_p2;
wire  signed [27:0] sext_ln58_18_fu_18415_p1;
wire   [27:0] add_ln58_62_fu_18400_p2;
wire  signed [26:0] sext_ln58_21_fu_18428_p1;
wire  signed [26:0] sext_ln58_19_fu_18425_p1;
wire   [26:0] add_ln58_69_fu_18431_p2;
wire  signed [27:0] sext_ln58_22_fu_18437_p1;
wire   [27:0] add_ln58_65_fu_18419_p2;
wire   [27:0] add_ln58_70_fu_18441_p2;
wire   [27:0] add_ln58_61_fu_18394_p2;
wire   [27:0] x_fu_18147_p2;
wire   [27:0] x_1_fu_18247_p2;
wire   [27:0] x_2_fu_18346_p2;
wire   [27:0] x_3_fu_18447_p2;
reg    ap_ce_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;

myproject_mul_16s_16ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16ns_31_1_0_U66(
    .din0(mul_ln42_10_fu_246_p0),
    .din1(mul_ln42_10_fu_246_p1),
    .dout(mul_ln42_10_fu_246_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U67(
    .din0(a_10_reg_18568),
    .din1(mul_ln73_35_fu_247_p1),
    .dout(mul_ln73_35_fu_247_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U68(
    .din0(mul_ln42_3_fu_248_p0),
    .din1(mul_ln42_3_fu_248_p1),
    .dout(mul_ln42_3_fu_248_p2)
);

myproject_mul_16s_14ns_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14ns_30_1_0_U69(
    .din0(mul_ln73_fu_249_p0),
    .din1(mul_ln73_fu_249_p1),
    .dout(mul_ln73_fu_249_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U70(
    .din0(mul_ln42_4_fu_250_p0),
    .din1(mul_ln42_4_fu_250_p1),
    .dout(mul_ln42_4_fu_250_p2)
);

myproject_mul_16s_11s_27_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11s_27_1_0_U71(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5),
    .din1(mul_ln73_43_fu_251_p1),
    .dout(mul_ln73_43_fu_251_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U72(
    .din0(mul_ln73_59_fu_252_p0),
    .din1(mul_ln73_59_fu_252_p1),
    .dout(mul_ln73_59_fu_252_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U73(
    .din0(mul_ln73_51_fu_253_p0),
    .din1(mul_ln73_51_fu_253_p1),
    .dout(mul_ln73_51_fu_253_p2)
);

myproject_mul_16s_11ns_27_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11ns_27_1_0_U74(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7),
    .din1(mul_ln73_8_fu_254_p1),
    .dout(mul_ln73_8_fu_254_p2)
);

myproject_mul_16s_14ns_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14ns_30_1_0_U75(
    .din0(a_5_reg_18542),
    .din1(mul_ln73_19_fu_255_p1),
    .dout(mul_ln73_19_fu_255_p2)
);

myproject_mul_16s_13s_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13s_29_1_0_U76(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7),
    .din1(mul_ln73_36_fu_256_p1),
    .dout(mul_ln73_36_fu_256_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U77(
    .din0(mul_ln73_3_fu_257_p0),
    .din1(mul_ln73_3_fu_257_p1),
    .dout(mul_ln73_3_fu_257_p2)
);

myproject_mul_16s_10s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_0_U78(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7),
    .din1(mul_ln73_9_fu_258_p1),
    .dout(mul_ln73_9_fu_258_p2)
);

myproject_mul_16s_12ns_28_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12ns_28_1_0_U79(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4),
    .din1(mul_ln73_21_fu_259_p1),
    .dout(mul_ln73_21_fu_259_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U80(
    .din0(mul_ln42_6_fu_260_p0),
    .din1(mul_ln42_6_fu_260_p1),
    .dout(mul_ln42_6_fu_260_p2)
);

myproject_mul_16s_12s_28_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12s_28_1_0_U81(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1),
    .din1(mul_ln73_29_fu_261_p1),
    .dout(mul_ln73_29_fu_261_p2)
);

myproject_mul_16s_15ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_0_U82(
    .din0(mul_ln73_44_fu_262_p0),
    .din1(mul_ln73_44_fu_262_p1),
    .dout(mul_ln73_44_fu_262_p2)
);

myproject_mul_16s_12ns_28_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12ns_28_1_0_U83(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3),
    .din1(mul_ln73_50_fu_263_p1),
    .dout(mul_ln73_50_fu_263_p2)
);

myproject_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U84(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1),
    .din1(mul_ln73_30_fu_264_p1),
    .dout(mul_ln73_30_fu_264_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U85(
    .din0(mul_ln73_48_fu_265_p0),
    .din1(mul_ln73_48_fu_265_p1),
    .dout(mul_ln73_48_fu_265_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U86(
    .din0(a_8_reg_18558),
    .din1(mul_ln73_28_fu_266_p1),
    .dout(mul_ln73_28_fu_266_p2)
);

myproject_mul_16s_15ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_0_U87(
    .din0(a_11_reg_18574),
    .din1(mul_ln73_40_fu_267_p1),
    .dout(mul_ln73_40_fu_267_p2)
);

myproject_mul_16s_7s_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
mul_16s_7s_23_1_0_U88(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig),
    .din1(mul_ln73_32_fu_268_p1),
    .dout(mul_ln73_32_fu_268_p2)
);

myproject_mul_16s_12ns_28_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12ns_28_1_0_U89(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5),
    .din1(mul_ln73_17_fu_269_p1),
    .dout(mul_ln73_17_fu_269_p2)
);

myproject_mul_16s_16ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16ns_31_1_0_U90(
    .din0(mul_ln42_2_fu_270_p0),
    .din1(mul_ln42_2_fu_270_p1),
    .dout(mul_ln42_2_fu_270_p2)
);

myproject_mul_16s_13s_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13s_29_1_0_U91(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2),
    .din1(mul_ln73_53_fu_271_p1),
    .dout(mul_ln73_53_fu_271_p2)
);

myproject_mul_16s_14ns_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14ns_30_1_0_U92(
    .din0(mul_ln73_12_fu_272_p0),
    .din1(mul_ln73_12_fu_272_p1),
    .dout(mul_ln73_12_fu_272_p2)
);

myproject_mul_16s_16ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16ns_31_1_0_U93(
    .din0(mul_ln42_9_fu_273_p0),
    .din1(mul_ln42_9_fu_273_p1),
    .dout(mul_ln42_9_fu_273_p2)
);

myproject_mul_16s_13ns_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13ns_29_1_0_U94(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1),
    .din1(mul_ln73_27_fu_274_p1),
    .dout(mul_ln73_27_fu_274_p2)
);

myproject_mul_16s_13s_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13s_29_1_0_U95(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4),
    .din1(mul_ln73_18_fu_275_p1),
    .dout(mul_ln73_18_fu_275_p2)
);

myproject_mul_16s_15ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_0_U96(
    .din0(mul_ln73_26_fu_276_p0),
    .din1(mul_ln73_26_fu_276_p1),
    .dout(mul_ln73_26_fu_276_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U97(
    .din0(a_1_reg_18523),
    .din1(mul_ln73_4_fu_277_p1),
    .dout(mul_ln73_4_fu_277_p2)
);

myproject_mul_16s_12ns_28_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12ns_28_1_0_U98(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4),
    .din1(mul_ln73_45_fu_278_p1),
    .dout(mul_ln73_45_fu_278_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U99(
    .din0(a_9_reg_18563),
    .din1(mul_ln73_34_fu_279_p1),
    .dout(mul_ln73_34_fu_279_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U100(
    .din0(a_17_reg_18608),
    .din1(mul_ln73_57_fu_280_p1),
    .dout(mul_ln73_57_fu_280_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U101(
    .din0(mul_ln73_22_fu_281_p0),
    .din1(mul_ln73_22_fu_281_p1),
    .dout(mul_ln73_22_fu_281_p2)
);

myproject_mul_16s_12ns_28_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12ns_28_1_0_U102(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9),
    .din1(mul_ln73_58_fu_282_p1),
    .dout(mul_ln73_58_fu_282_p2)
);

myproject_mul_16s_16ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16ns_31_1_0_U103(
    .din0(mul_ln42_8_fu_283_p0),
    .din1(mul_ln42_8_fu_283_p1),
    .dout(mul_ln42_8_fu_283_p2)
);

myproject_mul_16s_14ns_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14ns_30_1_0_U104(
    .din0(a_16_reg_18602),
    .din1(mul_ln73_56_fu_284_p1),
    .dout(mul_ln73_56_fu_284_p2)
);

myproject_mul_16s_13s_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13s_29_1_0_U105(
    .din0(a_2_reg_18530),
    .din1(mul_ln73_7_fu_285_p1),
    .dout(mul_ln73_7_fu_285_p2)
);

myproject_mul_16s_16ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16ns_31_1_0_U106(
    .din0(a_1_reg_18523),
    .din1(mul_ln42_fu_286_p1),
    .dout(mul_ln42_fu_286_p2)
);

myproject_mul_16s_16ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16ns_31_1_0_U107(
    .din0(mul_ln42_5_fu_287_p0),
    .din1(mul_ln42_5_fu_287_p1),
    .dout(mul_ln42_5_fu_287_p2)
);

myproject_mul_16s_9s_25_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_0_U108(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4),
    .din1(mul_ln73_46_fu_288_p1),
    .dout(mul_ln73_46_fu_288_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U109(
    .din0(a_15_reg_18596),
    .din1(mul_ln73_52_fu_289_p1),
    .dout(mul_ln73_52_fu_289_p2)
);

myproject_mul_16s_9s_25_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_0_U110(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3),
    .din1(mul_ln73_23_fu_290_p1),
    .dout(mul_ln73_23_fu_290_p2)
);

myproject_mul_16s_15ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_0_U111(
    .din0(mul_ln73_54_fu_291_p0),
    .din1(mul_ln73_54_fu_291_p1),
    .dout(mul_ln73_54_fu_291_p2)
);

myproject_mul_16s_11ns_27_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11ns_27_1_0_U112(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4),
    .din1(mul_ln73_20_fu_292_p1),
    .dout(mul_ln73_20_fu_292_p2)
);

myproject_mul_16s_12s_28_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12s_28_1_0_U113(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9),
    .din1(mul_ln73_2_fu_293_p1),
    .dout(mul_ln73_2_fu_293_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U114(
    .din0(a_4_reg_18536),
    .din1(mul_ln73_16_fu_294_p1),
    .dout(mul_ln73_16_fu_294_p2)
);

myproject_mul_16s_13ns_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13ns_29_1_0_U115(
    .din0(a_7_reg_18552),
    .din1(mul_ln73_25_fu_295_p1),
    .dout(mul_ln73_25_fu_295_p2)
);

myproject_mul_16s_13s_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13s_29_1_0_U116(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5),
    .din1(mul_ln73_14_fu_296_p1),
    .dout(mul_ln73_14_fu_296_p2)
);

myproject_mul_16s_15ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_0_U117(
    .din0(a_4_reg_18536),
    .din1(mul_ln73_15_fu_297_p1),
    .dout(mul_ln73_15_fu_297_p2)
);

myproject_mul_16s_13ns_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13ns_29_1_0_U118(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1),
    .din1(mul_ln73_55_fu_298_p1),
    .dout(mul_ln73_55_fu_298_p2)
);

myproject_mul_16s_11ns_27_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11ns_27_1_0_U119(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8),
    .din1(mul_ln73_5_fu_299_p1),
    .dout(mul_ln73_5_fu_299_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U120(
    .din0(mul_ln73_42_fu_300_p0),
    .din1(mul_ln73_42_fu_300_p1),
    .dout(mul_ln73_42_fu_300_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U121(
    .din0(mul_ln73_47_fu_301_p0),
    .din1(mul_ln73_47_fu_301_p1),
    .dout(mul_ln73_47_fu_301_p2)
);

myproject_mul_16s_12s_28_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12s_28_1_0_U122(
    .din0(mul_ln73_41_fu_302_p0),
    .din1(mul_ln73_41_fu_302_p1),
    .dout(mul_ln73_41_fu_302_p2)
);

myproject_mul_16s_15ns_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_0_U123(
    .din0(mul_ln73_37_fu_303_p0),
    .din1(mul_ln73_37_fu_303_p1),
    .dout(mul_ln73_37_fu_303_p2)
);

myproject_mul_16s_14ns_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14ns_30_1_0_U124(
    .din0(a_11_reg_18574),
    .din1(mul_ln73_38_fu_304_p1),
    .dout(mul_ln73_38_fu_304_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U125(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6),
    .din1(mul_ln73_11_fu_305_p1),
    .dout(mul_ln73_11_fu_305_p2)
);

myproject_mul_16s_6ns_22_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
mul_16s_6ns_22_1_0_U126(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2),
    .din1(mul_ln73_24_fu_306_p1),
    .dout(mul_ln73_24_fu_306_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U127(
    .din0(a_2_reg_18530),
    .din1(mul_ln42_1_fu_307_p1),
    .dout(mul_ln42_1_fu_307_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U128(
    .din0(mul_ln73_13_fu_308_p0),
    .din1(mul_ln73_13_fu_308_p1),
    .dout(mul_ln73_13_fu_308_p2)
);

myproject_mul_16s_11ns_27_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11ns_27_1_0_U129(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig),
    .din1(mul_ln73_33_fu_309_p1),
    .dout(mul_ln73_33_fu_309_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U130(
    .din0(mul_ln42_7_fu_310_p0),
    .din1(mul_ln42_7_fu_310_p1),
    .dout(mul_ln42_7_fu_310_p2)
);

myproject_mul_16s_13s_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13s_29_1_0_U131(
    .din0(a_14_reg_18590),
    .din1(mul_ln73_49_fu_311_p1),
    .dout(mul_ln73_49_fu_311_p2)
);

myproject_mul_16s_13ns_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13ns_29_1_0_U132(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig),
    .din1(mul_ln73_31_fu_312_p1),
    .dout(mul_ln73_31_fu_312_p2)
);

myproject_mul_16s_14s_30_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_0_U133(
    .din0(mul_ln73_10_fu_313_p0),
    .din1(mul_ln73_10_fu_313_p1),
    .dout(mul_ln73_10_fu_313_p2)
);

myproject_mul_16s_12s_28_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12s_28_1_0_U134(
    .din0(mul_ln73_39_fu_314_p0),
    .din1(mul_ln73_39_fu_314_p1),
    .dout(mul_ln73_39_fu_314_p2)
);

myproject_mul_16s_12s_28_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12s_28_1_0_U135(
    .din0(a_1_reg_18523),
    .din1(mul_ln73_6_fu_315_p1),
    .dout(mul_ln73_6_fu_315_p2)
);

myproject_mul_16s_16s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_0_U136(
    .din0(mul_ln42_11_fu_316_p0),
    .din1(mul_ln42_11_fu_316_p1),
    .dout(mul_ln42_11_fu_316_p2)
);

myproject_mul_16s_15s_31_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_0_U137(
    .din0(a_reg_18517),
    .din1(mul_ln73_1_fu_317_p1),
    .dout(mul_ln73_1_fu_317_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        a_10_reg_18568 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;
        a_11_reg_18574 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;
        a_12_reg_18580 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;
        a_13_reg_18585 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;
        a_14_reg_18590 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;
        a_15_reg_18596 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;
        a_16_reg_18602 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;
        a_17_reg_18608 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;
        a_1_reg_18523 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
        a_2_reg_18530 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
        a_4_reg_18536 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
        a_5_reg_18542 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
        a_6_reg_18547 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
        a_7_reg_18552 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
        a_8_reg_18558 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
        a_9_reg_18563 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
        a_reg_18517 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
        add_ln58_12_reg_18619 <= add_ln58_12_fu_17282_p2;
        add_ln58_14_reg_18624 <= add_ln58_14_fu_17298_p2;
        add_ln58_30_reg_18629 <= add_ln58_30_fu_17304_p2;
        add_ln58_32_reg_18634 <= add_ln58_32_fu_17324_p2;
        add_ln58_40_reg_18639 <= add_ln58_40_fu_17330_p2;
        add_ln58_44_reg_18644 <= add_ln58_44_fu_17336_p2;
        add_ln58_46_reg_18649 <= add_ln58_46_fu_17352_p2;
        add_ln58_48_reg_18654 <= add_ln58_48_fu_17358_p2;
        add_ln58_49_reg_18659 <= add_ln58_49_fu_17364_p2;
        add_ln58_63_reg_18664 <= add_ln58_63_fu_17370_p2;
        add_ln58_66_reg_18669 <= add_ln58_66_fu_17376_p2;
        add_ln58_68_reg_18674 <= add_ln58_68_fu_17392_p2;
        add_ln58_9_reg_18614 <= add_ln58_9_fu_17276_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= {{x_fu_18147_p2[27:12]}};
        ap_return_1_int_reg <= {{x_1_fu_18247_p2[27:12]}};
        ap_return_2_int_reg <= {{x_2_fu_18346_p2[27:12]}};
        ap_return_3_int_reg <= {{x_3_fu_18447_p2[27:12]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = {{x_fu_18147_p2[27:12]}};
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = {{x_1_fu_18247_p2[27:12]}};
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = {{x_2_fu_18346_p2[27:12]}};
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = {{x_3_fu_18447_p2[27:12]}};
    end else begin
        ap_return_3 = 'bx;
    end
end

assign add_ln58_10_fu_18117_p2 = ($signed(sext_ln58_fu_18114_p1) + $signed(sext_ln42_5_fu_17513_p1));

assign add_ln58_11_fu_18123_p2 = (add_ln58_10_fu_18117_p2 + add_ln58_8_fu_18108_p2);

assign add_ln58_12_fu_17282_p2 = ($signed(sext_ln73_7_fu_16965_p1) + $signed(sext_ln73_9_fu_17026_p1));

assign add_ln58_13_fu_17288_p2 = ($signed(sext_ln42_12_fu_16932_p1) + $signed(23'd4598272));

assign add_ln58_14_fu_17298_p2 = ($signed(sext_ln58_2_fu_17294_p1) + $signed(sext_ln73_17_fu_17249_p1));

assign add_ln58_15_fu_18135_p2 = ($signed(sext_ln58_3_fu_18132_p1) + $signed(sext_ln58_1_fu_18129_p1));

assign add_ln58_16_fu_18141_p2 = (add_ln58_15_fu_18135_p2 + add_ln58_11_fu_18123_p2);

assign add_ln58_18_fu_18153_p2 = (trunc_ln42_1_fu_17421_p4 + trunc_ln42_5_fu_17471_p4);

assign add_ln58_19_fu_18159_p2 = (trunc_ln42_9_fu_17517_p4 + trunc_ln42_12_fu_17557_p4);

assign add_ln58_1_fu_18066_p2 = (trunc_ln42_47_fu_17833_p4 + trunc_ln42_51_fu_17868_p4);

assign add_ln58_20_fu_18165_p2 = (add_ln58_19_fu_18159_p2 + add_ln58_18_fu_18153_p2);

assign add_ln58_21_fu_18171_p2 = (trunc_ln42_16_fu_17603_p4 + trunc_ln42_24_fu_17661_p4);

assign add_ln58_22_fu_18177_p2 = (trunc_ln42_32_fu_17728_p4 + trunc_ln42_48_fu_17843_p4);

assign add_ln58_23_fu_18183_p2 = (add_ln58_22_fu_18177_p2 + trunc_ln42_28_fu_17690_p4);

assign add_ln58_24_fu_18189_p2 = (add_ln58_23_fu_18183_p2 + add_ln58_21_fu_18171_p2);

assign add_ln58_25_fu_18195_p2 = (add_ln58_24_fu_18189_p2 + add_ln58_20_fu_18165_p2);

assign add_ln58_26_fu_18201_p2 = ($signed(sext_ln42_10_fu_17641_p1) + $signed(sext_ln42_14_fu_17781_p1));

assign add_ln58_27_fu_18207_p2 = ($signed(sext_ln42_20_fu_17988_p1) + $signed(sext_ln42_18_fu_17917_p1));

assign add_ln58_28_fu_18213_p2 = ($signed(add_ln58_27_fu_18207_p2) + $signed(sext_ln42_19_fu_17960_p1));

assign add_ln58_29_fu_18219_p2 = (add_ln58_28_fu_18213_p2 + add_ln58_26_fu_18201_p2);

assign add_ln58_2_fu_18072_p2 = (add_ln58_1_fu_18066_p2 + add_ln58_fu_18060_p2);

assign add_ln58_30_fu_17304_p2 = ($signed(sext_ln73_13_fu_17101_p1) + $signed(sext_ln73_14_fu_17166_p1));

assign add_ln58_31_fu_17310_p2 = ($signed(sext_ln73_10_fu_17040_p1) + $signed(22'd2783616));

assign add_ln58_32_fu_17324_p2 = ($signed(zext_ln58_fu_17320_p1) + $signed(sext_ln73_18_fu_17272_p1));

assign add_ln58_33_fu_18231_p2 = ($signed(sext_ln58_6_fu_18228_p1) + $signed(sext_ln58_4_fu_18225_p1));

assign add_ln58_34_fu_18241_p2 = ($signed(sext_ln58_7_fu_18237_p1) + $signed(add_ln58_29_fu_18219_p2));

assign add_ln58_36_fu_18253_p2 = (trunc_ln42_45_fu_17817_p4 + trunc_ln42_57_fu_17921_p4);

assign add_ln58_37_fu_18259_p2 = (trunc_ln42_65_fu_17997_p4 + trunc_ln42_69_fu_18040_p4);

assign add_ln58_38_fu_18265_p2 = (add_ln58_37_fu_18259_p2 + add_ln58_36_fu_18253_p2);

assign add_ln58_39_fu_18271_p2 = ($signed(sext_ln42_7_fu_17577_p1) + $signed(sext_ln42_9_fu_17623_p1));

assign add_ln58_3_fu_18078_p2 = (trunc_ln42_55_fu_17897_p4 + trunc_ln42_59_fu_17940_p4);

assign add_ln58_40_fu_17330_p2 = ($signed(sext_ln73_12_fu_17077_p1) + $signed(sext_ln73_16_fu_17226_p1));

assign add_ln58_41_fu_18280_p2 = ($signed(sext_ln58_8_fu_18277_p1) + $signed(sext_ln42_13_fu_17710_p1));

assign add_ln58_42_fu_18286_p2 = (add_ln58_41_fu_18280_p2 + add_ln58_39_fu_18271_p2);

assign add_ln58_43_fu_18292_p2 = (add_ln58_42_fu_18286_p2 + add_ln58_38_fu_18265_p2);

assign add_ln58_44_fu_17336_p2 = ($signed(sext_ln73_1_fu_16718_p1) + $signed(sext_ln73_8_fu_16979_p1));

assign add_ln58_45_fu_17342_p2 = ($signed(sext_ln73_3_fu_16769_p1) + $signed(sext_ln73_6_fu_16872_p1));

assign add_ln58_46_fu_17352_p2 = ($signed(sext_ln58_10_fu_17348_p1) + $signed(sext_ln73_2_fu_16741_p1));

assign add_ln58_47_fu_18304_p2 = ($signed(sext_ln58_11_fu_18301_p1) + $signed(sext_ln58_9_fu_18298_p1));

assign add_ln58_48_fu_17358_p2 = ($signed(sext_ln73_11_fu_17054_p1) + $signed(sext_ln42_16_fu_17138_p1));

assign add_ln58_49_fu_17364_p2 = ($signed(sext_ln42_11_fu_16909_p1) + $signed(sext_ln73_15_fu_17180_p1));

assign add_ln58_4_fu_18084_p2 = ($signed(sext_ln42_3_fu_17467_p1) + $signed(sext_ln42_6_fu_17553_p1));

assign add_ln58_50_fu_18320_p2 = ($signed(sext_ln58_14_fu_18317_p1) + $signed(24'd13521280));

assign add_ln58_51_fu_18330_p2 = ($signed(sext_ln58_15_fu_18326_p1) + $signed(sext_ln58_13_fu_18314_p1));

assign add_ln58_52_fu_18340_p2 = ($signed(sext_ln58_16_fu_18336_p1) + $signed(sext_ln58_12_fu_18310_p1));

assign add_ln58_54_fu_18352_p2 = (trunc_ln42_26_fu_17671_p4 + trunc_ln42_30_fu_17714_p4);

assign add_ln58_55_fu_18358_p2 = (trunc_ln42_38_fu_17742_p4 + trunc_ln42_42_fu_17785_p4);

assign add_ln58_56_fu_18364_p2 = (add_ln58_55_fu_18358_p2 + add_ln58_54_fu_18352_p2);

assign add_ln58_57_fu_18370_p2 = (trunc_ln42_50_fu_17853_p4 + trunc_ln42_54_fu_17878_p4);

assign add_ln58_58_fu_18376_p2 = (trunc_ln42_66_fu_18007_p4 + trunc_ln42_70_fu_18050_p4);

assign add_ln58_59_fu_18382_p2 = (add_ln58_58_fu_18376_p2 + trunc_ln42_62_fu_17964_p4);

assign add_ln58_5_fu_18090_p2 = ($signed(add_ln58_4_fu_18084_p2) + $signed(sext_ln42_fu_17417_p1));

assign add_ln58_60_fu_18388_p2 = (add_ln58_59_fu_18382_p2 + add_ln58_57_fu_18370_p2);

assign add_ln58_61_fu_18394_p2 = (add_ln58_60_fu_18388_p2 + add_ln58_56_fu_18364_p2);

assign add_ln58_62_fu_18400_p2 = ($signed(sext_ln42_1_fu_17441_p1) + $signed(sext_ln42_8_fu_17591_p1));

assign add_ln58_63_fu_17370_p2 = ($signed(p_cast81_cast_fu_16825_p1) + $signed(p_cast85_cast_fu_16886_p1));

assign add_ln58_64_fu_18409_p2 = ($signed(sext_ln58_17_fu_18406_p1) + $signed(p_cast72_cast_fu_17491_p1));

assign add_ln58_65_fu_18419_p2 = ($signed(sext_ln58_18_fu_18415_p1) + $signed(add_ln58_62_fu_18400_p2));

assign add_ln58_66_fu_17376_p2 = ($signed(p_cast99_cast_fu_17115_p1) + $signed(p_cast104_cast_fu_17203_p1));

assign add_ln58_67_fu_17382_p2 = ($signed(p_cast91_cast_fu_16993_p1) + $signed(24'd1938944));

assign add_ln58_68_fu_17392_p2 = ($signed(sext_ln58_20_fu_17388_p1) + $signed(p_cast75_cast_fu_16783_p1));

assign add_ln58_69_fu_18431_p2 = ($signed(sext_ln58_21_fu_18428_p1) + $signed(sext_ln58_19_fu_18425_p1));

assign add_ln58_6_fu_18096_p2 = (add_ln58_5_fu_18090_p2 + add_ln58_3_fu_18078_p2);

assign add_ln58_70_fu_18441_p2 = ($signed(sext_ln58_22_fu_18437_p1) + $signed(add_ln58_65_fu_18419_p2));

assign add_ln58_7_fu_18102_p2 = (add_ln58_6_fu_18096_p2 + add_ln58_2_fu_18072_p2);

assign add_ln58_8_fu_18108_p2 = ($signed(sext_ln42_15_fu_17813_p1) + $signed(sext_ln42_22_fu_18036_p1));

assign add_ln58_9_fu_17276_p2 = ($signed(sext_ln73_4_fu_16811_p1) + $signed(sext_ln73_5_fu_16858_p1));

assign add_ln58_fu_18060_p2 = (trunc_ln42_23_fu_17651_p4 + trunc_ln42_39_fu_17761_p4);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign mul_ln42_10_fu_246_p0 = sext_ln73_fu_17992_p1;

assign mul_ln42_10_fu_246_p1 = 31'd16630;

assign mul_ln42_11_fu_316_p0 = sext_ln42_21_fu_18017_p1;

assign mul_ln42_11_fu_316_p1 = 31'd2147465656;

assign mul_ln42_1_fu_307_p1 = 31'd2147462096;

assign mul_ln42_2_fu_270_p0 = sext_ln70_20_fu_17645_p1;

assign mul_ln42_2_fu_270_p1 = 31'd29659;

assign mul_ln42_3_fu_248_p0 = sext_ln70_20_fu_17645_p1;

assign mul_ln42_3_fu_248_p1 = 31'd2147466022;

assign mul_ln42_4_fu_250_p0 = sext_ln70_21_fu_17681_p1;

assign mul_ln42_4_fu_250_p1 = 31'd2147461616;

assign mul_ln42_5_fu_287_p0 = sext_ln70_32_fu_17752_p1;

assign mul_ln42_5_fu_287_p1 = 31'd29452;

assign mul_ln42_6_fu_260_p0 = sext_ln70_39_fu_17827_p1;

assign mul_ln42_6_fu_260_p1 = 31'd2147452512;

assign mul_ln42_7_fu_310_p0 = sext_ln70_39_fu_17827_p1;

assign mul_ln42_7_fu_310_p1 = 31'd2147461652;

assign mul_ln42_8_fu_283_p0 = sext_ln42_17_fu_17888_p1;

assign mul_ln42_8_fu_283_p1 = 31'd23736;

assign mul_ln42_9_fu_273_p0 = sext_ln73_fu_17992_p1;

assign mul_ln42_9_fu_273_p1 = 31'd20870;

assign mul_ln42_fu_286_p1 = 31'd19368;

assign mul_ln73_10_fu_313_p0 = sext_ln70_10_fu_17536_p1;

assign mul_ln73_10_fu_313_p1 = 30'd1073734231;

assign mul_ln73_11_fu_305_p1 = 31'd2147473203;

assign mul_ln73_12_fu_272_p0 = sext_ln70_10_fu_17536_p1;

assign mul_ln73_12_fu_272_p1 = 30'd7199;

assign mul_ln73_13_fu_308_p0 = sext_ln70_10_fu_17536_p1;

assign mul_ln73_13_fu_308_p1 = 30'd1073737644;

assign mul_ln73_14_fu_296_p1 = 29'd536868652;

assign mul_ln73_15_fu_297_p1 = 31'd15690;

assign mul_ln73_16_fu_294_p1 = 30'd1073736494;

assign mul_ln73_17_fu_269_p1 = 28'd2020;

assign mul_ln73_18_fu_275_p1 = 29'd536867068;

assign mul_ln73_19_fu_255_p1 = 30'd7783;

assign mul_ln73_1_fu_317_p1 = 31'd2147468964;

assign mul_ln73_20_fu_292_p1 = 27'd903;

assign mul_ln73_21_fu_259_p1 = 28'd1319;

assign mul_ln73_22_fu_281_p0 = sext_ln70_20_fu_17645_p1;

assign mul_ln73_22_fu_281_p1 = 31'd2147472659;

assign mul_ln73_23_fu_290_p1 = 25'd33554210;

assign mul_ln73_24_fu_306_p1 = 22'd26;

assign mul_ln73_25_fu_295_p1 = 29'd3552;

assign mul_ln73_26_fu_276_p0 = sext_ln70_21_fu_17681_p1;

assign mul_ln73_26_fu_276_p1 = 31'd10026;

assign mul_ln73_27_fu_274_p1 = 29'd3752;

assign mul_ln73_28_fu_266_p1 = 31'd2147473507;

assign mul_ln73_29_fu_261_p1 = 28'd268433930;

assign mul_ln73_2_fu_293_p1 = 28'd268433894;

assign mul_ln73_30_fu_264_p1 = 26'd494;

assign mul_ln73_31_fu_312_p1 = 29'd3848;

assign mul_ln73_32_fu_268_p1 = 23'd8388547;

assign mul_ln73_33_fu_309_p1 = 27'd618;

assign mul_ln73_34_fu_279_p1 = 31'd2147470900;

assign mul_ln73_35_fu_247_p1 = 30'd1073737180;

assign mul_ln73_36_fu_256_p1 = 29'd536868508;

assign mul_ln73_37_fu_303_p0 = sext_ln70_32_fu_17752_p1;

assign mul_ln73_37_fu_303_p1 = 31'd10728;

assign mul_ln73_38_fu_304_p1 = 30'd7479;

assign mul_ln73_39_fu_314_p0 = sext_ln70_36_fu_17085_p1;

assign mul_ln73_39_fu_314_p1 = 28'd268433998;

assign mul_ln73_3_fu_257_p0 = sext_ln70_2_fu_17402_p1;

assign mul_ln73_3_fu_257_p1 = 30'd1073737666;

assign mul_ln73_40_fu_267_p1 = 31'd9022;

assign mul_ln73_41_fu_302_p0 = sext_ln70_36_fu_17085_p1;

assign mul_ln73_41_fu_302_p1 = 28'd268433814;

assign mul_ln73_42_fu_300_p0 = sext_ln70_39_fu_17827_p1;

assign mul_ln73_42_fu_300_p1 = 31'd2147469395;

assign mul_ln73_43_fu_251_p1 = 27'd134217040;

assign mul_ln73_44_fu_262_p0 = sext_ln70_42_fu_17863_p1;

assign mul_ln73_44_fu_262_p1 = 31'd10440;

assign mul_ln73_45_fu_278_p1 = 28'd1528;

assign mul_ln73_46_fu_288_p1 = 25'd33554274;

assign mul_ln73_47_fu_301_p0 = sext_ln70_42_fu_17863_p1;

assign mul_ln73_47_fu_301_p1 = 31'd2147472042;

assign mul_ln73_48_fu_265_p0 = sext_ln42_17_fu_17888_p1;

assign mul_ln73_48_fu_265_p1 = 31'd2147472512;

assign mul_ln73_49_fu_311_p1 = 29'd536866924;

assign mul_ln73_4_fu_277_p1 = 30'd1073737098;

assign mul_ln73_50_fu_263_p1 = 28'd1779;

assign mul_ln73_51_fu_253_p0 = sext_ln70_47_fu_17935_p1;

assign mul_ln73_51_fu_253_p1 = 31'd2147473912;

assign mul_ln73_52_fu_289_p1 = 30'd1073737582;

assign mul_ln73_53_fu_271_p1 = 29'd536868642;

assign mul_ln73_54_fu_291_p0 = sext_ln70_47_fu_17935_p1;

assign mul_ln73_54_fu_291_p1 = 31'd13108;

assign mul_ln73_55_fu_298_p1 = 29'd2766;

assign mul_ln73_56_fu_284_p1 = 30'd7232;

assign mul_ln73_57_fu_280_p1 = 30'd1073737674;

assign mul_ln73_58_fu_282_p1 = 28'd1140;

assign mul_ln73_59_fu_252_p0 = sext_ln42_21_fu_18017_p1;

assign mul_ln73_59_fu_252_p1 = 31'd2147467335;

assign mul_ln73_5_fu_299_p1 = 27'd703;

assign mul_ln73_6_fu_315_p1 = 28'd268433486;

assign mul_ln73_7_fu_285_p1 = 29'd536867572;

assign mul_ln73_8_fu_254_p1 = 27'd920;

assign mul_ln73_9_fu_258_p1 = 26'd67108454;

assign mul_ln73_fu_249_p0 = sext_ln70_2_fu_17402_p1;

assign mul_ln73_fu_249_p1 = 30'd7508;

assign p_cast104_cast_fu_17203_p1 = $signed(trunc_ln42_58_fu_17193_p4);

assign p_cast72_cast_fu_17491_p1 = $signed(trunc_ln42_7_fu_17481_p4);

assign p_cast75_cast_fu_16783_p1 = $signed(trunc_ln42_10_fu_16773_p4);

assign p_cast81_cast_fu_16825_p1 = $signed(trunc_ln42_18_fu_16815_p4);

assign p_cast85_cast_fu_16886_p1 = $signed(trunc_ln42_22_fu_16876_p4);

assign p_cast91_cast_fu_16993_p1 = $signed(trunc_ln42_34_fu_16983_p4);

assign p_cast99_cast_fu_17115_p1 = $signed(trunc_ln42_46_fu_17105_p4);

assign sext_ln42_10_fu_17641_p1 = $signed(trunc_ln42_20_fu_17631_p4);

assign sext_ln42_11_fu_16909_p1 = $signed(trunc_ln42_25_fu_16899_p4);

assign sext_ln42_12_fu_16932_p1 = $signed(trunc_ln42_27_fu_16922_p4);

assign sext_ln42_13_fu_17710_p1 = $signed(trunc_ln42_29_fu_17700_p4);

assign sext_ln42_14_fu_17781_p1 = $signed(trunc_ln42_40_fu_17771_p4);

assign sext_ln42_15_fu_17813_p1 = $signed(trunc_ln42_43_fu_17803_p4);

assign sext_ln42_16_fu_17138_p1 = $signed(trunc_ln42_49_fu_17128_p4);

assign sext_ln42_17_fu_17888_p1 = a_14_reg_18590;

assign sext_ln42_18_fu_17917_p1 = $signed(trunc_ln42_56_fu_17907_p4);

assign sext_ln42_19_fu_17960_p1 = $signed(trunc_ln42_60_fu_17950_p4);

assign sext_ln42_1_fu_17441_p1 = $signed(trunc_ln42_3_fu_17431_p4);

assign sext_ln42_20_fu_17988_p1 = $signed(trunc_ln42_64_fu_17978_p4);

assign sext_ln42_21_fu_18017_p1 = a_17_reg_18608;

assign sext_ln42_22_fu_18036_p1 = $signed(trunc_ln42_67_fu_18026_p4);

assign sext_ln42_3_fu_17467_p1 = $signed(trunc_ln42_4_fu_17457_p4);

assign sext_ln42_5_fu_17513_p1 = $signed(trunc_ln42_8_fu_17503_p4);

assign sext_ln42_6_fu_17553_p1 = $signed(trunc_ln42_11_fu_17543_p4);

assign sext_ln42_7_fu_17577_p1 = $signed(trunc_ln42_13_fu_17567_p4);

assign sext_ln42_8_fu_17591_p1 = $signed(trunc_ln42_14_fu_17581_p4);

assign sext_ln42_9_fu_17623_p1 = $signed(trunc_ln42_17_fu_17613_p4);

assign sext_ln42_fu_17417_p1 = $signed(trunc_ln_fu_17407_p4);

assign sext_ln58_10_fu_17348_p1 = $signed(add_ln58_45_fu_17342_p2);

assign sext_ln58_11_fu_18301_p1 = $signed(add_ln58_46_reg_18649);

assign sext_ln58_12_fu_18310_p1 = $signed(add_ln58_47_fu_18304_p2);

assign sext_ln58_13_fu_18314_p1 = $signed(add_ln58_48_reg_18654);

assign sext_ln58_14_fu_18317_p1 = $signed(add_ln58_49_reg_18659);

assign sext_ln58_15_fu_18326_p1 = $signed(add_ln58_50_fu_18320_p2);

assign sext_ln58_16_fu_18336_p1 = $signed(add_ln58_51_fu_18330_p2);

assign sext_ln58_17_fu_18406_p1 = $signed(add_ln58_63_reg_18664);

assign sext_ln58_18_fu_18415_p1 = $signed(add_ln58_64_fu_18409_p2);

assign sext_ln58_19_fu_18425_p1 = $signed(add_ln58_66_reg_18669);

assign sext_ln58_1_fu_18129_p1 = $signed(add_ln58_12_reg_18619);

assign sext_ln58_20_fu_17388_p1 = $signed(add_ln58_67_fu_17382_p2);

assign sext_ln58_21_fu_18428_p1 = $signed(add_ln58_68_reg_18674);

assign sext_ln58_22_fu_18437_p1 = $signed(add_ln58_69_fu_18431_p2);

assign sext_ln58_2_fu_17294_p1 = $signed(add_ln58_13_fu_17288_p2);

assign sext_ln58_3_fu_18132_p1 = $signed(add_ln58_14_reg_18624);

assign sext_ln58_4_fu_18225_p1 = $signed(add_ln58_30_reg_18629);

assign sext_ln58_5_fu_17316_p1 = $signed(add_ln58_31_fu_17310_p2);

assign sext_ln58_6_fu_18228_p1 = $signed(add_ln58_32_reg_18634);

assign sext_ln58_7_fu_18237_p1 = $signed(add_ln58_33_fu_18231_p2);

assign sext_ln58_8_fu_18277_p1 = $signed(add_ln58_40_reg_18639);

assign sext_ln58_9_fu_18298_p1 = $signed(add_ln58_44_reg_18644);

assign sext_ln58_fu_18114_p1 = $signed(add_ln58_9_reg_18614);

assign sext_ln70_10_fu_17536_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;

assign sext_ln70_10_fu_17536_p1 = sext_ln70_10_fu_17536_p0;

assign sext_ln70_20_fu_17645_p1 = a_6_reg_18547;

assign sext_ln70_21_fu_17681_p1 = a_7_reg_18552;

assign sext_ln70_2_fu_17402_p1 = a_reg_18517;

assign sext_ln70_32_fu_17752_p1 = a_10_reg_18568;

assign sext_ln70_36_fu_17085_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;

assign sext_ln70_36_fu_17085_p1 = sext_ln70_36_fu_17085_p0;

assign sext_ln70_39_fu_17827_p1 = a_12_reg_18580;

assign sext_ln70_42_fu_17863_p1 = a_13_reg_18585;

assign sext_ln70_47_fu_17935_p1 = a_15_reg_18596;

assign sext_ln73_10_fu_17040_p1 = $signed(trunc_ln42_36_fu_17030_p4);

assign sext_ln73_11_fu_17054_p1 = $signed(trunc_ln42_37_fu_17044_p4);

assign sext_ln73_12_fu_17077_p1 = $signed(trunc_ln42_41_fu_17067_p4);

assign sext_ln73_13_fu_17101_p1 = $signed(trunc_ln42_44_fu_17091_p4);

assign sext_ln73_14_fu_17166_p1 = $signed(trunc_ln42_52_fu_17156_p4);

assign sext_ln73_15_fu_17180_p1 = $signed(trunc_ln42_53_fu_17170_p4);

assign sext_ln73_16_fu_17226_p1 = $signed(trunc_ln42_61_fu_17216_p4);

assign sext_ln73_17_fu_17249_p1 = $signed(trunc_ln42_63_fu_17239_p4);

assign sext_ln73_18_fu_17272_p1 = $signed(trunc_ln42_68_fu_17262_p4);

assign sext_ln73_1_fu_16718_p1 = $signed(trunc_ln42_2_fu_16708_p4);

assign sext_ln73_2_fu_16741_p1 = $signed(trunc_ln42_6_fu_16731_p4);

assign sext_ln73_3_fu_16769_p1 = $signed(trunc_ln42_s_fu_16759_p4);

assign sext_ln73_4_fu_16811_p1 = $signed(trunc_ln42_15_fu_16801_p4);

assign sext_ln73_5_fu_16858_p1 = $signed(trunc_ln42_19_fu_16848_p4);

assign sext_ln73_6_fu_16872_p1 = $signed(trunc_ln42_21_fu_16862_p4);

assign sext_ln73_7_fu_16965_p1 = $signed(trunc_ln42_31_fu_16955_p4);

assign sext_ln73_8_fu_16979_p1 = $signed(trunc_ln42_33_fu_16969_p4);

assign sext_ln73_9_fu_17026_p1 = $signed(trunc_ln42_35_fu_17016_p4);

assign sext_ln73_fu_17992_p1 = a_16_reg_18602;

assign trunc_ln42_10_fu_16773_p4 = {{mul_ln73_9_fu_258_p2[25:3]}};

assign trunc_ln42_11_fu_17543_p4 = {{mul_ln73_10_fu_313_p2[29:3]}};

assign trunc_ln42_12_fu_17557_p4 = {{mul_ln73_11_fu_305_p2[30:3]}};

assign trunc_ln42_13_fu_17567_p4 = {{mul_ln73_12_fu_272_p2[29:3]}};

assign trunc_ln42_14_fu_17581_p4 = {{mul_ln73_13_fu_308_p2[29:3]}};

assign trunc_ln42_15_fu_16801_p4 = {{mul_ln73_14_fu_296_p2[28:3]}};

assign trunc_ln42_16_fu_17603_p4 = {{mul_ln73_15_fu_297_p2[30:3]}};

assign trunc_ln42_17_fu_17613_p4 = {{mul_ln73_16_fu_294_p2[29:3]}};

assign trunc_ln42_18_fu_16815_p4 = {{mul_ln73_17_fu_269_p2[27:3]}};

assign trunc_ln42_19_fu_16848_p4 = {{mul_ln73_18_fu_275_p2[28:3]}};

assign trunc_ln42_1_fu_17421_p4 = {{mul_ln73_1_fu_317_p2[30:3]}};

assign trunc_ln42_20_fu_17631_p4 = {{mul_ln73_19_fu_255_p2[29:3]}};

assign trunc_ln42_21_fu_16862_p4 = {{mul_ln73_20_fu_292_p2[26:3]}};

assign trunc_ln42_22_fu_16876_p4 = {{mul_ln73_21_fu_259_p2[27:3]}};

assign trunc_ln42_23_fu_17651_p4 = {{mul_ln42_2_fu_270_p2[30:3]}};

assign trunc_ln42_24_fu_17661_p4 = {{mul_ln73_22_fu_281_p2[30:3]}};

assign trunc_ln42_25_fu_16899_p4 = {{mul_ln73_23_fu_290_p2[24:3]}};

assign trunc_ln42_26_fu_17671_p4 = {{mul_ln42_3_fu_248_p2[30:3]}};

assign trunc_ln42_27_fu_16922_p4 = {{mul_ln73_24_fu_306_p2[21:3]}};

assign trunc_ln42_28_fu_17690_p4 = {{mul_ln42_4_fu_250_p2[30:3]}};

assign trunc_ln42_29_fu_17700_p4 = {{mul_ln73_25_fu_295_p2[28:3]}};

assign trunc_ln42_2_fu_16708_p4 = {{mul_ln73_2_fu_293_p2[27:3]}};

assign trunc_ln42_30_fu_17714_p4 = {{mul_ln73_26_fu_276_p2[30:3]}};

assign trunc_ln42_31_fu_16955_p4 = {{mul_ln73_27_fu_274_p2[28:3]}};

assign trunc_ln42_32_fu_17728_p4 = {{mul_ln73_28_fu_266_p2[30:3]}};

assign trunc_ln42_33_fu_16969_p4 = {{mul_ln73_29_fu_261_p2[27:3]}};

assign trunc_ln42_34_fu_16983_p4 = {{mul_ln73_30_fu_264_p2[25:3]}};

assign trunc_ln42_35_fu_17016_p4 = {{mul_ln73_31_fu_312_p2[28:3]}};

assign trunc_ln42_36_fu_17030_p4 = {{mul_ln73_32_fu_268_p2[22:3]}};

assign trunc_ln42_37_fu_17044_p4 = {{mul_ln73_33_fu_309_p2[26:3]}};

assign trunc_ln42_38_fu_17742_p4 = {{mul_ln73_34_fu_279_p2[30:3]}};

assign trunc_ln42_39_fu_17761_p4 = {{mul_ln42_5_fu_287_p2[30:3]}};

assign trunc_ln42_3_fu_17431_p4 = {{mul_ln73_3_fu_257_p2[29:3]}};

assign trunc_ln42_40_fu_17771_p4 = {{mul_ln73_35_fu_247_p2[29:3]}};

assign trunc_ln42_41_fu_17067_p4 = {{mul_ln73_36_fu_256_p2[28:3]}};

assign trunc_ln42_42_fu_17785_p4 = {{mul_ln73_37_fu_303_p2[30:3]}};

assign trunc_ln42_43_fu_17803_p4 = {{mul_ln73_38_fu_304_p2[29:3]}};

assign trunc_ln42_44_fu_17091_p4 = {{mul_ln73_39_fu_314_p2[27:3]}};

assign trunc_ln42_45_fu_17817_p4 = {{mul_ln73_40_fu_267_p2[30:3]}};

assign trunc_ln42_46_fu_17105_p4 = {{mul_ln73_41_fu_302_p2[27:3]}};

assign trunc_ln42_47_fu_17833_p4 = {{mul_ln73_42_fu_300_p2[30:3]}};

assign trunc_ln42_48_fu_17843_p4 = {{mul_ln42_6_fu_260_p2[30:3]}};

assign trunc_ln42_49_fu_17128_p4 = {{mul_ln73_43_fu_251_p2[26:3]}};

assign trunc_ln42_4_fu_17457_p4 = {{mul_ln73_4_fu_277_p2[29:3]}};

assign trunc_ln42_50_fu_17853_p4 = {{mul_ln42_7_fu_310_p2[30:3]}};

assign trunc_ln42_51_fu_17868_p4 = {{mul_ln73_44_fu_262_p2[30:3]}};

assign trunc_ln42_52_fu_17156_p4 = {{mul_ln73_45_fu_278_p2[27:3]}};

assign trunc_ln42_53_fu_17170_p4 = {{mul_ln73_46_fu_288_p2[24:3]}};

assign trunc_ln42_54_fu_17878_p4 = {{mul_ln73_47_fu_301_p2[30:3]}};

assign trunc_ln42_55_fu_17897_p4 = {{mul_ln73_48_fu_265_p2[30:3]}};

assign trunc_ln42_56_fu_17907_p4 = {{mul_ln73_49_fu_311_p2[28:3]}};

assign trunc_ln42_57_fu_17921_p4 = {{mul_ln42_8_fu_283_p2[30:3]}};

assign trunc_ln42_58_fu_17193_p4 = {{mul_ln73_50_fu_263_p2[27:3]}};

assign trunc_ln42_59_fu_17940_p4 = {{mul_ln73_51_fu_253_p2[30:3]}};

assign trunc_ln42_5_fu_17471_p4 = {{mul_ln42_fu_286_p2[30:3]}};

assign trunc_ln42_60_fu_17950_p4 = {{mul_ln73_52_fu_289_p2[29:3]}};

assign trunc_ln42_61_fu_17216_p4 = {{mul_ln73_53_fu_271_p2[28:3]}};

assign trunc_ln42_62_fu_17964_p4 = {{mul_ln73_54_fu_291_p2[30:3]}};

assign trunc_ln42_63_fu_17239_p4 = {{mul_ln73_55_fu_298_p2[28:3]}};

assign trunc_ln42_64_fu_17978_p4 = {{mul_ln73_56_fu_284_p2[29:3]}};

assign trunc_ln42_65_fu_17997_p4 = {{mul_ln42_9_fu_273_p2[30:3]}};

assign trunc_ln42_66_fu_18007_p4 = {{mul_ln42_10_fu_246_p2[30:3]}};

assign trunc_ln42_67_fu_18026_p4 = {{mul_ln73_57_fu_280_p2[29:3]}};

assign trunc_ln42_68_fu_17262_p4 = {{mul_ln73_58_fu_282_p2[27:3]}};

assign trunc_ln42_69_fu_18040_p4 = {{mul_ln73_59_fu_252_p2[30:3]}};

assign trunc_ln42_6_fu_16731_p4 = {{mul_ln73_5_fu_299_p2[26:3]}};

assign trunc_ln42_70_fu_18050_p4 = {{mul_ln42_11_fu_316_p2[30:3]}};

assign trunc_ln42_7_fu_17481_p4 = {{mul_ln73_6_fu_315_p2[27:3]}};

assign trunc_ln42_8_fu_17503_p4 = {{mul_ln73_7_fu_285_p2[28:3]}};

assign trunc_ln42_9_fu_17517_p4 = {{mul_ln42_1_fu_307_p2[30:3]}};

assign trunc_ln42_s_fu_16759_p4 = {{mul_ln73_8_fu_254_p2[26:3]}};

assign trunc_ln_fu_17407_p4 = {{mul_ln73_fu_249_p2[29:3]}};

assign x_1_fu_18247_p2 = (add_ln58_34_fu_18241_p2 + add_ln58_25_fu_18195_p2);

assign x_2_fu_18346_p2 = (add_ln58_52_fu_18340_p2 + add_ln58_43_fu_18292_p2);

assign x_3_fu_18447_p2 = (add_ln58_70_fu_18441_p2 + add_ln58_61_fu_18394_p2);

assign x_fu_18147_p2 = (add_ln58_16_fu_18141_p2 + add_ln58_7_fu_18102_p2);

assign zext_ln58_fu_17320_p1 = $unsigned(sext_ln58_5_fu_17316_p1);

endmodule //myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s
