Nothing to build in platform 'mcu_design_wrapper'

19:16:25 **** Incremental Build of configuration Debug for project project ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
make --no-print-directory main-build
'Building file: ../src/helloworld.c'
'Invoking: ARM v7 gcc compiler'
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/helloworld.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -ID:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/sw/mcu_design_wrapper/standalone_domain/bspinclude/include -MMD -MP -MF"src/helloworld.d" -MT"src/helloworld.o" -o "src/helloworld.o" "../src/helloworld.c"
'Finished building: ../src/helloworld.c'
' '
'Building target: project.elf'
'Invoking: ARM v7 gcc linker'
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LD:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/sw/mcu_design_wrapper/standalone_domain/bsplib/lib -o "project.elf"  ./src/helloworld.o ./src/platform.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
'Finished building target: project.elf'
' '
'Invoking: ARM v7 Print Size'
arm-none-eabi-size project.elf  |tee "project.elf.size"
   text	   data	    bss	    dec	    hex	filename
  19132	   1144	  22568	  42844	   a75c	project.elf
'Finished building: project.elf.size'
' '
19:16:27 **** Incremental Build of configuration Debug for project project_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 51432 D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/mcu_design_wrapper.xpfm standalone_domain D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project_system/Debug/system.bif
sdcard_gen --xpfm D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/mcu_design_wrapper.xpfm --sys_config mcu_design_wrapper --bif D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project_system/Debug/system.bif --bitstream D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit --elf D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf,ps7_cortexa9_0
creating BOOT.BIN using D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
Running D:/Xilinx/Vitis/2019.2/bin/bootgen  -image D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
