

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2048 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               ef36522e2d45247004aa03edb85bd63f  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting PTX file and ptxas options    1: stencil.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting specific PTX file named stencil.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm5ffPfS_iii : hostFun 0x0x403527, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing stencil.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12naive_kernelffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmbffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmoffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmuffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm1ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm2ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmgffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm3ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm4ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmiffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm6ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm5ffPfS_iii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file stencil.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from stencil.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm5ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm6ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmiffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm4ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm3ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmgffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm2ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm1ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmuffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmoffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmbffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z12naive_kernelffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm6ffPfS_iii : hostFun 0x0x40332e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmiffPfS_iii : hostFun 0x0x403135, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm4ffPfS_iii : hostFun 0x0x402f3c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm3ffPfS_iii : hostFun 0x0x402d43, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmgffPfS_iii : hostFun 0x0x402b4a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm2ffPfS_iii : hostFun 0x0x402951, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm1ffPfS_iii : hostFun 0x0x402758, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmuffPfS_iii : hostFun 0x0x40255f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmoffPfS_iii : hostFun 0x0x402366, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmbffPfS_iii : hostFun 0x0x40216d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12naive_kernelffPfS_iii : hostFun 0x0x401f74, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6091c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46091c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85a70d8c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85a70d88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85a70d80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd85a70d78..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85a70d74..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85a70d70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd85a70d6c..

GPGPU-Sim PTX: cudaLaunch for 0x0x402f3c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17naive_kernel_nvm4ffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17naive_kernel_nvm4ffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17naive_kernel_nvm4ffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17naive_kernel_nvm4ffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17naive_kernel_nvm4ffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17naive_kernel_nvm4ffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17naive_kernel_nvm4ffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x12d0 (stencil.1.sm_70.ptx:893) @%p1 bra BB8_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (stencil.1.sm_70.ptx:989) neg.s32 %r8, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1358 (stencil.1.sm_70.ptx:915) @%p2 bra BB8_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f0 (stencil.1.sm_70.ptx:947) add.s32 %r28, %r3, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1560 (stencil.1.sm_70.ptx:1003) @%p3 bra BB8_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e8 (stencil.1.sm_70.ptx:1033) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17naive_kernel_nvm4ffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17naive_kernel_nvm4ffPfS_iii'.
GPGPU-Sim PTX: pushing kernel '_Z17naive_kernel_nvm4ffPfS_iii' to stream 0, gridDim= (510,62,1) blockDim = (511,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z17naive_kernel_nvm4ffPfS_iii'
kernel_name = _Z17naive_kernel_nvm4ffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 210757
gpu_sim_insn = 95857791
gpu_ipc =     454.8261
gpu_tot_sim_cycle = 210757
gpu_tot_sim_insn = 95857791
gpu_tot_ipc =     454.8261
gpu_tot_issued_cta = 2368
gpu_occupancy = 84.3620% 
gpu_tot_occupancy = 84.3620% 
max_total_param_size = 0
gpu_stall_dramfull = 7864976
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      17.9953
partiton_level_parallism_total  =      17.9953
partiton_level_parallism_util =      18.4906
partiton_level_parallism_util_total  =      18.4906
L2_BW  =     648.2093 GB/Sec
L2_BW_total  =     648.2093 GB/Sec
gpu_total_sim_rate=63314
############## bottleneck_stats #############
cycles: core 210757, icnt 210757, l2 210757, dram 158254
gpu_ipc	454.826
gpu_tot_issued_cta = 2368, average cycles = 89
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 368537 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 67855 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.046	80
L1D data util	0.320	80	0.343	70
L1D tag util	0.092	80	0.098	71
L2 data util	0.182	64	0.186	22
L2 tag util	0.107	64	0.112	41
n_l2_access	 1443261
icnt s2m util	0.000	0	0.000	41	flits per packet: -nan
icnt m2s util	0.000	0	0.000	41	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.121	32	0.122	18

latency_l1_hit:	3466635, num_l1_reqs:	173235
L1 hit latency:	20
latency_l2_hit:	1365060481, num_l2_reqs:	909882
L2 hit latency:	1500
latency_dram:	900293357, num_dram_reqs:	526738
DRAM latency:	1709

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.094	80	0.101	66

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.046	80	0.050	12
sp pipe util	0.008	80	0.009	38
sfu pipe util	0.000	0	0.000	38
ldst mem cycle	0.149	80	0.161	78

smem port	0.000	0

n_reg_bank	16
reg port	0.024	16	0.027	1
L1D tag util	0.092	80	0.098	71
L1D fill util	0.060	80	0.064	76
n_l1d_mshr	4096
L1D mshr util	0.023	80
n_l1d_missq	16
L1D missq util	0.010	80
L1D hit rate	0.111
L1D miss rate	0.869
L1D rsfail rate	0.020
L2 tag util	0.107	64	0.112	41
L2 fill util	0.027	64	0.028	34
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.116	64	0.119	32
L2 missq util	0.001	64	0.001	26
L2 hit rate	0.630
L2 miss rate	0.366
L2 rsfail rate	0.004

dram activity	0.314	32	0.323	18

load trans eff	0.942
load trans sz	32.000
load_useful_bytes 37195760, load_transaction_bytes 39491616, icnt_m2s_bytes 0
n_gmem_load_insns 291733, n_gmem_load_accesses 1234113
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.283

run 0.004, fetch 0.000, sync 0.535, control 0.000, data 0.456, struct 0.005
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18044, Miss = 15903, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 608
	L1D_cache_core[1]: Access = 18263, Miss = 16002, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 627
	L1D_cache_core[2]: Access = 18849, Miss = 16787, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 534
	L1D_cache_core[3]: Access = 18918, Miss = 16761, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[4]: Access = 18916, Miss = 16926, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 225
	L1D_cache_core[5]: Access = 17658, Miss = 15736, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 438
	L1D_cache_core[6]: Access = 19427, Miss = 17297, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[7]: Access = 18738, Miss = 16646, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17973, Miss = 15929, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17824, Miss = 15880, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 18656, Miss = 16660, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 19977, Miss = 17730, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[12]: Access = 20344, Miss = 18078, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 199
	L1D_cache_core[13]: Access = 19394, Miss = 17183, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[14]: Access = 18383, Miss = 16257, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 830
	L1D_cache_core[15]: Access = 18410, Miss = 16316, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 421
	L1D_cache_core[16]: Access = 18555, Miss = 16439, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 432
	L1D_cache_core[17]: Access = 19836, Miss = 17614, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 314
	L1D_cache_core[18]: Access = 18323, Miss = 16273, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 465
	L1D_cache_core[19]: Access = 19714, Miss = 17543, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[20]: Access = 18782, Miss = 16703, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 797
	L1D_cache_core[21]: Access = 18713, Miss = 16478, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 187
	L1D_cache_core[22]: Access = 19224, Miss = 17023, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[23]: Access = 18609, Miss = 16560, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 443
	L1D_cache_core[24]: Access = 18499, Miss = 16379, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 206
	L1D_cache_core[25]: Access = 19871, Miss = 17666, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 580
	L1D_cache_core[26]: Access = 18598, Miss = 16523, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 1267
	L1D_cache_core[27]: Access = 19622, Miss = 17406, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 605
	L1D_cache_core[28]: Access = 18934, Miss = 16776, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[29]: Access = 18485, Miss = 16399, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 285
	L1D_cache_core[30]: Access = 18633, Miss = 16449, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 1458
	L1D_cache_core[31]: Access = 19111, Miss = 16849, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 967
	L1D_cache_core[32]: Access = 18827, Miss = 16668, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 832
	L1D_cache_core[33]: Access = 19713, Miss = 17455, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 245
	L1D_cache_core[34]: Access = 18324, Miss = 16290, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 377
	L1D_cache_core[35]: Access = 19894, Miss = 17673, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 19762, Miss = 17596, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[37]: Access = 18895, Miss = 16711, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 20440, Miss = 18024, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[39]: Access = 19650, Miss = 17404, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 713
	L1D_cache_core[40]: Access = 19247, Miss = 17167, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 869
	L1D_cache_core[41]: Access = 18101, Miss = 16012, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[42]: Access = 17812, Miss = 15770, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 580
	L1D_cache_core[43]: Access = 20078, Miss = 17818, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 478
	L1D_cache_core[44]: Access = 18173, Miss = 16058, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 168
	L1D_cache_core[45]: Access = 19613, Miss = 17333, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 400
	L1D_cache_core[46]: Access = 17493, Miss = 15456, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 413
	L1D_cache_core[47]: Access = 18195, Miss = 16134, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 1802
	L1D_cache_core[48]: Access = 18483, Miss = 16494, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 651
	L1D_cache_core[49]: Access = 19478, Miss = 17230, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 19221, Miss = 17086, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[51]: Access = 19702, Miss = 17442, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[52]: Access = 17866, Miss = 15830, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 545
	L1D_cache_core[53]: Access = 19842, Miss = 17619, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 157
	L1D_cache_core[54]: Access = 18774, Miss = 16692, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 345
	L1D_cache_core[55]: Access = 18346, Miss = 16303, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 540
	L1D_cache_core[56]: Access = 18178, Miss = 16104, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 547
	L1D_cache_core[57]: Access = 18407, Miss = 16227, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 1359
	L1D_cache_core[58]: Access = 18975, Miss = 16860, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 19159, Miss = 17044, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[60]: Access = 17861, Miss = 15822, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 1711
	L1D_cache_core[61]: Access = 19388, Miss = 16867, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 661
	L1D_cache_core[62]: Access = 18915, Miss = 16904, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 158
	L1D_cache_core[63]: Access = 19404, Miss = 17109, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 20064, Miss = 17708, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 354
	L1D_cache_core[65]: Access = 19741, Miss = 17609, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[66]: Access = 20364, Miss = 17978, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 165
	L1D_cache_core[67]: Access = 18913, Miss = 16903, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[68]: Access = 20293, Miss = 17976, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 19956, Miss = 17605, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 20406, Miss = 18130, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[71]: Access = 19445, Miss = 17211, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 1219
	L1D_cache_core[72]: Access = 19952, Miss = 17655, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[73]: Access = 19968, Miss = 17593, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[74]: Access = 18494, Miss = 16417, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 452
	L1D_cache_core[75]: Access = 20007, Miss = 17724, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 20377, Miss = 18059, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[77]: Access = 19659, Miss = 17558, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 20335, Miss = 18018, Miss_rate = 0.886, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[79]: Access = 19068, Miss = 16789, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 706
	L1D_total_cache_accesses = 1526541
	L1D_total_cache_misses = 1353306
	L1D_total_cache_miss_rate = 0.8865
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 30641
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 173235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 928765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 131827
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1233827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 292714

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 24640
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6001
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
673, 573, 562, 562, 562, 562, 562, 565, 565, 573, 562, 563, 562, 565, 560, 560, 669, 562, 573, 577, 565, 565, 577, 578, 578, 577, 565, 573, 570, 573, 562, 573, 626, 528, 528, 528, 528, 528, 528, 528, 528, 528, 528, 528, 528, 528, 528, 528, 674, 578, 577, 577, 573, 573, 577, 578, 577, 577, 573, 577, 577, 577, 578, 578, 
gpgpu_n_tot_thrd_icount = 98419744
gpgpu_n_tot_w_icount = 3075617
gpgpu_n_stall_shd_mem = 4703867
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1013019
gpgpu_n_mem_write_global = 2802521
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9297822
gpgpu_n_store_insn = 4560268
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7254958
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1171421
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2435506
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4027173	W0_Idle:4528226	W0_Scoreboard:54208390	W1:33470	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:316920	W32:2727741
single_issue_nums: WS0:794661	WS1:761353	WS2:760599	WS3:761518	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8104152 {8:1013019,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31787016 {8:2509807,40:292714,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 40179800 {40:1004495,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22134896 {8:2766862,}
maxmflatency = 8531 
max_icnt2mem_latency = 7293 
maxmrqlatency = 765 
max_icnt2sh_latency = 276 
averagemflatency = 2350 
avg_icnt2mem_latency = 1281 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 3 
mrq_lat_table:163274 	78636 	18857 	27174 	52612 	51199 	29897 	12398 	2217 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44253 	118779 	300420 	1263717 	1667827 	376331 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	53128 	26202 	16566 	115411 	77433 	106011 	211446 	430844 	826559 	1179628 	674489 	74922 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3316720 	330312 	66104 	19054 	14315 	17481 	7299 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	6 	155 	219 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        56        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        56        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        56        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        56        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        60        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56 
maximum service time to same row:
dram[0]:     27948     27909     29784     29754     31391     38656     48263     46668     39452     42901     26724     32594     38150     37106     39053     38808 
dram[1]:     27474     27736     29990     29570     29366     39078     37574     48261     45821     43259     27526     32876     38283     37467     39430     38960 
dram[2]:     28055     27975     30059     29553     29080     38378     34483     42061     46353     43707     24201     33361     38097     37676     39336     39057 
dram[3]:     26291     28512     29299     30614     31646     38123     42794     45020     46015     59376     26160     33195     37784     37684     39048     39077 
dram[4]:     22738     28094     29825     29445     31342     36856     36647     45423     38627     40127     25920     33244     37876     37607     39321     38995 
dram[5]:     28618     28012     29841     31319     31450     37462     37981     45671     47082     41329     26541     34132     36621     38226     38742     39197 
dram[6]:     27880     27847     28453     29204     29723     39763     36357     42587     41677     39522     24803     32915     38186     36596     39128     38993 
dram[7]:     28248     28074     31467     28862     29187     36504     30332     45738     46346     40492     26308     33966     36797     38223     38750     39110 
dram[8]:     27401     28313     30743     30063     32599     44301     42731     49893     58572     51558     28763     32545     37504     38017     38781     39447 
dram[9]:     27833     28120     31102     29693     32954     43243     45562     49310     59514     53906     27763     32607     38289     37346     39387     39057 
dram[10]:     26847     28532     31254     29332     32959     43807     48301     50385     58353     54929     27678     32313     37773     37925     38895     39635 
dram[11]:     28397     28236     28695     29236     32536     44355     46859     50682     36417     47754     28476     33437     38405     36997     39286     38909 
dram[12]:     27960     27974     27899     28852     32416     42293     45046     49704     43217     41002     25852     32815     38498     37237     39459     39007 
dram[13]:     27208     28083     30409     29381     31753     42597     44952     49314     59587     45486     32369     32394     38520     37086     39497     38924 
dram[14]:     28066     28977     29144     29268     32766     43049     44441     49732     42161     47485     28216     32084     38406     36753     39366     38924 
dram[15]:     27689     28362     29410     29581     33656     42510     39788     49141     42193     45160     32002     32345     38489     37070     39377     38972 
dram[16]:     27459     28209     31875     29657     33213     40991     51490     49197     53313     42934     33975     34151     38385     37135     39582     38904 
dram[17]:     27241     28554     29092     35568     29718     42133     41161     49824     39380     39144     34240     33837     38411     36537     39509     39082 
dram[18]:     27505     28230     31803     40459     30004     42256     44963     48518     38972     51486     34135     33978     38516     36972     39691     38919 
dram[19]:     27331     28795     31395     31147     31709     42857     47932     49951     39901     53003     33031     34970     37737     37739     39132     39503 
dram[20]:     27607     28454     28566     29060     32010     41107     38629     48861     38308     40392     33974     34348     38634     37118     39867     38925 
dram[21]:     26884     29229     28632     29728     30971     42597     46601     49748     42816     46925     33473     34789     38223     37664     39469     39463 
dram[22]:     26178     28877     28561     29451     29763     42114     46896     50079     33657     44273     34249     33835     38363     36516     39363     39385 
dram[23]:     27983     28294     29093     29535     31984     41094     44502     49142     39474     41285     34396     33737     38492     36703     39623     39078 
dram[24]:     27893     28268     29417     29521     39865     41122     46345     52013     53036     48262     34144     33790     38112     37447     39310     38903 
dram[25]:     27499     28878     29100     29684     38662     41320     43618     52594     46240     48450     33645     34385     37717     37996     38993     39441 
dram[26]:     28143     28318     29211     29895     38200     41080     42489     52232     41666     49263     35090     33345     38402     36954     39385     38908 
dram[27]:     28822     28574     32303     34900     37715     42391     43281     51479     47397     49607     34994     33601     38502     37165     39419     38901 
dram[28]:     27941     28378     31338     36115     38576     40663     44060     48081     44995     37177     32906     35568     36737     38334     39044     39293 
dram[29]:     28880     28277     29715     29082     40223     40511     48498     51130     48880     45879     34580     34331     38286     37576     39545     38815 
dram[30]:     29170     27867     29030     29985     36680     41624     46689     53975     39585     52510     34123     35199     37781     38174     39073     39459 
dram[31]:     28518     28577     29267     29636     37787     41935     45568     50477     47365     45429     34368     34718     38017     37808     39274     39214 
average row accesses per activate:
dram[0]: 17.265306 11.682353 14.698413 18.245283 19.533333 20.222221 15.684211 13.761194 20.769230 15.685185 12.428572 11.641791 21.970589 20.135136  9.802631 11.409091 
dram[1]: 16.267857 19.440001 14.348485 17.888889 18.625000 18.734694 14.700000 15.213115 22.135136 16.196079 12.274194 12.121212 19.282051 18.023256 11.208955  9.506173 
dram[2]: 18.204082 17.924528 15.322580 17.142857 17.000000 19.125000 14.046875 13.818182 21.552631 17.531916 11.641791 11.761194 15.571428 17.857143 10.842857 11.057971 
dram[3]: 16.472727 18.326923 16.000000 16.947369 18.200001 19.826086 14.783334 17.607843 22.378378 19.069767 11.617647 11.441176 22.117647 19.684210 11.333333 11.194030 
dram[4]: 21.878048 17.272728 14.454545 16.372881 15.706897 18.489796 17.666666 14.532258 17.760870 17.956522 11.582089 11.892307 16.866667 20.189190 11.343284 12.015873 
dram[5]: 15.578947 17.072727 15.126985 15.476191 17.920000 16.981482 17.431372 13.246377 20.538462 18.600000 10.788733 11.818182 20.351351 21.657143 10.162162 10.914286 
dram[6]: 18.080000 19.833334 17.196428 14.904762 16.053572 17.538462 17.230770 15.032787 20.750000 16.653061 11.738461 10.426666 24.032259 19.947369 10.887324 12.931034 
dram[7]: 17.111111 17.641510 15.800000 15.693548 17.529411 20.522728 16.272728 14.123077 21.184210 16.673470 10.808219 12.222222 22.088236 19.710526 10.985714 10.676056 
dram[8]: 15.111111 21.744186 15.508197 16.258621 17.780001 19.595745 15.288136 20.818182 20.743589 16.240000 11.630769 12.396826 22.000000 18.924999  9.615385 11.205882 
dram[9]: 14.830770 22.214285 15.966102 17.500000 15.701755 22.700001 14.786885 17.444445 19.682926 21.564102 11.014493 11.647058 15.340000 18.512196  9.178572 10.000000 
dram[10]: 15.500000 17.750000 15.161290 14.231884 16.943396 19.229166 16.811321 19.458334 21.368422 21.763159 11.590909 11.084507 19.763159 17.325581  9.444445 10.777778 
dram[11]: 16.033333 21.928572 15.158731 15.354838 18.120001 20.860466 15.551724 16.963636 20.549999 22.250000 13.068966 10.405405 20.054054 16.234043 10.928572  9.134147 
dram[12]: 14.115942 23.549999 15.532258 16.305084 15.517241 19.847826 14.629032 18.078432 20.049999 20.973684 12.181818 11.417911 17.928572 23.000000  9.081395 11.569231 
dram[13]: 12.947369 21.568182 14.417911 13.718309 15.982142 21.333334 15.603448 18.280001 19.309525 18.906977 12.046154 12.212121 22.484848 18.023809 11.117647 10.226666 
dram[14]: 14.101449 21.441860 15.583333 12.776316 17.018867 20.133333 15.929825 16.482143 19.853659 17.543478 11.420290 11.536232 21.542856 17.418604  9.365853 10.927536 
dram[15]: 14.507463 21.386364 17.111111 15.203125 16.000000 19.521740 15.413794 18.938776 21.210526 19.878048 12.435484 11.611940 23.967741 16.543478  9.407408 10.826087 
dram[16]: 16.500000 19.553192 15.650000 15.933333 17.320755 25.628571 16.589285 15.333333 23.250000 16.096153 11.220589 13.135593 18.974360 19.947369 10.160000 10.405405 
dram[17]: 16.372881 19.978724 13.324325 17.759260 15.666667 19.617022 14.603174 15.389831 19.069767 16.625000 11.671641 11.417911 21.114286 18.243902  9.265060 11.042857 
dram[18]: 16.583334 19.354166 15.225806 15.838710 17.769230 17.283018 14.467742 15.258064 19.804878 17.553192 11.308824 14.036364 19.153847 17.325581  9.717949  9.258823 
dram[19]: 21.600000 18.500000 13.867647 17.071428 15.220339 23.075001 13.815385 13.761194 19.825001 15.666667 11.952381 11.202899 19.205128 17.690475 10.361111  9.923077 
dram[20]: 18.055555 21.227272 13.814285 15.187500 15.216666 17.980392 14.000000 14.555555 17.413044 16.591837 12.323077 12.396826 15.408163 18.625000  8.976471 12.032258 
dram[21]: 14.954545 21.651163 15.030303 13.710145 15.542373 20.377777 14.444445 14.123077 16.639999 17.955555 11.968750 11.953125 20.135136 17.250000 10.694445  9.858974 
dram[22]: 15.292308 19.729166 14.569231 15.295082 16.574074 22.073172 16.685184 13.691176 22.571428 15.259259 10.611111 11.014286 22.029411 17.904762  9.683544  9.708860 
dram[23]: 15.634921 19.395834 16.620689 14.630769 13.969697 21.428572 16.000000 14.571428 18.311111 14.555555 11.769231 11.846154 18.268293 17.558140 10.698630 10.444445 
dram[24]: 16.508474 18.734694 16.508474 17.036364 19.255320 22.924999 17.127274 16.245613 21.578947 17.125000 13.561403 10.549295 23.281250 16.391304  9.898734 11.206349 
dram[25]: 17.035088 19.829786 17.418182 15.062500 18.080000 22.725000 17.226416 14.060606 19.302326 19.465117 13.836364 12.327868 19.282051 17.279070  8.898876 11.862069 
dram[26]: 14.727273 18.200001 15.900000 14.147058 17.745098 18.816326 19.595745 15.593221 21.837837 16.918367 13.431034 12.762712 22.294117 16.688889  9.700000  9.418919 
dram[27]: 18.054546 20.955555 16.767857 16.500000 22.125000 21.738094 15.065574 15.758620 20.500000 17.702127 14.745098 12.796610 22.441177 15.100000  9.011905  9.957747 
dram[28]: 15.151515 20.173914 18.799999 15.317460 17.780001 22.682926 16.870371 14.612904 19.707317 19.279070 13.280702 14.056603 20.777779 15.750000  9.304878 11.450000 
dram[29]: 13.845071 19.265306 17.410715 11.878049 22.400000 18.708334 16.836363 13.611940 18.466667 18.288889 14.054545 14.365385 20.805555 18.825001  9.512500 11.241936 
dram[30]: 17.781818 18.760000 16.327587 16.327587 20.636364 17.692308 17.132076 12.453333 19.238094 18.818182 13.172414 11.921875 26.535715 15.285714  9.692307 11.550000 
dram[31]: 14.969697 20.404255 15.783334 17.236364 18.851065 18.480000 17.576923 14.428572 18.976744 20.097561 14.679245 12.442623 21.114286 15.978724  8.872093 10.101449 
average row locality = 436371/28403 = 15.363553
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       712       768       784       800       768       768       776       796       704       724       656       672       640       640       640       648 
dram[1]:       712       768       796       800       776       768       768       800       704       710       656       676       640       640       640       652 
dram[2]:       712       768       796       804       772       768       776       796       708       712       656       664       640       640       640       656 
dram[3]:       712       768       800       800       772       768       776       792       712       720       664       664       640       640       640       648 
dram[4]:       712       768       788       804       772       768       776       796       708       712       656       668       640       640       648       648 
dram[5]:       712       768       788       800       776       768       768       796       689       720       648       672       640       640       648       652 
dram[6]:       712       768       804       784       776       768       780       792       712       696       648       664       640       640       648       648 
dram[7]:       712       768       800       804       776       768       776       792       696       712       656       664       640       640       648       652 
dram[8]:       768       768       796       796       768       768       776       784       700       696       648       672       640       640       644       648 
dram[9]:       768       768       788       780       768       768       768       800       696       704       648       672       640       640       656       660 
dram[10]:       768       768       800       804       772       768       768       792       702       700       656       672       640       640       660       648 
dram[11]:       768       768       804       780       768       768       780       784       712       680       656       664       640       640       656       640 
dram[12]:       768       768       808       780       772       768       780       784       696       680       676       652       640       640       672       644 
dram[13]:       768       768       804       800       772       768       776       776       712       688       672       672       640       640       660       652 
dram[14]:       768       768       800       800       772       768       780       790       704       688       680       672       640       640       660       648 
dram[15]:       768       768       792       796       772       768       776       784       700       696       672       648       640       640       660       648 
dram[16]:       768       768       792       788       768       768       792       788       720       720       664       664       640       640       660       656 
dram[17]:       768       768       816       784       768       768       792       788       712       696       680       648       640       640       664       656 
dram[18]:       768       768       796       800       776       768       764       796       704       712       660       664       640       640       656       664 
dram[19]:       768       768       800       784       768       776       756       796       688       719       652       664       640       640       648       668 
dram[20]:       768       768       808       792       780       768       764       780       692       704       680       656       640       640       652       640 
dram[21]:       768       768       816       780       772       768       768       792       716       688       660       656       640       640       664       656 
dram[22]:       768       768       800       780       768       772       772       788       688       712       660       656       640       640       660       656 
dram[23]:       768       768       808       792       776       768       780       788       712       684       660       648       640       640       672       648 
dram[24]:       768       768       808       776       768       768       796       784       708       710       664       640       640       640       656       600 
dram[25]:       768       768       812       776       768       768       792       792       700       720       648       640       640       640       672       592 
dram[26]:       768       768       796       784       768       768       792       776       696       708       664       648       640       640       664       600 
dram[27]:       768       768       800       776       768       768       781       784       696       720       644       640       640       640       644       600 
dram[28]:       768       768       800       776       768       768       784       776       696       720       652       640       640       640       644       592 
dram[29]:       768       768       812       780       768       768       784       792       700       720       656       648       640       640       652       600 
dram[30]:       768       768       804       776       768       768       784       796       696       720       656       648       640       640       648       596 
dram[31]:       768       768       796       780       768       768       784       776       708       712       664       640       640       640       652       600 
total dram reads = 368537
bank skew: 816/592 = 1.38
chip skew: 11596/11432 = 1.01
number of total write accesses:
dram[0]:       476       762       523       578       414       478       429       444       404       438       451       408       410       399       402       402 
dram[1]:       687       655       538       568       430       498       420       452       424       432       402       442       418       471       414       430 
dram[2]:       637       599       537       558       447       495       441       427       407       418       442       439       438       415       434       410 
dram[3]:       645       605       522       574       468       477       414       406       418       394       438       417       418       405       405       396 
dram[4]:       645       600       564       570       472       468       446       402       412       420       438       402       434       409       418       412 
dram[5]:       628       576       562       597       423       494       436       430       418       426       424       408       419       430       397       415 
dram[6]:       677       610       552       554       438       480       430       445       430       438       424       424       402       436       446       396 
dram[7]:       724       572       520       586       430       461       434       447       412       402       466       405       414       412       436       406 
dram[8]:       672       560       537       527       436       498       450       449       412       428       408       412       408       431       406       420 
dram[9]:       703       552       538       567       447       476       458       477       420       467       412       436       442       434       429       416 
dram[10]:       697       547       505       598       444       501       431       481       416       454       412       424       414       402       402       452 
dram[11]:       714       534       542       580       474       450       438       488       415       430       396       406       396       438       409       411 
dram[12]:       727       585       536       598       452       487       447       468       406       432       447       422       410       384       412       408 
dram[13]:       770       584       552       581       444       452       450       468       390       446       414       464       396       426       384       424 
dram[14]:       721       544       498       576       454       473       452       460       413       433       408       447       420       411       410       406 
dram[15]:       741       586       492       582       435       454       430       483       406       434       390       453       394       436       396       390 
dram[16]:       685       529       533       570       498       450       469       456       425       432       390       411       394       430       396       419 
dram[17]:       716       581       577       592       446       502       458       432       408       396       396       423       384       408       402       432 
dram[18]:       780       556       526       608       493       492       461       498       408       419       412       408       407       402       396       444 
dram[19]:       745       544       506       586       454       486       478       444       402       453       395       412       406       400       386       406 
dram[20]:       730       567       546       603       459       494       430       470       411       412       436       446       421       402       414       406 
dram[21]:       761       556       576       568       483       488       472       444       425       432       406       406       402       434       406       422 
dram[22]:       760       594       528       546       448       460       450       482       396       417       403       418       412       418       402       414 
dram[23]:       759       556       552       552       488       456       456       454       417       396       402       440       405       415       412       403 
dram[24]:       728       528       568       566       458       494       491       478       417       436       412       406       402       420       444       394 
dram[25]:       736       551       506       626       459       468       436       460       459       426       418       418       418       400       432       360 
dram[26]:       713       508       548       606       467       502       450       477       412       448       424       402       430       414       418       364 
dram[27]:       769       579       508       604       426       478       476       444       442       418       408       430       435       424       419       386 
dram[28]:       783       544       512       610       436       528       445       460       418       412       405       402       408       428       434       362 
dram[29]:       745       581       559       635       452       448       475       437       458       399       432       390       412       419       411       364 
dram[30]:       758       566       518       570       476       500       442       474       418       408       408       424       394       412       408       364 
dram[31]:       761       613       528       575       430       510       449       460       408       418       426       434       390       414       414       364 
total dram writes = 242146
bank skew: 783/360 = 2.17
chip skew: 7710/7402 = 1.04
average mf latency per bank:
dram[0]:      84863     63764      2960      3191      3183      3500      2878      3373      3539      3449      3054      2596      2959      2923      3118      3396
dram[1]:      65664     89798      2802      4595      2931      4750      2953      4685      2922      5210      2615      4644      2649      4698      2890      5008
dram[2]:      91130     67716      4550      2946      4663      2763      4626      2913      4806      3591      4428      2783      4436      3062      4710      3156
dram[3]:      89014     64709      4155      2784      4505      2470      4835      2514      4988      2912      4524      2192      4365      2474      4267      3104
dram[4]:      89405     64335      4338      2761      4525      2654      4730      2694      5013      2937      4517      2349      4407      2704      4530      2940
dram[5]:      85282     76614      4229      3195      4628      3177      4498      3381      4469      4022      4181      3454      4120      3389      4377      3692
dram[6]:      76897     75202      3735      3379      3982      3467      3885      3522      4065      3938      3755      2881      3797      3148      3788      3582
dram[7]:      70197     80951      3436      3517      3499      3905      3588      3732      3665      4357      3051      3504      3201      3531      3581      3807
dram[8]:      78367     70885      3734      3016      3649      3154      3433      3269      3782      3731      3253      2960      3869      2798      4205      2894
dram[9]:      92958     61975      4775      2474      5140      2328      5312      2278      5809      2680      5351      2168      5130      2250      5329      2693
dram[10]:      80870     77677      4107      3300      4014      3614      4174      3383      4658      3969      3889      3781      4170      3840      4319      3794
dram[11]:      65697     86845      2977      4166      2781      4395      3094      3923      3484      4542      2886      4110      2934      4242      3110      4816
dram[12]:      86624     69568      4590      3073      4682      3367      4830      3191      5341      3519      5183      2464      5647      2361      5557      3060
dram[13]:      87529     66741      4657      3356      4955      3163      5166      3075      5805      3292      5254      2352      5497      2490      5450      3075
dram[14]:      83303     71574      4441      3315      4571      3114      4592      2964      5420      3209      4470      2456      4393      2969      4438      3654
dram[15]:      89474     61037      5279      2541      5124      2623      5190      2572      5758      2729      5206      2072      5329      2100      5589      2632
dram[16]:      74105     86567      3377      4022      3302      4112      3189      4038      3515      4490      3329      3846      3377      4026      3730      4339
dram[17]:      87009     64786      4469      2728      4682      2682      4585      2797      5261      2963      4895      2162      4974      2654      4929      2867
dram[18]:      77155     80594      4059      3852      4110      3575      4294      3422      4660      4207      4217      3567      4298      4108      4318      4285
dram[19]:      69973     82767      3986      3198      3689      3450      3443      3793      3640      4517      2916      4205      3167      4517      4039      3966
dram[20]:      94700     65667      5401      2611      5530      2599      5555      2668      6144      3097      5762      2027      6204      2569      6185      2842
dram[21]:      78178     86982      4351      4241      4468      4012      4445      4037      4855      4566      4365      4094      4598      4351      4700      4472
dram[22]:      86188     63145      5021      2784      5219      2598      4973      2654      5421      3062      4630      2526      4692      3118      5218      2915
dram[23]:      77851     77721      3735      3979      3978      3949      4199      3673      4927      3817      4618      2819      4485      3394      4379      3761
dram[24]:      81356     69310      4180      2510      4229      2493      4114      2614      4752      3256      4239      2561      4322      2604      4515      2681
dram[25]:      81001     68196      4654      2490      4564      2627      4541      2478      5068      2967      4533      2278      4530      2862      4743      2806
dram[26]:      81820     72161      4444      2772      4224      3151      4037      3227      4672      3503      4054      3134      4068      3468      4536      3252
dram[27]:      70849     76161      3988      3266      3761      3656      3474      3594      3902      3869      3541      3269      3501      3599      3832      3818
dram[28]:      65777     75974      3824      2704      3823      2923      3427      3220      3459      3829      3170      3176      3537      3186      3972      3151
dram[29]:      79546     69948      4308      3056      4717      3088      4427      2990      4710      3423      4235      2897      4451      3303      4704      3299
dram[30]:      56913     92883      2984      4451      2692      4629      2721      4492      3019      5023      2252      4749      2256      5067      2592      5123
dram[31]:      72071     73044      3767      3715      3608      3809      3555      3647      4284      3796      3709      2839      4052      3087      4419      3103
maximum mf latency per bank:
dram[0]:       7284      6510      5239      4101      5057      4437      5726      4376      5555      4751      4882      5479      3367      4108      4269      4851
dram[1]:       7022      6931      4365      4807      4713      5310      5013      5065      5153      5162      4768      5735      3116      4622      3746      5018
dram[2]:       6747      7268      5056      4694      4810      4809      5053      5048      5195      5416      4771      6177      3962      4181      4933      4400
dram[3]:       6716      7159      5436      4479      5174      4650      5145      5015      5193      5382      5189      6037      4811      4072      4790      3847
dram[4]:       7067      6994      5128      5019      4865      5010      5164      4816      5271      4946      5022      6067      4552      3021      4679      3696
dram[5]:       6608      7675      4885      4764      4888      5429      5347      5774      5030      5545      4548      7087      3707      3987      4835      4840
dram[6]:       6914      8060      4755      5061      4114      5867      4870      6445      4888      6276      4708      5116      4121      3621      4100      4524
dram[7]:       6505      7623      4565      4700      4152      5688      4531      5373      4934      5523      3977      6535      3210      3989      4135      4766
dram[8]:       8411      6188      6120      4023      5764      4910      6308      4236      6356      4610      4895      4632      5577      3781      5239      4050
dram[9]:       7820      6429      4905      3591      5912      4271      5802      4298      6042      5192      5574      3969      5846      3233      5378      3540
dram[10]:       8531      6022      5179      4032      6516      5117      6808      4267      6810      4887      5459      4788      4878      4219      4398      4212
dram[11]:       7891      6253      4916      4623      6083      5686      5887      4177      6077      4918      5066      4851      4138      4846      3999      5270
dram[12]:       7326      7020      5109      4867      5620      5011      5303      4950      5611      5317      5021      4716      5005      4340      4972      4420
dram[13]:       7825      6582      5228      3401      6039      4121      5787      4910      6014      4820      5914      3953      5352      3196      5487      4267
dram[14]:       7975      6183      6251      3497      6253      4449      6002      3844      6246      4985      5483      3956      4590      4078      4738      4252
dram[15]:       7737      6459      5458      4294      5941      4353      6071      4464      6076      5214      5329      3641      4989      3279      5136      3924
dram[16]:       8438      5818      6475      4066      6718      4242      7495      4917      6662      4797      5394      4748      3747      4048      5044      4859
dram[17]:       7621      6640      5284      4755      5433      5408      6061      4584      6697      4844      5817      4213      4928      4195      4879      4380
dram[18]:       8419      5846      7271      3782      6940      4763      7046      4900      7526      4715      5565      4604      4424      4838      5552      4831
dram[19]:       6860      7318      4592      4806      6127      5749      5283      5497      6033      5926      5021      5491      4631      4161      4189      4530
dram[20]:       7455      6876      5980      4373      6429      5548      5900      5165      6384      5292      5479      4812      5452      3919      6265      4344
dram[21]:       7083      7258      5003      5005      5602      4989      5783      5494      6224      5473      4978      5289      4384      4428      5569      4503
dram[22]:       7648      6406      6057      4560      5813      4814      6389      4402      6705      5205      5881      4288      4752      3987      5796      4533
dram[23]:       8082      6140      5621      5086      6369      4896      6105      4349      7014      4941      5853      4311      4959      4311      4821      4089
dram[24]:       7272      6978      5304      4002      5851      4494      5758      4917      5129      6257      5299      4435      4452      3023      5279      3632
dram[25]:       6891      7437      4554      4519      5044      4960      5458      5212      5191      6354      4803      5012      4263      3811      4954      4361
dram[26]:       8153      6338      5121      4382      6544      4282      6723      4502      6573      4732      6127      4133      4514      3607      5378      4250
dram[27]:       7797      6865      4604      5258      6302      5854      5508      4824      6177      6086      5762      4214      3844      4751      3789      5469
dram[28]:       6711      8371      5376      4285      5794      6048      4878      6948      4381      7544      4084      6229      5001      3883      5257      4393
dram[29]:       7286      7250      5611      6361      5929      5169      5882      5131      5381      5957      5307      4776      5187      3951      5525      4321
dram[30]:       7011      7528      5113      5530      5495      5620      5096      6214      5337      5642      4850      5232      3052      4876      3757      5333
dram[31]:       7513      6895      4930      4931      6025      5105      5819      6000      5829      6000      5109      5198      4727      3632      5178      4312
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 255): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137983 n_act=900 n_pre=884 n_ref_event=0 n_req=13547 n_rd=11496 n_rd_L2_A=0 n_write=0 n_wr_bk=7417 bw_util=0.1195
n_activity=65167 dram_eff=0.2902
bk0: 712a 154167i bk1: 768a 152705i bk2: 784a 153728i bk3: 800a 153834i bk4: 768a 154317i bk5: 768a 154066i bk6: 776a 153997i bk7: 796a 153935i bk8: 704a 154196i bk9: 724a 153357i bk10: 656a 154162i bk11: 672a 154331i bk12: 640a 155101i bk13: 640a 154925i bk14: 640a 153981i bk15: 648a 154080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933565
Row_Buffer_Locality_read = 0.949026
Row_Buffer_Locality_write = 0.846904
Bank_Level_Parallism = 1.644557
Bank_Level_Parallism_Col = 1.549573
Bank_Level_Parallism_Ready = 1.198435
write_to_read_ratio_blp_rw_average = 0.548034
GrpLevelPara = 1.407594 

BW Util details:
bwutil = 0.119510 
total_CMD = 158254 
util_bw = 18913 
Wasted_Col = 24924 
Wasted_Row = 5251 
Idle = 109166 

BW Util Bottlenecks: 
RCDc_limit = 4886 
RCDWRc_limit = 2313 
WTRc_limit = 3957 
RTWc_limit = 15060 
CCDLc_limit = 9703 
rwq = 0 
CCDLc_limit_alone = 8361 
WTRc_limit_alone = 3462 
RTWc_limit_alone = 14213 

Commands details: 
total_CMD = 158254 
n_nop = 137983 
Read = 11496 
Write = 0 
L2_Alloc = 0 
L2_WB = 7417 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 13547 
total_req = 18913 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 18913 
Row_Bus_Util =  0.011273 
CoL_Bus_Util = 0.119510 
Either_Row_CoL_Bus_Util = 0.128092 
Issued_on_Two_Bus_Simul_Util = 0.002692 
issued_two_Eff = 0.021015 
queue_avg = 1.351757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35176
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 254): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137713 n_act=889 n_pre=874 n_ref_event=0 n_req=13673 n_rd=11504 n_rd_L2_A=0 n_write=0 n_wr_bk=7677 bw_util=0.1212
n_activity=66511 dram_eff=0.2884
bk0: 712a 153744i bk1: 768a 153951i bk2: 796a 153609i bk3: 800a 154070i bk4: 776a 154325i bk5: 768a 154022i bk6: 768a 154028i bk7: 800a 153949i bk8: 704a 154352i bk9: 708a 153714i bk10: 656a 154298i bk11: 676a 154252i bk12: 640a 154854i bk13: 640a 154510i bk14: 640a 154333i bk15: 652a 153467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934903
Row_Buffer_Locality_read = 0.948457
Row_Buffer_Locality_write = 0.862944
Bank_Level_Parallism = 1.604671
Bank_Level_Parallism_Col = 1.518456
Bank_Level_Parallism_Ready = 1.186174
write_to_read_ratio_blp_rw_average = 0.546557
GrpLevelPara = 1.376330 

BW Util details:
bwutil = 0.121204 
total_CMD = 158254 
util_bw = 19181 
Wasted_Col = 25277 
Wasted_Row = 5556 
Idle = 108240 

BW Util Bottlenecks: 
RCDc_limit = 5047 
RCDWRc_limit = 2301 
WTRc_limit = 3952 
RTWc_limit = 14467 
CCDLc_limit = 9927 
rwq = 0 
CCDLc_limit_alone = 8588 
WTRc_limit_alone = 3390 
RTWc_limit_alone = 13690 

Commands details: 
total_CMD = 158254 
n_nop = 137713 
Read = 11504 
Write = 0 
L2_Alloc = 0 
L2_WB = 7677 
n_act = 889 
n_pre = 874 
n_ref = 0 
n_req = 13673 
total_req = 19181 

Dual Bus Interface Util: 
issued_total_row = 1763 
issued_total_col = 19181 
Row_Bus_Util =  0.011140 
CoL_Bus_Util = 0.121204 
Either_Row_CoL_Bus_Util = 0.129798 
Issued_on_Two_Bus_Simul_Util = 0.002547 
issued_two_Eff = 0.019619 
queue_avg = 1.347233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34723
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 256): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137829 n_act=900 n_pre=884 n_ref_event=0 n_req=13628 n_rd=11508 n_rd_L2_A=0 n_write=0 n_wr_bk=7544 bw_util=0.1204
n_activity=65516 dram_eff=0.2908
bk0: 712a 154179i bk1: 768a 154038i bk2: 796a 153925i bk3: 804a 153295i bk4: 772a 154029i bk5: 768a 154397i bk6: 776a 153819i bk7: 796a 153845i bk8: 708a 154432i bk9: 712a 153557i bk10: 656a 154101i bk11: 664a 154025i bk12: 640a 154503i bk13: 640a 154834i bk14: 640a 153875i bk15: 656a 154146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933959
Row_Buffer_Locality_read = 0.947602
Row_Buffer_Locality_write = 0.859906
Bank_Level_Parallism = 1.617269
Bank_Level_Parallism_Col = 1.520283
Bank_Level_Parallism_Ready = 1.189534
write_to_read_ratio_blp_rw_average = 0.550950
GrpLevelPara = 1.386945 

BW Util details:
bwutil = 0.120389 
total_CMD = 158254 
util_bw = 19052 
Wasted_Col = 25459 
Wasted_Row = 5383 
Idle = 108360 

BW Util Bottlenecks: 
RCDc_limit = 5065 
RCDWRc_limit = 2266 
WTRc_limit = 3844 
RTWc_limit = 14790 
CCDLc_limit = 9999 
rwq = 0 
CCDLc_limit_alone = 8687 
WTRc_limit_alone = 3408 
RTWc_limit_alone = 13914 

Commands details: 
total_CMD = 158254 
n_nop = 137829 
Read = 11508 
Write = 0 
L2_Alloc = 0 
L2_WB = 7544 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 13628 
total_req = 19052 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 19052 
Row_Bus_Util =  0.011273 
CoL_Bus_Util = 0.120389 
Either_Row_CoL_Bus_Util = 0.129065 
Issued_on_Two_Bus_Simul_Util = 0.002597 
issued_two_Eff = 0.020122 
queue_avg = 1.366051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36605
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 254): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=138033 n_act=851 n_pre=835 n_ref_event=0 n_req=13590 n_rd=11516 n_rd_L2_A=0 n_write=0 n_wr_bk=7402 bw_util=0.1195
n_activity=65092 dram_eff=0.2906
bk0: 712a 153677i bk1: 768a 153918i bk2: 800a 153815i bk3: 800a 153848i bk4: 772a 154330i bk5: 768a 154600i bk6: 776a 153731i bk7: 792a 154160i bk8: 712a 154354i bk9: 720a 153725i bk10: 664a 153914i bk11: 664a 154316i bk12: 640a 154917i bk13: 640a 155096i bk14: 640a 154505i bk15: 648a 154397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937380
Row_Buffer_Locality_read = 0.949288
Row_Buffer_Locality_write = 0.871263
Bank_Level_Parallism = 1.597696
Bank_Level_Parallism_Col = 1.516384
Bank_Level_Parallism_Ready = 1.195951
write_to_read_ratio_blp_rw_average = 0.546269
GrpLevelPara = 1.375569 

BW Util details:
bwutil = 0.119542 
total_CMD = 158254 
util_bw = 18918 
Wasted_Col = 24821 
Wasted_Row = 5301 
Idle = 109214 

BW Util Bottlenecks: 
RCDc_limit = 5014 
RCDWRc_limit = 1993 
WTRc_limit = 3726 
RTWc_limit = 14194 
CCDLc_limit = 9829 
rwq = 0 
CCDLc_limit_alone = 8490 
WTRc_limit_alone = 3250 
RTWc_limit_alone = 13331 

Commands details: 
total_CMD = 158254 
n_nop = 138033 
Read = 11516 
Write = 0 
L2_Alloc = 0 
L2_WB = 7402 
n_act = 851 
n_pre = 835 
n_ref = 0 
n_req = 13590 
total_req = 18918 

Dual Bus Interface Util: 
issued_total_row = 1686 
issued_total_col = 18918 
Row_Bus_Util =  0.010654 
CoL_Bus_Util = 0.119542 
Either_Row_CoL_Bus_Util = 0.127776 
Issued_on_Two_Bus_Simul_Util = 0.002420 
issued_two_Eff = 0.018941 
queue_avg = 1.333900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3339
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 256): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137916 n_act=877 n_pre=861 n_ref_event=0 n_req=13601 n_rd=11504 n_rd_L2_A=0 n_write=0 n_wr_bk=7512 bw_util=0.1202
n_activity=64258 dram_eff=0.2959
bk0: 712a 153755i bk1: 768a 153911i bk2: 788a 153538i bk3: 804a 153787i bk4: 772a 154103i bk5: 768a 154044i bk6: 776a 153834i bk7: 796a 153822i bk8: 708a 154282i bk9: 712a 153851i bk10: 656a 154003i bk11: 668a 154232i bk12: 640a 154742i bk13: 640a 155071i bk14: 648a 154072i bk15: 648a 154426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935519
Row_Buffer_Locality_read = 0.948279
Row_Buffer_Locality_write = 0.865522
Bank_Level_Parallism = 1.641597
Bank_Level_Parallism_Col = 1.539479
Bank_Level_Parallism_Ready = 1.193469
write_to_read_ratio_blp_rw_average = 0.547708
GrpLevelPara = 1.394817 

BW Util details:
bwutil = 0.120161 
total_CMD = 158254 
util_bw = 19016 
Wasted_Col = 24770 
Wasted_Row = 5064 
Idle = 109404 

BW Util Bottlenecks: 
RCDc_limit = 4965 
RCDWRc_limit = 2121 
WTRc_limit = 3896 
RTWc_limit = 14315 
CCDLc_limit = 10141 
rwq = 0 
CCDLc_limit_alone = 8692 
WTRc_limit_alone = 3410 
RTWc_limit_alone = 13352 

Commands details: 
total_CMD = 158254 
n_nop = 137916 
Read = 11504 
Write = 0 
L2_Alloc = 0 
L2_WB = 7512 
n_act = 877 
n_pre = 861 
n_ref = 0 
n_req = 13601 
total_req = 19016 

Dual Bus Interface Util: 
issued_total_row = 1738 
issued_total_col = 19016 
Row_Bus_Util =  0.010982 
CoL_Bus_Util = 0.120161 
Either_Row_CoL_Bus_Util = 0.128515 
Issued_on_Two_Bus_Simul_Util = 0.002629 
issued_two_Eff = 0.020454 
queue_avg = 1.357906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35791
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 256): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137930 n_act=899 n_pre=883 n_ref_event=0 n_req=13582 n_rd=11485 n_rd_L2_A=0 n_write=0 n_wr_bk=7483 bw_util=0.1199
n_activity=64321 dram_eff=0.2949
bk0: 712a 152753i bk1: 768a 153856i bk2: 788a 153664i bk3: 800a 153437i bk4: 776a 154059i bk5: 768a 153813i bk6: 768a 154047i bk7: 796a 153783i bk8: 689a 154484i bk9: 720a 153478i bk10: 648a 154044i bk11: 672a 154407i bk12: 640a 154718i bk13: 640a 154945i bk14: 648a 153938i bk15: 652a 154242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933809
Row_Buffer_Locality_read = 0.947148
Row_Buffer_Locality_write = 0.860753
Bank_Level_Parallism = 1.663785
Bank_Level_Parallism_Col = 1.552100
Bank_Level_Parallism_Ready = 1.182676
write_to_read_ratio_blp_rw_average = 0.560864
GrpLevelPara = 1.404937 

BW Util details:
bwutil = 0.119858 
total_CMD = 158254 
util_bw = 18968 
Wasted_Col = 25263 
Wasted_Row = 5041 
Idle = 108982 

BW Util Bottlenecks: 
RCDc_limit = 5051 
RCDWRc_limit = 2187 
WTRc_limit = 3905 
RTWc_limit = 15320 
CCDLc_limit = 10318 
rwq = 0 
CCDLc_limit_alone = 8759 
WTRc_limit_alone = 3354 
RTWc_limit_alone = 14312 

Commands details: 
total_CMD = 158254 
n_nop = 137930 
Read = 11485 
Write = 0 
L2_Alloc = 0 
L2_WB = 7483 
n_act = 899 
n_pre = 883 
n_ref = 0 
n_req = 13582 
total_req = 18968 

Dual Bus Interface Util: 
issued_total_row = 1782 
issued_total_col = 18968 
Row_Bus_Util =  0.011260 
CoL_Bus_Util = 0.119858 
Either_Row_CoL_Bus_Util = 0.128426 
Issued_on_Two_Bus_Simul_Util = 0.002692 
issued_two_Eff = 0.020960 
queue_avg = 1.381513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38151
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 257): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137912 n_act=865 n_pre=849 n_ref_event=0 n_req=13599 n_rd=11480 n_rd_L2_A=0 n_write=0 n_wr_bk=7582 bw_util=0.1205
n_activity=64062 dram_eff=0.2976
bk0: 712a 153619i bk1: 768a 154076i bk2: 804a 153889i bk3: 784a 153696i bk4: 776a 153820i bk5: 768a 153775i bk6: 780a 154121i bk7: 792a 154114i bk8: 712a 154165i bk9: 696a 154082i bk10: 648a 154022i bk11: 664a 154134i bk12: 640a 155197i bk13: 640a 154893i bk14: 648a 154360i bk15: 648a 154405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936392
Row_Buffer_Locality_read = 0.950174
Row_Buffer_Locality_write = 0.861727
Bank_Level_Parallism = 1.626564
Bank_Level_Parallism_Col = 1.532558
Bank_Level_Parallism_Ready = 1.184556
write_to_read_ratio_blp_rw_average = 0.556837
GrpLevelPara = 1.382278 

BW Util details:
bwutil = 0.120452 
total_CMD = 158254 
util_bw = 19062 
Wasted_Col = 24609 
Wasted_Row = 5079 
Idle = 109504 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 2180 
WTRc_limit = 3672 
RTWc_limit = 14586 
CCDLc_limit = 10404 
rwq = 0 
CCDLc_limit_alone = 8842 
WTRc_limit_alone = 3077 
RTWc_limit_alone = 13619 

Commands details: 
total_CMD = 158254 
n_nop = 137912 
Read = 11480 
Write = 0 
L2_Alloc = 0 
L2_WB = 7582 
n_act = 865 
n_pre = 849 
n_ref = 0 
n_req = 13599 
total_req = 19062 

Dual Bus Interface Util: 
issued_total_row = 1714 
issued_total_col = 19062 
Row_Bus_Util =  0.010831 
CoL_Bus_Util = 0.120452 
Either_Row_CoL_Bus_Util = 0.128540 
Issued_on_Two_Bus_Simul_Util = 0.002742 
issued_two_Eff = 0.021335 
queue_avg = 1.329609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32961
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 254): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137921 n_act=880 n_pre=864 n_ref_event=0 n_req=13599 n_rd=11504 n_rd_L2_A=0 n_write=0 n_wr_bk=7524 bw_util=0.1202
n_activity=63694 dram_eff=0.2987
bk0: 712a 153795i bk1: 768a 153630i bk2: 800a 153724i bk3: 804a 153575i bk4: 776a 153795i bk5: 768a 154486i bk6: 776a 153797i bk7: 792a 153839i bk8: 696a 154327i bk9: 712a 153725i bk10: 656a 154159i bk11: 664a 154576i bk12: 640a 154869i bk13: 640a 154815i bk14: 648a 154172i bk15: 652a 154387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935285
Row_Buffer_Locality_read = 0.948540
Row_Buffer_Locality_write = 0.862464
Bank_Level_Parallism = 1.649142
Bank_Level_Parallism_Col = 1.541711
Bank_Level_Parallism_Ready = 1.180208
write_to_read_ratio_blp_rw_average = 0.543749
GrpLevelPara = 1.399681 

BW Util details:
bwutil = 0.120237 
total_CMD = 158254 
util_bw = 19028 
Wasted_Col = 24584 
Wasted_Row = 4892 
Idle = 109750 

BW Util Bottlenecks: 
RCDc_limit = 4877 
RCDWRc_limit = 2136 
WTRc_limit = 3837 
RTWc_limit = 14375 
CCDLc_limit = 10191 
rwq = 0 
CCDLc_limit_alone = 8603 
WTRc_limit_alone = 3274 
RTWc_limit_alone = 13350 

Commands details: 
total_CMD = 158254 
n_nop = 137921 
Read = 11504 
Write = 0 
L2_Alloc = 0 
L2_WB = 7524 
n_act = 880 
n_pre = 864 
n_ref = 0 
n_req = 13599 
total_req = 19028 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 19028 
Row_Bus_Util =  0.011020 
CoL_Bus_Util = 0.120237 
Either_Row_CoL_Bus_Util = 0.128483 
Issued_on_Two_Bus_Simul_Util = 0.002774 
issued_two_Eff = 0.021591 
queue_avg = 1.406966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40697
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 257): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137972 n_act=862 n_pre=846 n_ref_event=0 n_req=13579 n_rd=11512 n_rd_L2_A=0 n_write=0 n_wr_bk=7454 bw_util=0.1198
n_activity=65667 dram_eff=0.2888
bk0: 768a 153881i bk1: 768a 154323i bk2: 796a 153964i bk3: 796a 153549i bk4: 768a 154285i bk5: 768a 153576i bk6: 776a 153867i bk7: 784a 153944i bk8: 700a 154223i bk9: 696a 153515i bk10: 648a 153971i bk11: 672a 154374i bk12: 640a 155156i bk13: 640a 154812i bk14: 644a 153748i bk15: 648a 154194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936520
Row_Buffer_Locality_read = 0.950486
Row_Buffer_Locality_write = 0.858732
Bank_Level_Parallism = 1.617643
Bank_Level_Parallism_Col = 1.527370
Bank_Level_Parallism_Ready = 1.183855
write_to_read_ratio_blp_rw_average = 0.553430
GrpLevelPara = 1.397850 

BW Util details:
bwutil = 0.119845 
total_CMD = 158254 
util_bw = 18966 
Wasted_Col = 25368 
Wasted_Row = 5282 
Idle = 108638 

BW Util Bottlenecks: 
RCDc_limit = 4827 
RCDWRc_limit = 2176 
WTRc_limit = 3745 
RTWc_limit = 15099 
CCDLc_limit = 10041 
rwq = 0 
CCDLc_limit_alone = 8695 
WTRc_limit_alone = 3231 
RTWc_limit_alone = 14267 

Commands details: 
total_CMD = 158254 
n_nop = 137972 
Read = 11512 
Write = 0 
L2_Alloc = 0 
L2_WB = 7454 
n_act = 862 
n_pre = 846 
n_ref = 0 
n_req = 13579 
total_req = 18966 

Dual Bus Interface Util: 
issued_total_row = 1708 
issued_total_col = 18966 
Row_Bus_Util =  0.010793 
CoL_Bus_Util = 0.119845 
Either_Row_CoL_Bus_Util = 0.128161 
Issued_on_Two_Bus_Simul_Util = 0.002477 
issued_two_Eff = 0.019327 
queue_avg = 1.381084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38108
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 256): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137688 n_act=901 n_pre=885 n_ref_event=0 n_req=13698 n_rd=11524 n_rd_L2_A=0 n_write=0 n_wr_bk=7674 bw_util=0.1213
n_activity=67740 dram_eff=0.2834
bk0: 768a 153091i bk1: 768a 154228i bk2: 788a 154034i bk3: 780a 154120i bk4: 768a 153725i bk5: 768a 154084i bk6: 768a 153847i bk7: 800a 154173i bk8: 696a 154394i bk9: 704a 153905i bk10: 648a 154256i bk11: 672a 154416i bk12: 640a 154779i bk13: 640a 154804i bk14: 656a 153569i bk15: 660a 153833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934224
Row_Buffer_Locality_read = 0.949757
Row_Buffer_Locality_write = 0.851886
Bank_Level_Parallism = 1.592971
Bank_Level_Parallism_Col = 1.499020
Bank_Level_Parallism_Ready = 1.168768
write_to_read_ratio_blp_rw_average = 0.558004
GrpLevelPara = 1.373522 

BW Util details:
bwutil = 0.121311 
total_CMD = 158254 
util_bw = 19198 
Wasted_Col = 25667 
Wasted_Row = 5672 
Idle = 107717 

BW Util Bottlenecks: 
RCDc_limit = 4887 
RCDWRc_limit = 2480 
WTRc_limit = 3667 
RTWc_limit = 14935 
CCDLc_limit = 10081 
rwq = 0 
CCDLc_limit_alone = 8801 
WTRc_limit_alone = 3235 
RTWc_limit_alone = 14087 

Commands details: 
total_CMD = 158254 
n_nop = 137688 
Read = 11524 
Write = 0 
L2_Alloc = 0 
L2_WB = 7674 
n_act = 901 
n_pre = 885 
n_ref = 0 
n_req = 13698 
total_req = 19198 

Dual Bus Interface Util: 
issued_total_row = 1786 
issued_total_col = 19198 
Row_Bus_Util =  0.011286 
CoL_Bus_Util = 0.121311 
Either_Row_CoL_Bus_Util = 0.129956 
Issued_on_Two_Bus_Simul_Util = 0.002641 
issued_two_Eff = 0.020325 
queue_avg = 1.421531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42153
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 254): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137750 n_act=894 n_pre=878 n_ref_event=0 n_req=13680 n_rd=11558 n_rd_L2_A=0 n_write=0 n_wr_bk=7580 bw_util=0.1209
n_activity=66283 dram_eff=0.2887
bk0: 768a 153345i bk1: 768a 154057i bk2: 800a 153897i bk3: 804a 153563i bk4: 772a 154153i bk5: 768a 153941i bk6: 768a 153852i bk7: 792a 154300i bk8: 702a 154261i bk9: 700a 153954i bk10: 656a 154028i bk11: 672a 154017i bk12: 640a 155032i bk13: 640a 154873i bk14: 660a 153623i bk15: 648a 153637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934649
Row_Buffer_Locality_read = 0.948780
Row_Buffer_Locality_write = 0.857681
Bank_Level_Parallism = 1.622014
Bank_Level_Parallism_Col = 1.520352
Bank_Level_Parallism_Ready = 1.170969
write_to_read_ratio_blp_rw_average = 0.551500
GrpLevelPara = 1.383375 

BW Util details:
bwutil = 0.120932 
total_CMD = 158254 
util_bw = 19138 
Wasted_Col = 25566 
Wasted_Row = 5364 
Idle = 108186 

BW Util Bottlenecks: 
RCDc_limit = 5041 
RCDWRc_limit = 2298 
WTRc_limit = 3722 
RTWc_limit = 15328 
CCDLc_limit = 10212 
rwq = 0 
CCDLc_limit_alone = 8757 
WTRc_limit_alone = 3174 
RTWc_limit_alone = 14421 

Commands details: 
total_CMD = 158254 
n_nop = 137750 
Read = 11558 
Write = 0 
L2_Alloc = 0 
L2_WB = 7580 
n_act = 894 
n_pre = 878 
n_ref = 0 
n_req = 13680 
total_req = 19138 

Dual Bus Interface Util: 
issued_total_row = 1772 
issued_total_col = 19138 
Row_Bus_Util =  0.011197 
CoL_Bus_Util = 0.120932 
Either_Row_CoL_Bus_Util = 0.129564 
Issued_on_Two_Bus_Simul_Util = 0.002565 
issued_two_Eff = 0.019801 
queue_avg = 1.395055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39505
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 251): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137923 n_act=877 n_pre=861 n_ref_event=0 n_req=13600 n_rd=11506 n_rd_L2_A=0 n_write=0 n_wr_bk=7519 bw_util=0.1202
n_activity=65256 dram_eff=0.2915
bk0: 768a 153418i bk1: 768a 154226i bk2: 804a 153541i bk3: 780a 153728i bk4: 768a 154001i bk5: 768a 154059i bk6: 778a 153989i bk7: 784a 154045i bk8: 712a 154283i bk9: 680a 154297i bk10: 656a 154296i bk11: 664a 153925i bk12: 640a 154991i bk13: 640a 154513i bk14: 656a 154010i bk15: 640a 153640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935505
Row_Buffer_Locality_read = 0.949509
Row_Buffer_Locality_write = 0.858441
Bank_Level_Parallism = 1.625697
Bank_Level_Parallism_Col = 1.538067
Bank_Level_Parallism_Ready = 1.174612
write_to_read_ratio_blp_rw_average = 0.553226
GrpLevelPara = 1.393528 

BW Util details:
bwutil = 0.120218 
total_CMD = 158254 
util_bw = 19025 
Wasted_Col = 25136 
Wasted_Row = 5478 
Idle = 108615 

BW Util Bottlenecks: 
RCDc_limit = 4825 
RCDWRc_limit = 2205 
WTRc_limit = 3603 
RTWc_limit = 15569 
CCDLc_limit = 9892 
rwq = 0 
CCDLc_limit_alone = 8537 
WTRc_limit_alone = 3151 
RTWc_limit_alone = 14666 

Commands details: 
total_CMD = 158254 
n_nop = 137923 
Read = 11506 
Write = 0 
L2_Alloc = 0 
L2_WB = 7519 
n_act = 877 
n_pre = 861 
n_ref = 0 
n_req = 13600 
total_req = 19025 

Dual Bus Interface Util: 
issued_total_row = 1738 
issued_total_col = 19025 
Row_Bus_Util =  0.010982 
CoL_Bus_Util = 0.120218 
Either_Row_CoL_Bus_Util = 0.128471 
Issued_on_Two_Bus_Simul_Util = 0.002730 
issued_two_Eff = 0.021248 
queue_avg = 1.396211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39621
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 257): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137746 n_act=883 n_pre=867 n_ref_event=0 n_req=13673 n_rd=11528 n_rd_L2_A=0 n_write=0 n_wr_bk=7621 bw_util=0.121
n_activity=65992 dram_eff=0.2902
bk0: 768a 153176i bk1: 768a 154627i bk2: 808a 153795i bk3: 780a 153812i bk4: 772a 153915i bk5: 768a 153805i bk6: 780a 153780i bk7: 784a 154129i bk8: 696a 154163i bk9: 680a 153742i bk10: 676a 154342i bk11: 652a 154035i bk12: 640a 155168i bk13: 640a 155165i bk14: 672a 153601i bk15: 644a 154106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935420
Row_Buffer_Locality_read = 0.949948
Row_Buffer_Locality_write = 0.857343
Bank_Level_Parallism = 1.617712
Bank_Level_Parallism_Col = 1.533529
Bank_Level_Parallism_Ready = 1.183926
write_to_read_ratio_blp_rw_average = 0.551552
GrpLevelPara = 1.386534 

BW Util details:
bwutil = 0.121002 
total_CMD = 158254 
util_bw = 19149 
Wasted_Col = 24999 
Wasted_Row = 5537 
Idle = 108569 

BW Util Bottlenecks: 
RCDc_limit = 4936 
RCDWRc_limit = 2286 
WTRc_limit = 3827 
RTWc_limit = 14505 
CCDLc_limit = 10047 
rwq = 0 
CCDLc_limit_alone = 8737 
WTRc_limit_alone = 3426 
RTWc_limit_alone = 13596 

Commands details: 
total_CMD = 158254 
n_nop = 137746 
Read = 11528 
Write = 0 
L2_Alloc = 0 
L2_WB = 7621 
n_act = 883 
n_pre = 867 
n_ref = 0 
n_req = 13673 
total_req = 19149 

Dual Bus Interface Util: 
issued_total_row = 1750 
issued_total_col = 19149 
Row_Bus_Util =  0.011058 
CoL_Bus_Util = 0.121002 
Either_Row_CoL_Bus_Util = 0.129589 
Issued_on_Two_Bus_Simul_Util = 0.002471 
issued_two_Eff = 0.019066 
queue_avg = 1.397330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39733
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 256): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137676 n_act=898 n_pre=882 n_ref_event=0 n_req=13718 n_rd=11568 n_rd_L2_A=0 n_write=0 n_wr_bk=7645 bw_util=0.1214
n_activity=65182 dram_eff=0.2948
bk0: 768a 152920i bk1: 768a 154107i bk2: 804a 153713i bk3: 800a 153249i bk4: 772a 153705i bk5: 768a 154198i bk6: 776a 154040i bk7: 776a 153969i bk8: 712a 154065i bk9: 688a 153923i bk10: 672a 154587i bk11: 672a 154425i bk12: 640a 154939i bk13: 640a 154763i bk14: 660a 154182i bk15: 652a 153667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934539
Row_Buffer_Locality_read = 0.949084
Row_Buffer_Locality_write = 0.856279
Bank_Level_Parallism = 1.648759
Bank_Level_Parallism_Col = 1.546126
Bank_Level_Parallism_Ready = 1.186697
write_to_read_ratio_blp_rw_average = 0.546096
GrpLevelPara = 1.402515 

BW Util details:
bwutil = 0.121406 
total_CMD = 158254 
util_bw = 19213 
Wasted_Col = 24803 
Wasted_Row = 5312 
Idle = 108926 

BW Util Bottlenecks: 
RCDc_limit = 5010 
RCDWRc_limit = 2309 
WTRc_limit = 3723 
RTWc_limit = 14879 
CCDLc_limit = 10115 
rwq = 0 
CCDLc_limit_alone = 8773 
WTRc_limit_alone = 3264 
RTWc_limit_alone = 13996 

Commands details: 
total_CMD = 158254 
n_nop = 137676 
Read = 11568 
Write = 0 
L2_Alloc = 0 
L2_WB = 7645 
n_act = 898 
n_pre = 882 
n_ref = 0 
n_req = 13718 
total_req = 19213 

Dual Bus Interface Util: 
issued_total_row = 1780 
issued_total_col = 19213 
Row_Bus_Util =  0.011248 
CoL_Bus_Util = 0.121406 
Either_Row_CoL_Bus_Util = 0.130031 
Issued_on_Two_Bus_Simul_Util = 0.002622 
issued_two_Eff = 0.020167 
queue_avg = 1.408558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40856
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 251): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137781 n_act=912 n_pre=897 n_ref_event=0 n_req=13670 n_rd=11578 n_rd_L2_A=0 n_write=0 n_wr_bk=7522 bw_util=0.1207
n_activity=65634 dram_eff=0.291
bk0: 768a 152912i bk1: 768a 154746i bk2: 800a 153908i bk3: 800a 153598i bk4: 772a 154082i bk5: 768a 154426i bk6: 780a 154197i bk7: 790a 154321i bk8: 704a 154327i bk9: 688a 153793i bk10: 680a 153863i bk11: 672a 154149i bk12: 640a 155345i bk13: 640a 154715i bk14: 660a 153880i bk15: 648a 154316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933211
Row_Buffer_Locality_read = 0.948178
Row_Buffer_Locality_write = 0.850382
Bank_Level_Parallism = 1.595224
Bank_Level_Parallism_Col = 1.501773
Bank_Level_Parallism_Ready = 1.181832
write_to_read_ratio_blp_rw_average = 0.545290
GrpLevelPara = 1.372951 

BW Util details:
bwutil = 0.120692 
total_CMD = 158254 
util_bw = 19100 
Wasted_Col = 24788 
Wasted_Row = 5732 
Idle = 108634 

BW Util Bottlenecks: 
RCDc_limit = 4976 
RCDWRc_limit = 2329 
WTRc_limit = 3420 
RTWc_limit = 13684 
CCDLc_limit = 10110 
rwq = 0 
CCDLc_limit_alone = 8747 
WTRc_limit_alone = 2849 
RTWc_limit_alone = 12892 

Commands details: 
total_CMD = 158254 
n_nop = 137781 
Read = 11578 
Write = 0 
L2_Alloc = 0 
L2_WB = 7522 
n_act = 912 
n_pre = 897 
n_ref = 0 
n_req = 13670 
total_req = 19100 

Dual Bus Interface Util: 
issued_total_row = 1809 
issued_total_col = 19100 
Row_Bus_Util =  0.011431 
CoL_Bus_Util = 0.120692 
Either_Row_CoL_Bus_Util = 0.129368 
Issued_on_Two_Bus_Simul_Util = 0.002755 
issued_two_Eff = 0.021296 
queue_avg = 1.411421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41142
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 255): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137908 n_act=873 n_pre=857 n_ref_event=0 n_req=13609 n_rd=11528 n_rd_L2_A=0 n_write=0 n_wr_bk=7502 bw_util=0.1202
n_activity=64974 dram_eff=0.2929
bk0: 768a 153262i bk1: 768a 154242i bk2: 792a 154278i bk3: 796a 153673i bk4: 772a 153670i bk5: 768a 154004i bk6: 776a 153934i bk7: 784a 154136i bk8: 700a 154201i bk9: 696a 154177i bk10: 672a 154457i bk11: 648a 153933i bk12: 640a 155440i bk13: 640a 154952i bk14: 660a 153807i bk15: 648a 154104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935851
Row_Buffer_Locality_read = 0.949514
Row_Buffer_Locality_write = 0.860163
Bank_Level_Parallism = 1.616083
Bank_Level_Parallism_Col = 1.525921
Bank_Level_Parallism_Ready = 1.174146
write_to_read_ratio_blp_rw_average = 0.550912
GrpLevelPara = 1.389110 

BW Util details:
bwutil = 0.120250 
total_CMD = 158254 
util_bw = 19030 
Wasted_Col = 24782 
Wasted_Row = 5321 
Idle = 109121 

BW Util Bottlenecks: 
RCDc_limit = 4861 
RCDWRc_limit = 2191 
WTRc_limit = 3761 
RTWc_limit = 14482 
CCDLc_limit = 10022 
rwq = 0 
CCDLc_limit_alone = 8571 
WTRc_limit_alone = 3190 
RTWc_limit_alone = 13602 

Commands details: 
total_CMD = 158254 
n_nop = 137908 
Read = 11528 
Write = 0 
L2_Alloc = 0 
L2_WB = 7502 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 13609 
total_req = 19030 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 19030 
Row_Bus_Util =  0.010932 
CoL_Bus_Util = 0.120250 
Either_Row_CoL_Bus_Util = 0.128565 
Issued_on_Two_Bus_Simul_Util = 0.002616 
issued_two_Eff = 0.020348 
queue_avg = 1.421594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42159
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 254): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137827 n_act=870 n_pre=854 n_ref_event=0 n_req=13677 n_rd=11596 n_rd_L2_A=0 n_write=0 n_wr_bk=7487 bw_util=0.1206
n_activity=66081 dram_eff=0.2888
bk0: 768a 153065i bk1: 768a 153939i bk2: 792a 153639i bk3: 788a 153831i bk4: 768a 154450i bk5: 768a 154327i bk6: 792a 154118i bk7: 788a 153842i bk8: 720a 154028i bk9: 720a 153522i bk10: 664a 154244i bk11: 664a 154420i bk12: 640a 154940i bk13: 640a 154868i bk14: 660a 153812i bk15: 656a 153918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936390
Row_Buffer_Locality_read = 0.949293
Row_Buffer_Locality_write = 0.864488
Bank_Level_Parallism = 1.617728
Bank_Level_Parallism_Col = 1.530414
Bank_Level_Parallism_Ready = 1.193995
write_to_read_ratio_blp_rw_average = 0.552850
GrpLevelPara = 1.392329 

BW Util details:
bwutil = 0.120585 
total_CMD = 158254 
util_bw = 19083 
Wasted_Col = 25370 
Wasted_Row = 5480 
Idle = 108321 

BW Util Bottlenecks: 
RCDc_limit = 5120 
RCDWRc_limit = 2120 
WTRc_limit = 3606 
RTWc_limit = 15128 
CCDLc_limit = 9829 
rwq = 0 
CCDLc_limit_alone = 8514 
WTRc_limit_alone = 3156 
RTWc_limit_alone = 14263 

Commands details: 
total_CMD = 158254 
n_nop = 137827 
Read = 11596 
Write = 0 
L2_Alloc = 0 
L2_WB = 7487 
n_act = 870 
n_pre = 854 
n_ref = 0 
n_req = 13677 
total_req = 19083 

Dual Bus Interface Util: 
issued_total_row = 1724 
issued_total_col = 19083 
Row_Bus_Util =  0.010894 
CoL_Bus_Util = 0.120585 
Either_Row_CoL_Bus_Util = 0.129077 
Issued_on_Two_Bus_Simul_Util = 0.002401 
issued_two_Eff = 0.018603 
queue_avg = 1.337786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33779
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 256): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137684 n_act=914 n_pre=898 n_ref_event=0 n_req=13687 n_rd=11588 n_rd_L2_A=0 n_write=0 n_wr_bk=7550 bw_util=0.1209
n_activity=68262 dram_eff=0.2804
bk0: 768a 153784i bk1: 768a 154128i bk2: 816a 153510i bk3: 784a 153806i bk4: 768a 153903i bk5: 768a 154064i bk6: 792a 153927i bk7: 788a 153571i bk8: 712a 153897i bk9: 696a 153489i bk10: 680a 154422i bk11: 648a 154371i bk12: 640a 155020i bk13: 640a 154791i bk14: 664a 153779i bk15: 656a 154218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933221
Row_Buffer_Locality_read = 0.947532
Row_Buffer_Locality_write = 0.854216
Bank_Level_Parallism = 1.586714
Bank_Level_Parallism_Col = 1.499720
Bank_Level_Parallism_Ready = 1.186801
write_to_read_ratio_blp_rw_average = 0.546899
GrpLevelPara = 1.364344 

BW Util details:
bwutil = 0.120932 
total_CMD = 158254 
util_bw = 19138 
Wasted_Col = 25905 
Wasted_Row = 6050 
Idle = 107161 

BW Util Bottlenecks: 
RCDc_limit = 5371 
RCDWRc_limit = 2325 
WTRc_limit = 3675 
RTWc_limit = 14705 
CCDLc_limit = 10014 
rwq = 0 
CCDLc_limit_alone = 8629 
WTRc_limit_alone = 3116 
RTWc_limit_alone = 13879 

Commands details: 
total_CMD = 158254 
n_nop = 137684 
Read = 11588 
Write = 0 
L2_Alloc = 0 
L2_WB = 7550 
n_act = 914 
n_pre = 898 
n_ref = 0 
n_req = 13687 
total_req = 19138 

Dual Bus Interface Util: 
issued_total_row = 1812 
issued_total_col = 19138 
Row_Bus_Util =  0.011450 
CoL_Bus_Util = 0.120932 
Either_Row_CoL_Bus_Util = 0.129981 
Issued_on_Two_Bus_Simul_Util = 0.002401 
issued_two_Eff = 0.018474 
queue_avg = 1.373823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37382
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 257): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137566 n_act=917 n_pre=901 n_ref_event=0 n_req=13748 n_rd=11576 n_rd_L2_A=0 n_write=0 n_wr_bk=7710 bw_util=0.1219
n_activity=67330 dram_eff=0.2864
bk0: 768a 153231i bk1: 768a 154018i bk2: 796a 153931i bk3: 800a 153728i bk4: 776a 153727i bk5: 768a 153909i bk6: 764a 153678i bk7: 796a 153496i bk8: 704a 153870i bk9: 712a 153808i bk10: 660a 154377i bk11: 664a 154730i bk12: 640a 154941i bk13: 640a 154663i bk14: 656a 153939i bk15: 664a 153585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933299
Row_Buffer_Locality_read = 0.947046
Row_Buffer_Locality_write = 0.860037
Bank_Level_Parallism = 1.605443
Bank_Level_Parallism_Col = 1.518431
Bank_Level_Parallism_Ready = 1.176501
write_to_read_ratio_blp_rw_average = 0.548291
GrpLevelPara = 1.373131 

BW Util details:
bwutil = 0.121867 
total_CMD = 158254 
util_bw = 19286 
Wasted_Col = 25922 
Wasted_Row = 5981 
Idle = 107065 

BW Util Bottlenecks: 
RCDc_limit = 5231 
RCDWRc_limit = 2262 
WTRc_limit = 3879 
RTWc_limit = 14916 
CCDLc_limit = 10219 
rwq = 0 
CCDLc_limit_alone = 8793 
WTRc_limit_alone = 3328 
RTWc_limit_alone = 14041 

Commands details: 
total_CMD = 158254 
n_nop = 137566 
Read = 11576 
Write = 0 
L2_Alloc = 0 
L2_WB = 7710 
n_act = 917 
n_pre = 901 
n_ref = 0 
n_req = 13748 
total_req = 19286 

Dual Bus Interface Util: 
issued_total_row = 1818 
issued_total_col = 19286 
Row_Bus_Util =  0.011488 
CoL_Bus_Util = 0.121867 
Either_Row_CoL_Bus_Util = 0.130727 
Issued_on_Two_Bus_Simul_Util = 0.002629 
issued_two_Eff = 0.020108 
queue_avg = 1.373122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37312
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 254): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137816 n_act=907 n_pre=891 n_ref_event=0 n_req=13614 n_rd=11535 n_rd_L2_A=0 n_write=0 n_wr_bk=7503 bw_util=0.1203
n_activity=66258 dram_eff=0.2873
bk0: 768a 153871i bk1: 768a 154010i bk2: 800a 153762i bk3: 784a 153654i bk4: 768a 153892i bk5: 776a 154291i bk6: 756a 153682i bk7: 796a 153664i bk8: 688a 154143i bk9: 719a 153434i bk10: 652a 154227i bk11: 664a 153982i bk12: 640a 155013i bk13: 640a 154767i bk14: 648a 153975i bk15: 668a 154058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933377
Row_Buffer_Locality_read = 0.946597
Row_Buffer_Locality_write = 0.860029
Bank_Level_Parallism = 1.634803
Bank_Level_Parallism_Col = 1.523038
Bank_Level_Parallism_Ready = 1.188833
write_to_read_ratio_blp_rw_average = 0.547010
GrpLevelPara = 1.379743 

BW Util details:
bwutil = 0.120300 
total_CMD = 158254 
util_bw = 19038 
Wasted_Col = 25413 
Wasted_Row = 5251 
Idle = 108552 

BW Util Bottlenecks: 
RCDc_limit = 5251 
RCDWRc_limit = 2173 
WTRc_limit = 3833 
RTWc_limit = 14864 
CCDLc_limit = 9949 
rwq = 0 
CCDLc_limit_alone = 8621 
WTRc_limit_alone = 3364 
RTWc_limit_alone = 14005 

Commands details: 
total_CMD = 158254 
n_nop = 137816 
Read = 11535 
Write = 0 
L2_Alloc = 0 
L2_WB = 7503 
n_act = 907 
n_pre = 891 
n_ref = 0 
n_req = 13614 
total_req = 19038 

Dual Bus Interface Util: 
issued_total_row = 1798 
issued_total_col = 19038 
Row_Bus_Util =  0.011361 
CoL_Bus_Util = 0.120300 
Either_Row_CoL_Bus_Util = 0.129147 
Issued_on_Two_Bus_Simul_Util = 0.002515 
issued_two_Eff = 0.019474 
queue_avg = 1.354765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35477
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 255): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137644 n_act=928 n_pre=912 n_ref_event=0 n_req=13682 n_rd=11532 n_rd_L2_A=0 n_write=0 n_wr_bk=7647 bw_util=0.1212
n_activity=67956 dram_eff=0.2822
bk0: 768a 153218i bk1: 768a 153955i bk2: 808a 153779i bk3: 792a 153723i bk4: 780a 153690i bk5: 768a 153996i bk6: 764a 153955i bk7: 780a 153589i bk8: 692a 153792i bk9: 704a 153791i bk10: 680a 154469i bk11: 656a 153995i bk12: 640a 154567i bk13: 640a 155058i bk14: 652a 153490i bk15: 640a 154523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932174
Row_Buffer_Locality_read = 0.946410
Row_Buffer_Locality_write = 0.855814
Bank_Level_Parallism = 1.607624
Bank_Level_Parallism_Col = 1.514787
Bank_Level_Parallism_Ready = 1.191668
write_to_read_ratio_blp_rw_average = 0.562600
GrpLevelPara = 1.366556 

BW Util details:
bwutil = 0.121191 
total_CMD = 158254 
util_bw = 19179 
Wasted_Col = 26159 
Wasted_Row = 5766 
Idle = 107150 

BW Util Bottlenecks: 
RCDc_limit = 5275 
RCDWRc_limit = 2391 
WTRc_limit = 3593 
RTWc_limit = 15419 
CCDLc_limit = 10378 
rwq = 0 
CCDLc_limit_alone = 8930 
WTRc_limit_alone = 3145 
RTWc_limit_alone = 14419 

Commands details: 
total_CMD = 158254 
n_nop = 137644 
Read = 11532 
Write = 0 
L2_Alloc = 0 
L2_WB = 7647 
n_act = 928 
n_pre = 912 
n_ref = 0 
n_req = 13682 
total_req = 19179 

Dual Bus Interface Util: 
issued_total_row = 1840 
issued_total_col = 19179 
Row_Bus_Util =  0.011627 
CoL_Bus_Util = 0.121191 
Either_Row_CoL_Bus_Util = 0.130234 
Issued_on_Two_Bus_Simul_Util = 0.002584 
issued_two_Eff = 0.019845 
queue_avg = 1.368610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36861
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 255): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137620 n_act=930 n_pre=914 n_ref_event=0 n_req=13732 n_rd=11552 n_rd_L2_A=0 n_write=0 n_wr_bk=7677 bw_util=0.1215
n_activity=67409 dram_eff=0.2853
bk0: 768a 152891i bk1: 768a 154231i bk2: 816a 153824i bk3: 780a 153642i bk4: 772a 153816i bk5: 768a 154258i bk6: 768a 153863i bk7: 792a 153643i bk8: 716a 153435i bk9: 688a 153510i bk10: 660a 154472i bk11: 656a 154431i bk12: 640a 154800i bk13: 640a 154882i bk14: 664a 154009i bk15: 656a 154016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932275
Row_Buffer_Locality_read = 0.946330
Row_Buffer_Locality_write = 0.857798
Bank_Level_Parallism = 1.634477
Bank_Level_Parallism_Col = 1.533219
Bank_Level_Parallism_Ready = 1.195174
write_to_read_ratio_blp_rw_average = 0.552408
GrpLevelPara = 1.379590 

BW Util details:
bwutil = 0.121507 
total_CMD = 158254 
util_bw = 19229 
Wasted_Col = 25506 
Wasted_Row = 5478 
Idle = 108041 

BW Util Bottlenecks: 
RCDc_limit = 5214 
RCDWRc_limit = 2311 
WTRc_limit = 3678 
RTWc_limit = 14989 
CCDLc_limit = 10065 
rwq = 0 
CCDLc_limit_alone = 8703 
WTRc_limit_alone = 3250 
RTWc_limit_alone = 14055 

Commands details: 
total_CMD = 158254 
n_nop = 137620 
Read = 11552 
Write = 0 
L2_Alloc = 0 
L2_WB = 7677 
n_act = 930 
n_pre = 914 
n_ref = 0 
n_req = 13732 
total_req = 19229 

Dual Bus Interface Util: 
issued_total_row = 1844 
issued_total_col = 19229 
Row_Bus_Util =  0.011652 
CoL_Bus_Util = 0.121507 
Either_Row_CoL_Bus_Util = 0.130385 
Issued_on_Two_Bus_Simul_Util = 0.002774 
issued_two_Eff = 0.021276 
queue_avg = 1.350948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35095
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 256): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137741 n_act=921 n_pre=905 n_ref_event=0 n_req=13635 n_rd=11528 n_rd_L2_A=0 n_write=0 n_wr_bk=7548 bw_util=0.1205
n_activity=67359 dram_eff=0.2832
bk0: 768a 152967i bk1: 768a 153934i bk2: 800a 153396i bk3: 780a 153386i bk4: 768a 154147i bk5: 772a 154498i bk6: 772a 154110i bk7: 788a 153396i bk8: 688a 154387i bk9: 712a 153718i bk10: 660a 154257i bk11: 656a 154276i bk12: 640a 155191i bk13: 640a 154807i bk14: 660a 153908i bk15: 656a 154001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932453
Row_Buffer_Locality_read = 0.948387
Row_Buffer_Locality_write = 0.845278
Bank_Level_Parallism = 1.624321
Bank_Level_Parallism_Col = 1.537430
Bank_Level_Parallism_Ready = 1.196792
write_to_read_ratio_blp_rw_average = 0.551483
GrpLevelPara = 1.395283 

BW Util details:
bwutil = 0.120540 
total_CMD = 158254 
util_bw = 19076 
Wasted_Col = 25240 
Wasted_Row = 5748 
Idle = 108190 

BW Util Bottlenecks: 
RCDc_limit = 4976 
RCDWRc_limit = 2499 
WTRc_limit = 3639 
RTWc_limit = 15423 
CCDLc_limit = 9619 
rwq = 0 
CCDLc_limit_alone = 8260 
WTRc_limit_alone = 3111 
RTWc_limit_alone = 14592 

Commands details: 
total_CMD = 158254 
n_nop = 137741 
Read = 11528 
Write = 0 
L2_Alloc = 0 
L2_WB = 7548 
n_act = 921 
n_pre = 905 
n_ref = 0 
n_req = 13635 
total_req = 19076 

Dual Bus Interface Util: 
issued_total_row = 1826 
issued_total_col = 19076 
Row_Bus_Util =  0.011538 
CoL_Bus_Util = 0.120540 
Either_Row_CoL_Bus_Util = 0.129621 
Issued_on_Two_Bus_Simul_Util = 0.002458 
issued_two_Eff = 0.018964 
queue_avg = 1.309812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30981
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 256): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137734 n_act=920 n_pre=904 n_ref_event=0 n_req=13665 n_rd=11552 n_rd_L2_A=0 n_write=0 n_wr_bk=7563 bw_util=0.1208
n_activity=67156 dram_eff=0.2846
bk0: 768a 153448i bk1: 768a 153764i bk2: 808a 153866i bk3: 792a 153641i bk4: 776a 153777i bk5: 768a 154161i bk6: 780a 153871i bk7: 788a 153834i bk8: 712a 153863i bk9: 684a 153741i bk10: 660a 154107i bk11: 648a 153981i bk12: 640a 155089i bk13: 640a 154920i bk14: 672a 153874i bk15: 648a 153962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932675
Row_Buffer_Locality_read = 0.947974
Row_Buffer_Locality_write = 0.849030
Bank_Level_Parallism = 1.616778
Bank_Level_Parallism_Col = 1.524711
Bank_Level_Parallism_Ready = 1.189589
write_to_read_ratio_blp_rw_average = 0.556405
GrpLevelPara = 1.383266 

BW Util details:
bwutil = 0.120787 
total_CMD = 158254 
util_bw = 19115 
Wasted_Col = 25761 
Wasted_Row = 5737 
Idle = 107641 

BW Util Bottlenecks: 
RCDc_limit = 5144 
RCDWRc_limit = 2394 
WTRc_limit = 3706 
RTWc_limit = 15240 
CCDLc_limit = 10016 
rwq = 0 
CCDLc_limit_alone = 8686 
WTRc_limit_alone = 3243 
RTWc_limit_alone = 14373 

Commands details: 
total_CMD = 158254 
n_nop = 137734 
Read = 11552 
Write = 0 
L2_Alloc = 0 
L2_WB = 7563 
n_act = 920 
n_pre = 904 
n_ref = 0 
n_req = 13665 
total_req = 19115 

Dual Bus Interface Util: 
issued_total_row = 1824 
issued_total_col = 19115 
Row_Bus_Util =  0.011526 
CoL_Bus_Util = 0.120787 
Either_Row_CoL_Bus_Util = 0.129665 
Issued_on_Two_Bus_Simul_Util = 0.002648 
issued_two_Eff = 0.020419 
queue_avg = 1.309566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30957
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 240): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137871 n_act=855 n_pre=839 n_ref_event=0 n_req=13656 n_rd=11484 n_rd_L2_A=0 n_write=0 n_wr_bk=7618 bw_util=0.1207
n_activity=66903 dram_eff=0.2855
bk0: 768a 153177i bk1: 768a 154242i bk2: 808a 153877i bk3: 776a 153772i bk4: 768a 154401i bk5: 768a 154267i bk6: 796a 154396i bk7: 784a 154041i bk8: 708a 154403i bk9: 700a 153836i bk10: 664a 154298i bk11: 640a 154190i bk12: 640a 155241i bk13: 640a 154672i bk14: 656a 153749i bk15: 600a 154422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937335
Row_Buffer_Locality_read = 0.951154
Row_Buffer_Locality_write = 0.863826
Bank_Level_Parallism = 1.584127
Bank_Level_Parallism_Col = 1.492185
Bank_Level_Parallism_Ready = 1.172181
write_to_read_ratio_blp_rw_average = 0.562884
GrpLevelPara = 1.372848 

BW Util details:
bwutil = 0.120705 
total_CMD = 158254 
util_bw = 19102 
Wasted_Col = 25468 
Wasted_Row = 5123 
Idle = 108561 

BW Util Bottlenecks: 
RCDc_limit = 4676 
RCDWRc_limit = 2239 
WTRc_limit = 3502 
RTWc_limit = 15183 
CCDLc_limit = 9847 
rwq = 0 
CCDLc_limit_alone = 8534 
WTRc_limit_alone = 3058 
RTWc_limit_alone = 14314 

Commands details: 
total_CMD = 158254 
n_nop = 137871 
Read = 11484 
Write = 0 
L2_Alloc = 0 
L2_WB = 7618 
n_act = 855 
n_pre = 839 
n_ref = 0 
n_req = 13656 
total_req = 19102 

Dual Bus Interface Util: 
issued_total_row = 1694 
issued_total_col = 19102 
Row_Bus_Util =  0.010704 
CoL_Bus_Util = 0.120705 
Either_Row_CoL_Bus_Util = 0.128799 
Issued_on_Two_Bus_Simul_Util = 0.002610 
issued_two_Eff = 0.020262 
queue_avg = 1.321313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32131
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 257): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137841 n_act=863 n_pre=847 n_ref_event=0 n_req=13634 n_rd=11496 n_rd_L2_A=0 n_write=0 n_wr_bk=7573 bw_util=0.1205
n_activity=67887 dram_eff=0.2809
bk0: 768a 153377i bk1: 768a 154380i bk2: 812a 153956i bk3: 776a 153638i bk4: 768a 154261i bk5: 768a 154670i bk6: 792a 154213i bk7: 792a 153589i bk8: 700a 154299i bk9: 720a 154112i bk10: 648a 154699i bk11: 640a 154151i bk12: 640a 155130i bk13: 640a 154917i bk14: 672a 153600i bk15: 592a 154527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936702
Row_Buffer_Locality_read = 0.950678
Row_Buffer_Locality_write = 0.861553
Bank_Level_Parallism = 1.556142
Bank_Level_Parallism_Col = 1.467546
Bank_Level_Parallism_Ready = 1.164613
write_to_read_ratio_blp_rw_average = 0.555396
GrpLevelPara = 1.353958 

BW Util details:
bwutil = 0.120496 
total_CMD = 158254 
util_bw = 19069 
Wasted_Col = 25863 
Wasted_Row = 5307 
Idle = 108015 

BW Util Bottlenecks: 
RCDc_limit = 4895 
RCDWRc_limit = 2249 
WTRc_limit = 3769 
RTWc_limit = 14777 
CCDLc_limit = 9849 
rwq = 0 
CCDLc_limit_alone = 8574 
WTRc_limit_alone = 3266 
RTWc_limit_alone = 14005 

Commands details: 
total_CMD = 158254 
n_nop = 137841 
Read = 11496 
Write = 0 
L2_Alloc = 0 
L2_WB = 7573 
n_act = 863 
n_pre = 847 
n_ref = 0 
n_req = 13634 
total_req = 19069 

Dual Bus Interface Util: 
issued_total_row = 1710 
issued_total_col = 19069 
Row_Bus_Util =  0.010805 
CoL_Bus_Util = 0.120496 
Either_Row_CoL_Bus_Util = 0.128989 
Issued_on_Two_Bus_Simul_Util = 0.002313 
issued_two_Eff = 0.017930 
queue_avg = 1.340541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34054
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 249): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137874 n_act=886 n_pre=870 n_ref_event=0 n_req=13622 n_rd=11476 n_rd_L2_A=0 n_write=0 n_wr_bk=7575 bw_util=0.1204
n_activity=67385 dram_eff=0.2827
bk0: 768a 153409i bk1: 768a 154080i bk2: 796a 154054i bk3: 784a 153691i bk4: 768a 153870i bk5: 768a 154408i bk6: 792a 154250i bk7: 776a 153801i bk8: 696a 153699i bk9: 704a 153790i bk10: 664a 154753i bk11: 648a 154435i bk12: 640a 155181i bk13: 640a 155037i bk14: 664a 153670i bk15: 600a 154274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934934
Row_Buffer_Locality_read = 0.949028
Row_Buffer_Locality_write = 0.859346
Bank_Level_Parallism = 1.601932
Bank_Level_Parallism_Col = 1.508473
Bank_Level_Parallism_Ready = 1.168967
write_to_read_ratio_blp_rw_average = 0.557011
GrpLevelPara = 1.372371 

BW Util details:
bwutil = 0.120382 
total_CMD = 158254 
util_bw = 19051 
Wasted_Col = 24989 
Wasted_Row = 5449 
Idle = 108765 

BW Util Bottlenecks: 
RCDc_limit = 4871 
RCDWRc_limit = 2232 
WTRc_limit = 3551 
RTWc_limit = 15108 
CCDLc_limit = 9886 
rwq = 0 
CCDLc_limit_alone = 8453 
WTRc_limit_alone = 3042 
RTWc_limit_alone = 14184 

Commands details: 
total_CMD = 158254 
n_nop = 137874 
Read = 11476 
Write = 0 
L2_Alloc = 0 
L2_WB = 7575 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 13622 
total_req = 19051 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 19051 
Row_Bus_Util =  0.011096 
CoL_Bus_Util = 0.120382 
Either_Row_CoL_Bus_Util = 0.128780 
Issued_on_Two_Bus_Simul_Util = 0.002698 
issued_two_Eff = 0.020952 
queue_avg = 1.355018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35502
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 256): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137840 n_act=851 n_pre=835 n_ref_event=0 n_req=13604 n_rd=11437 n_rd_L2_A=0 n_write=0 n_wr_bk=7646 bw_util=0.1206
n_activity=66131 dram_eff=0.2886
bk0: 768a 153587i bk1: 768a 154567i bk2: 800a 153878i bk3: 776a 153760i bk4: 768a 154734i bk5: 768a 154743i bk6: 781a 153863i bk7: 784a 153549i bk8: 696a 153900i bk9: 720a 153502i bk10: 644a 154591i bk11: 640a 154439i bk12: 640a 155117i bk13: 640a 154479i bk14: 644a 153664i bk15: 600a 154115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937445
Row_Buffer_Locality_read = 0.950599
Row_Buffer_Locality_write = 0.868020
Bank_Level_Parallism = 1.627510
Bank_Level_Parallism_Col = 1.531731
Bank_Level_Parallism_Ready = 1.184772
write_to_read_ratio_blp_rw_average = 0.567920
GrpLevelPara = 1.401670 

BW Util details:
bwutil = 0.120585 
total_CMD = 158254 
util_bw = 19083 
Wasted_Col = 24688 
Wasted_Row = 4880 
Idle = 109603 

BW Util Bottlenecks: 
RCDc_limit = 4848 
RCDWRc_limit = 2191 
WTRc_limit = 3255 
RTWc_limit = 15471 
CCDLc_limit = 9563 
rwq = 0 
CCDLc_limit_alone = 8220 
WTRc_limit_alone = 2854 
RTWc_limit_alone = 14529 

Commands details: 
total_CMD = 158254 
n_nop = 137840 
Read = 11437 
Write = 0 
L2_Alloc = 0 
L2_WB = 7646 
n_act = 851 
n_pre = 835 
n_ref = 0 
n_req = 13604 
total_req = 19083 

Dual Bus Interface Util: 
issued_total_row = 1686 
issued_total_col = 19083 
Row_Bus_Util =  0.010654 
CoL_Bus_Util = 0.120585 
Either_Row_CoL_Bus_Util = 0.128995 
Issued_on_Two_Bus_Simul_Util = 0.002243 
issued_two_Eff = 0.017390 
queue_avg = 1.319246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31925
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 256): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137927 n_act=852 n_pre=836 n_ref_event=0 n_req=13562 n_rd=11432 n_rd_L2_A=0 n_write=0 n_wr_bk=7587 bw_util=0.1202
n_activity=66946 dram_eff=0.2841
bk0: 768a 153415i bk1: 768a 154529i bk2: 800a 154080i bk3: 776a 153831i bk4: 768a 154084i bk5: 768a 154586i bk6: 784a 154293i bk7: 776a 154031i bk8: 696a 154125i bk9: 720a 154123i bk10: 652a 154616i bk11: 640a 154643i bk12: 640a 155054i bk13: 640a 154677i bk14: 644a 153809i bk15: 592a 154655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937177
Row_Buffer_Locality_read = 0.951277
Row_Buffer_Locality_write = 0.861502
Bank_Level_Parallism = 1.561234
Bank_Level_Parallism_Col = 1.468520
Bank_Level_Parallism_Ready = 1.164572
write_to_read_ratio_blp_rw_average = 0.562744
GrpLevelPara = 1.355953 

BW Util details:
bwutil = 0.120180 
total_CMD = 158254 
util_bw = 19019 
Wasted_Col = 25290 
Wasted_Row = 5059 
Idle = 108886 

BW Util Bottlenecks: 
RCDc_limit = 4773 
RCDWRc_limit = 2241 
WTRc_limit = 3288 
RTWc_limit = 14464 
CCDLc_limit = 9857 
rwq = 0 
CCDLc_limit_alone = 8630 
WTRc_limit_alone = 2912 
RTWc_limit_alone = 13613 

Commands details: 
total_CMD = 158254 
n_nop = 137927 
Read = 11432 
Write = 0 
L2_Alloc = 0 
L2_WB = 7587 
n_act = 852 
n_pre = 836 
n_ref = 0 
n_req = 13562 
total_req = 19019 

Dual Bus Interface Util: 
issued_total_row = 1688 
issued_total_col = 19019 
Row_Bus_Util =  0.010666 
CoL_Bus_Util = 0.120180 
Either_Row_CoL_Bus_Util = 0.128445 
Issued_on_Two_Bus_Simul_Util = 0.002401 
issued_two_Eff = 0.018694 
queue_avg = 1.275045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27505
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 250): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137792 n_act=883 n_pre=867 n_ref_event=0 n_req=13642 n_rd=11496 n_rd_L2_A=0 n_write=0 n_wr_bk=7615 bw_util=0.1208
n_activity=67448 dram_eff=0.2833
bk0: 768a 153050i bk1: 768a 154116i bk2: 812a 153688i bk3: 780a 153006i bk4: 768a 154383i bk5: 768a 154285i bk6: 784a 154212i bk7: 792a 153852i bk8: 700a 154014i bk9: 720a 153988i bk10: 656a 154450i bk11: 648a 154622i bk12: 640a 155224i bk13: 640a 155073i bk14: 652a 153938i bk15: 600a 154502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935273
Row_Buffer_Locality_read = 0.949113
Row_Buffer_Locality_write = 0.861137
Bank_Level_Parallism = 1.565408
Bank_Level_Parallism_Col = 1.482919
Bank_Level_Parallism_Ready = 1.174821
write_to_read_ratio_blp_rw_average = 0.560445
GrpLevelPara = 1.357835 

BW Util details:
bwutil = 0.120762 
total_CMD = 158254 
util_bw = 19111 
Wasted_Col = 25953 
Wasted_Row = 5595 
Idle = 107595 

BW Util Bottlenecks: 
RCDc_limit = 5049 
RCDWRc_limit = 2243 
WTRc_limit = 3565 
RTWc_limit = 14999 
CCDLc_limit = 9994 
rwq = 0 
CCDLc_limit_alone = 8579 
WTRc_limit_alone = 3092 
RTWc_limit_alone = 14057 

Commands details: 
total_CMD = 158254 
n_nop = 137792 
Read = 11496 
Write = 0 
L2_Alloc = 0 
L2_WB = 7615 
n_act = 883 
n_pre = 867 
n_ref = 0 
n_req = 13642 
total_req = 19111 

Dual Bus Interface Util: 
issued_total_row = 1750 
issued_total_col = 19111 
Row_Bus_Util =  0.011058 
CoL_Bus_Util = 0.120762 
Either_Row_CoL_Bus_Util = 0.129298 
Issued_on_Two_Bus_Simul_Util = 0.002521 
issued_two_Eff = 0.019500 
queue_avg = 1.295316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29532
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 256): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137868 n_act=868 n_pre=852 n_ref_event=0 n_req=13584 n_rd=11476 n_rd_L2_A=0 n_write=0 n_wr_bk=7540 bw_util=0.1202
n_activity=66554 dram_eff=0.2857
bk0: 768a 153425i bk1: 768a 154308i bk2: 804a 153622i bk3: 776a 153976i bk4: 768a 154569i bk5: 768a 154442i bk6: 784a 154026i bk7: 796a 153299i bk8: 696a 154167i bk9: 720a 154224i bk10: 656a 154729i bk11: 648a 154371i bk12: 640a 155408i bk13: 640a 155074i bk14: 648a 154001i bk15: 596a 154314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936101
Row_Buffer_Locality_read = 0.949373
Row_Buffer_Locality_write = 0.863852
Bank_Level_Parallism = 1.578901
Bank_Level_Parallism_Col = 1.485261
Bank_Level_Parallism_Ready = 1.171329
write_to_read_ratio_blp_rw_average = 0.546060
GrpLevelPara = 1.375316 

BW Util details:
bwutil = 0.120161 
total_CMD = 158254 
util_bw = 19016 
Wasted_Col = 24998 
Wasted_Row = 5193 
Idle = 109047 

BW Util Bottlenecks: 
RCDc_limit = 5026 
RCDWRc_limit = 2186 
WTRc_limit = 3590 
RTWc_limit = 14179 
CCDLc_limit = 9694 
rwq = 0 
CCDLc_limit_alone = 8439 
WTRc_limit_alone = 3141 
RTWc_limit_alone = 13373 

Commands details: 
total_CMD = 158254 
n_nop = 137868 
Read = 11476 
Write = 0 
L2_Alloc = 0 
L2_WB = 7540 
n_act = 868 
n_pre = 852 
n_ref = 0 
n_req = 13584 
total_req = 19016 

Dual Bus Interface Util: 
issued_total_row = 1720 
issued_total_col = 19016 
Row_Bus_Util =  0.010869 
CoL_Bus_Util = 0.120161 
Either_Row_CoL_Bus_Util = 0.128818 
Issued_on_Two_Bus_Simul_Util = 0.002212 
issued_two_Eff = 0.017169 
queue_avg = 1.279348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27935
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 257): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158254 n_nop=137841 n_act=875 n_pre=859 n_ref_event=0 n_req=13602 n_rd=11464 n_rd_L2_A=0 n_write=0 n_wr_bk=7594 bw_util=0.1204
n_activity=66041 dram_eff=0.2886
bk0: 768a 153482i bk1: 768a 154232i bk2: 796a 153845i bk3: 780a 153779i bk4: 768a 154253i bk5: 768a 154044i bk6: 784a 154080i bk7: 776a 153823i bk8: 708a 154111i bk9: 712a 154497i bk10: 664a 154772i bk11: 640a 154225i bk12: 640a 155287i bk13: 640a 154896i bk14: 652a 153583i bk15: 600a 154528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935671
Row_Buffer_Locality_read = 0.950454
Row_Buffer_Locality_write = 0.856408
Bank_Level_Parallism = 1.587149
Bank_Level_Parallism_Col = 1.493674
Bank_Level_Parallism_Ready = 1.167069
write_to_read_ratio_blp_rw_average = 0.551211
GrpLevelPara = 1.373017 

BW Util details:
bwutil = 0.120427 
total_CMD = 158254 
util_bw = 19058 
Wasted_Col = 24932 
Wasted_Row = 5299 
Idle = 108965 

BW Util Bottlenecks: 
RCDc_limit = 4844 
RCDWRc_limit = 2282 
WTRc_limit = 3787 
RTWc_limit = 14504 
CCDLc_limit = 9822 
rwq = 0 
CCDLc_limit_alone = 8472 
WTRc_limit_alone = 3281 
RTWc_limit_alone = 13660 

Commands details: 
total_CMD = 158254 
n_nop = 137841 
Read = 11464 
Write = 0 
L2_Alloc = 0 
L2_WB = 7594 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 13602 
total_req = 19058 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 19058 
Row_Bus_Util =  0.010957 
CoL_Bus_Util = 0.120427 
Either_Row_CoL_Bus_Util = 0.128989 
Issued_on_Two_Bus_Simul_Util = 0.002395 
issued_two_Eff = 0.018567 
queue_avg = 1.300485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30049

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21521, Miss = 8012, Miss_rate = 0.372, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[1]: Access = 22525, Miss = 8229, Miss_rate = 0.365, Pending_hits = 180, Reservation_fails = 41
L2_cache_bank[2]: Access = 22732, Miss = 8076, Miss_rate = 0.355, Pending_hits = 17, Reservation_fails = 90
L2_cache_bank[3]: Access = 22373, Miss = 8200, Miss_rate = 0.367, Pending_hits = 226, Reservation_fails = 6
L2_cache_bank[4]: Access = 22150, Miss = 8085, Miss_rate = 0.365, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[5]: Access = 22883, Miss = 8152, Miss_rate = 0.356, Pending_hits = 197, Reservation_fails = 0
L2_cache_bank[6]: Access = 22381, Miss = 8095, Miss_rate = 0.362, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[7]: Access = 22647, Miss = 8165, Miss_rate = 0.361, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[8]: Access = 22209, Miss = 8076, Miss_rate = 0.364, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[9]: Access = 22838, Miss = 8164, Miss_rate = 0.357, Pending_hits = 275, Reservation_fails = 17
L2_cache_bank[10]: Access = 22160, Miss = 8056, Miss_rate = 0.364, Pending_hits = 30, Reservation_fails = 17
L2_cache_bank[11]: Access = 22735, Miss = 8176, Miss_rate = 0.360, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[12]: Access = 22464, Miss = 8096, Miss_rate = 0.360, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[13]: Access = 22676, Miss = 8112, Miss_rate = 0.358, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[14]: Access = 22100, Miss = 8080, Miss_rate = 0.366, Pending_hits = 34, Reservation_fails = 27
L2_cache_bank[15]: Access = 22333, Miss = 8136, Miss_rate = 0.364, Pending_hits = 238, Reservation_fails = 113
L2_cache_bank[16]: Access = 22264, Miss = 8130, Miss_rate = 0.365, Pending_hits = 83, Reservation_fails = 126
L2_cache_bank[17]: Access = 22072, Miss = 8128, Miss_rate = 0.368, Pending_hits = 140, Reservation_fails = 135
L2_cache_bank[18]: Access = 22190, Miss = 8152, Miss_rate = 0.367, Pending_hits = 13, Reservation_fails = 92
L2_cache_bank[19]: Access = 22946, Miss = 8152, Miss_rate = 0.355, Pending_hits = 124, Reservation_fails = 505
L2_cache_bank[20]: Access = 22213, Miss = 8180, Miss_rate = 0.368, Pending_hits = 44, Reservation_fails = 23
L2_cache_bank[21]: Access = 22665, Miss = 8152, Miss_rate = 0.360, Pending_hits = 140, Reservation_fails = 389
L2_cache_bank[22]: Access = 22969, Miss = 8212, Miss_rate = 0.358, Pending_hits = 56, Reservation_fails = 76
L2_cache_bank[23]: Access = 22752, Miss = 8076, Miss_rate = 0.355, Pending_hits = 53, Reservation_fails = 109
L2_cache_bank[24]: Access = 22345, Miss = 8235, Miss_rate = 0.369, Pending_hits = 30, Reservation_fails = 24
L2_cache_bank[25]: Access = 22940, Miss = 8072, Miss_rate = 0.352, Pending_hits = 124, Reservation_fails = 330
L2_cache_bank[26]: Access = 22258, Miss = 8220, Miss_rate = 0.369, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[27]: Access = 22680, Miss = 8116, Miss_rate = 0.358, Pending_hits = 122, Reservation_fails = 439
L2_cache_bank[28]: Access = 22468, Miss = 8228, Miss_rate = 0.366, Pending_hits = 60, Reservation_fails = 37
L2_cache_bank[29]: Access = 22388, Miss = 8116, Miss_rate = 0.363, Pending_hits = 90, Reservation_fails = 32
L2_cache_bank[30]: Access = 22282, Miss = 8205, Miss_rate = 0.368, Pending_hits = 13, Reservation_fails = 38
L2_cache_bank[31]: Access = 22365, Miss = 8092, Miss_rate = 0.362, Pending_hits = 115, Reservation_fails = 221
L2_cache_bank[32]: Access = 22478, Miss = 8218, Miss_rate = 0.366, Pending_hits = 170, Reservation_fails = 22
L2_cache_bank[33]: Access = 21981, Miss = 8136, Miss_rate = 0.370, Pending_hits = 93, Reservation_fails = 198
L2_cache_bank[34]: Access = 22505, Miss = 8260, Miss_rate = 0.367, Pending_hits = 180, Reservation_fails = 42
L2_cache_bank[35]: Access = 23029, Miss = 8088, Miss_rate = 0.351, Pending_hits = 28, Reservation_fails = 362
L2_cache_bank[36]: Access = 22412, Miss = 8195, Miss_rate = 0.366, Pending_hits = 85, Reservation_fails = 33
L2_cache_bank[37]: Access = 22664, Miss = 8152, Miss_rate = 0.360, Pending_hits = 66, Reservation_fails = 406
L2_cache_bank[38]: Access = 22707, Miss = 8152, Miss_rate = 0.359, Pending_hits = 115, Reservation_fails = 2
L2_cache_bank[39]: Access = 22800, Miss = 8176, Miss_rate = 0.359, Pending_hits = 30, Reservation_fails = 293
L2_cache_bank[40]: Access = 22123, Miss = 8188, Miss_rate = 0.370, Pending_hits = 236, Reservation_fails = 53
L2_cache_bank[41]: Access = 23275, Miss = 8116, Miss_rate = 0.349, Pending_hits = 49, Reservation_fails = 319
L2_cache_bank[42]: Access = 22550, Miss = 8232, Miss_rate = 0.365, Pending_hits = 116, Reservation_fails = 77
L2_cache_bank[43]: Access = 22143, Miss = 8108, Miss_rate = 0.366, Pending_hits = 26, Reservation_fails = 295
L2_cache_bank[44]: Access = 22276, Miss = 8175, Miss_rate = 0.367, Pending_hits = 168, Reservation_fails = 50
L2_cache_bank[45]: Access = 22930, Miss = 8108, Miss_rate = 0.354, Pending_hits = 3, Reservation_fails = 167
L2_cache_bank[46]: Access = 22378, Miss = 8228, Miss_rate = 0.368, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[47]: Access = 21988, Miss = 8096, Miss_rate = 0.368, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[48]: Access = 22255, Miss = 8244, Miss_rate = 0.370, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[49]: Access = 21629, Miss = 8016, Miss_rate = 0.371, Pending_hits = 5, Reservation_fails = 39
L2_cache_bank[50]: Access = 22674, Miss = 8220, Miss_rate = 0.363, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[51]: Access = 22482, Miss = 8000, Miss_rate = 0.356, Pending_hits = 4, Reservation_fails = 46
L2_cache_bank[52]: Access = 22679, Miss = 8216, Miss_rate = 0.362, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[53]: Access = 22501, Miss = 8016, Miss_rate = 0.356, Pending_hits = 2, Reservation_fails = 35
L2_cache_bank[54]: Access = 22529, Miss = 8144, Miss_rate = 0.361, Pending_hits = 238, Reservation_fails = 95
L2_cache_bank[55]: Access = 22649, Miss = 8008, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[56]: Access = 22657, Miss = 8165, Miss_rate = 0.360, Pending_hits = 306, Reservation_fails = 36
L2_cache_bank[57]: Access = 22414, Miss = 8008, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 22307, Miss = 8178, Miss_rate = 0.367, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[59]: Access = 22617, Miss = 8040, Miss_rate = 0.355, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[60]: Access = 22839, Miss = 8188, Miss_rate = 0.359, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[61]: Access = 22325, Miss = 8024, Miss_rate = 0.359, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 22190, Miss = 8188, Miss_rate = 0.369, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[63]: Access = 22272, Miss = 8004, Miss_rate = 0.359, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 1437782
L2_total_cache_misses = 520663
L2_total_cache_miss_rate = 0.3621
L2_total_cache_pending_hits = 7215
L2_total_cache_reservation_fails = 5479
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 628792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 277224
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 113727
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1005642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432140
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 5479
L2_cache_data_port_util = 0.073
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=3771357
icnt_total_pkts_simt_to_mem=3815540
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3815540
Req_Network_cycles = 210757
Req_Network_injected_packets_per_cycle =      18.1040 
Req_Network_conflicts_per_cycle =      37.4429
Req_Network_conflicts_per_cycle_util =      38.4567
Req_Bank_Level_Parallism =      18.5547
Req_Network_in_buffer_full_per_cycle =       6.1243
Req_Network_in_buffer_avg_util =     140.8857
Req_Network_out_buffer_full_per_cycle =       0.9459
Req_Network_out_buffer_avg_util =     180.4887

Reply_Network_injected_packets_num = 3771385
Reply_Network_cycles = 210757
Reply_Network_injected_packets_per_cycle =       17.8945
Reply_Network_conflicts_per_cycle =        3.7577
Reply_Network_conflicts_per_cycle_util =       3.8744
Reply_Bank_Level_Parallism =      18.4506
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4274
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2237
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 14 sec (1514 sec)
gpgpu_simulation_rate = 63314 (inst/sec)
gpgpu_simulation_rate = 139 (cycle/sec)
gpgpu_silicon_slowdown = 8143884x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
