addrmap test {

   field fff {};

   `define foo realdef

   reg realdef {
      default intr;
      regwidth = 32;
      default hw = rw;
      field {} a[2];
      field {reset = 4;} d[2];
      field {counter;} c[7:6];
      fff mee[2];
   } bbb[4] @64;

   `foo moreinst;
   `define foo2 dfdf

   `include "test/srdl/include.srdl"
   `foo moreinst1;
   included.include_reg->reset = 1;
   `foo moreinst2;

   reg {
      field {} f1;
   } reg2[4];


   reg2[3].f1->hw = rw;
   reg2[3].f1->we = true;

   regfile {
      external regfile {
         sharedextbus;
         reg {field {} a;} c1;
         reg {field {} a;} c2;
         reg {field {} a;} c3;
         reg {field {} a;} c4;
         reg {field {} a;} c5;
      } layer[2];
   } rf;

};

property userprop {
   component = reg;
   type = boolean;
};
