<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="convertidor_grey.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="convertidor.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="convertidor.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="convertidor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="convertidor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="convertidor.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="convertidor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="convertidor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="convertidor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="convertidor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="convertidor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="convertidor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="convertidor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="convertidor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="convertidor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="convertidor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="convertidor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="convertidor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="convertidor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="convertidor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="convertidor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="convertidor.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="convertidor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="convertidor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="convertidor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="convertidor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="convertidor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="convertidor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="convertidor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="convertidor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="convertidor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="convertidor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="convertidor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="convertidor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="convertidor_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="convertidor_sim_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="convertidor_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="convertidor_sim_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="convertidor_sim_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="convertidor_sim_isim_par.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="convertidor_sim_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="convertidor_sim_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="convertidor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="convertidor_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="convertidor_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="convertidor_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="convertidor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/convertidor_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/convertidor_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/convertidor_timesim.v"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/convertidor_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/convertidor_translate.v"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1536799167" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1536799167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536799167" xil_pn:in_ck="-8713191722073805229" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1536799167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="convertidor.vhd"/>
      <outfile xil_pn:name="convertidor_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1536799167" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8462265938123952599" xil_pn:start_ts="1536799167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536799167" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3771153604298676697" xil_pn:start_ts="1536799167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536799167" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4920773766142948648" xil_pn:start_ts="1536799167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1536799167" xil_pn:in_ck="-8713191722073805229" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1536799167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="convertidor.vhd"/>
      <outfile xil_pn:name="convertidor_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1536799174" xil_pn:in_ck="-8713191722073805229" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8970306352887125434" xil_pn:start_ts="1536799167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="convertidor_sim_beh.prj"/>
      <outfile xil_pn:name="convertidor_sim_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1537121948" xil_pn:in_ck="-4522509754447926810" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3763542622937904183" xil_pn:start_ts="1537121948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="convertidor_sim_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1537121870" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1537121870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537121870" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3063324758909236147" xil_pn:start_ts="1537121870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537121870" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4920773766142948648" xil_pn:start_ts="1537121870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537121870" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1537121870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537121870" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8538895228567368143" xil_pn:start_ts="1537121870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537121870" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1537121870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537121870" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1294465842462704974" xil_pn:start_ts="1537121870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537121878" xil_pn:in_ck="6706793565524964991" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6741295186146539739" xil_pn:start_ts="1537121870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="convertidor.lso"/>
      <outfile xil_pn:name="convertidor.ngc"/>
      <outfile xil_pn:name="convertidor.ngr"/>
      <outfile xil_pn:name="convertidor.prj"/>
      <outfile xil_pn:name="convertidor.stx"/>
      <outfile xil_pn:name="convertidor.syr"/>
      <outfile xil_pn:name="convertidor.xst"/>
      <outfile xil_pn:name="convertidor_sim_beh.prj"/>
      <outfile xil_pn:name="convertidor_sim_par.prj"/>
      <outfile xil_pn:name="convertidor_sim_stx_beh.prj"/>
      <outfile xil_pn:name="convertidor_vhdl.prj"/>
      <outfile xil_pn:name="convertidor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1537121881" xil_pn:in_ck="6706793565524963739" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7917245617793194844" xil_pn:start_ts="1537121881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537121886" xil_pn:in_ck="-7959118920208197296" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-223460754627598005" xil_pn:start_ts="1537121881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="convertidor.bld"/>
      <outfile xil_pn:name="convertidor.ngd"/>
      <outfile xil_pn:name="convertidor_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1537121891" xil_pn:in_ck="-2485115537120854223" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7728334167582700538" xil_pn:start_ts="1537121886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="convertidor.pcf"/>
      <outfile xil_pn:name="convertidor_map.map"/>
      <outfile xil_pn:name="convertidor_map.mrp"/>
      <outfile xil_pn:name="convertidor_map.ncd"/>
      <outfile xil_pn:name="convertidor_map.ngm"/>
      <outfile xil_pn:name="convertidor_map.xrpt"/>
      <outfile xil_pn:name="convertidor_summary.xml"/>
      <outfile xil_pn:name="convertidor_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1537121907" xil_pn:in_ck="5277333780015072298" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="6268780068511726196" xil_pn:start_ts="1537121891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="convertidor.ncd"/>
      <outfile xil_pn:name="convertidor.pad"/>
      <outfile xil_pn:name="convertidor.par"/>
      <outfile xil_pn:name="convertidor.ptwx"/>
      <outfile xil_pn:name="convertidor.unroutes"/>
      <outfile xil_pn:name="convertidor.xpi"/>
      <outfile xil_pn:name="convertidor_pad.csv"/>
      <outfile xil_pn:name="convertidor_pad.txt"/>
      <outfile xil_pn:name="convertidor_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1537122039" xil_pn:in_ck="6706793565524956114" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1537122027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="convertidor.bgn"/>
      <outfile xil_pn:name="convertidor.bit"/>
      <outfile xil_pn:name="convertidor.drc"/>
      <outfile xil_pn:name="convertidor.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1537122051" xil_pn:in_ck="6706793565524956114" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-7972908401640108562" xil_pn:start_ts="1537122047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/convertidor_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/convertidor_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/convertidor_timesim.v"/>
    </transform>
    <transform xil_pn:end_ts="1537122051" xil_pn:in_ck="1586016704021763315" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1537122051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="convertidor_tb.vhd"/>
      <outfile xil_pn:name="netgen/par/convertidor_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/convertidor_timesim.v"/>
    </transform>
    <transform xil_pn:end_ts="1537122056" xil_pn:in_ck="1750872297125788480" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="4438078787458943590" xil_pn:start_ts="1537122051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="convertidor_sim_isim_par.exe"/>
      <outfile xil_pn:name="convertidor_sim_par.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1537122057" xil_pn:in_ck="-4522509736512057606" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="2098394052060212796" xil_pn:start_ts="1537122056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="convertidor_sim_isim_par.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1537121907" xil_pn:in_ck="-5630543229977626835" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1537121903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="convertidor.twr"/>
      <outfile xil_pn:name="convertidor.twx"/>
    </transform>
    <transform xil_pn:end_ts="1536800404" xil_pn:in_ck="6706793565524963739" xil_pn:name="TRAN_preRouteTrce" xil_pn:prop_ck="722859607460791355" xil_pn:start_ts="1536800404">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1536800567" xil_pn:in_ck="6706793565524956246" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="577998995343954397" xil_pn:start_ts="1536800563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/convertidor_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/convertidor_translate.v"/>
    </transform>
  </transforms>

</generated_project>
