<profile>

<section name = "Vitis HLS Report for 'SCIG_5u_20u_12u_50u_8u_0u_s'" level="0">
<item name = "Date">Sun Nov  3 13:42:32 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">LeNet_wrapper</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 12.592 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_fu_70">SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79">SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 45, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 2, 961, 5969, 0</column>
<column name="Memory">-, -, 16, 32, -</column>
<column name="Multiplexer">-, -, -, 155, -</column>
<column name="Register">-, -, 275, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, ~0, 1, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79">SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1, 8, 0, 761, 2655, 0</column>
<column name="grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_fu_70">SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6, 0, 0, 35, 138, 0</column>
<column name="mul_32s_12ns_32_2_1_U187">mul_32s_12ns_32_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32s_32s_32_1_1_U188">mul_32s_32s_32_1_1, 0, 0, 0, 1042, 0</column>
<column name="mul_32s_32s_32_1_1_U189">mul_32s_32s_32_1_1, 0, 0, 0, 1042, 0</column>
<column name="mul_32s_32s_32_1_1_U190">mul_32s_32s_32_1_1, 0, 0, 0, 1042, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inElem_U">SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W, 0, 16, 32, 0, 256, 8, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state12_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln100_fu_95_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="connect_3_blk_n">9, 2, 1, 2</column>
<column name="connect_3_read">20, 4, 1, 4</column>
<column name="connect_4_blk_n">9, 2, 1, 2</column>
<column name="connect_4_din">14, 3, 32, 96</column>
<column name="connect_4_write">20, 4, 1, 4</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="KER_bound_reg_148">32, 0, 32, 0</column>
<column name="KER_size_0_reg_138">32, 0, 32, 0</column>
<column name="KER_size_1_reg_143">32, 0, 32, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_fu_70_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln100_reg_113">1, 0, 1, 0</column>
<column name="mul36_reg_153">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="valIn_23_reg_117">32, 0, 32, 0</column>
<column name="valIn_24_reg_122">32, 0, 32, 0</column>
<column name="valIn_25_reg_128">32, 0, 32, 0</column>
<column name="valIn_26_reg_133">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, SCIG&lt;5u, 20u, 12u, 50u, 8u, 0u&gt;, return value</column>
<column name="connect_3_dout">in, 32, ap_fifo, connect_3, pointer</column>
<column name="connect_3_num_data_valid">in, 7, ap_fifo, connect_3, pointer</column>
<column name="connect_3_fifo_cap">in, 7, ap_fifo, connect_3, pointer</column>
<column name="connect_3_empty_n">in, 1, ap_fifo, connect_3, pointer</column>
<column name="connect_3_read">out, 1, ap_fifo, connect_3, pointer</column>
<column name="connect_4_din">out, 32, ap_fifo, connect_4, pointer</column>
<column name="connect_4_num_data_valid">in, 7, ap_fifo, connect_4, pointer</column>
<column name="connect_4_fifo_cap">in, 7, ap_fifo, connect_4, pointer</column>
<column name="connect_4_full_n">in, 1, ap_fifo, connect_4, pointer</column>
<column name="connect_4_write">out, 1, ap_fifo, connect_4, pointer</column>
</table>
</item>
</section>
</profile>
