
---------- Begin Simulation Statistics ----------
final_tick                               2189982668000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58416                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702276                       # Number of bytes of host memory used
host_op_rate                                    58605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40315.97                       # Real time elapsed on the host
host_tick_rate                               54320482                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355098870                       # Number of instructions simulated
sim_ops                                    2362707791                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.189983                       # Number of seconds simulated
sim_ticks                                2189982668000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.653424                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293658640                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           346895172                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         18940170                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        469616824                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          46660140                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       47056807                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          396667                       # Number of indirect misses.
system.cpu0.branchPred.lookups              602502280                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3964325                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801864                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13457437                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555083708                       # Number of branches committed
system.cpu0.commit.bw_lim_events             75178612                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419522                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      198377750                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225016753                       # Number of instructions committed
system.cpu0.commit.committedOps            2228823916                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3928899724                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.567290                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.390077                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2892071878     73.61%     73.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    619437970     15.77%     89.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    140829276      3.58%     92.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    135039400      3.44%     96.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40504632      1.03%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7367756      0.19%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6968410      0.18%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11501790      0.29%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     75178612      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3928899724                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44169959                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151108339                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691580234                       # Number of loads committed
system.cpu0.commit.membars                    7608896                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608905      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238937522     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695382086     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264777074     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228823916                       # Class of committed instruction
system.cpu0.commit.refs                     960159195                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225016753                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228823916                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.964412                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.964412                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            753369618                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5501732                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291512291                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2457229013                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1464446099                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1716203661                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13485882                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             17748427                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             14239648                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  602502280                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                435146031                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2481477672                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9120300                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          202                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2486406428                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          142                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               37937272                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137846                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1461298212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         340318780                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.568861                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3961744908                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.628566                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870021                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2164262963     54.63%     54.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1345140272     33.95%     88.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               277443022      7.00%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               135611406      3.42%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21338402      0.54%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13513132      0.34%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  619430      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809747      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6534      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3961744908                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       60                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      409104441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13681272                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               579929478                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.552581                       # Inst execution rate
system.cpu0.iew.exec_refs                  1074791816                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 296219347                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              595189356                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            773696307                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811789                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6396310                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           298652617                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2427156861                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            778572469                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7071464                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2415246951                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3045311                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15713903                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13485882                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23482800                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       305014                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        45985640                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        68657                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        28514                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15343961                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82116073                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     30073656                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         28514                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1972772                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11708500                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1020259418                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2392404225                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.854051                       # average fanout of values written-back
system.cpu0.iew.wb_producers                871353400                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.547355                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2392726934                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2944428558                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1533467454                       # number of integer regfile writes
system.cpu0.ipc                              0.509058                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509058                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611825      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1315763334     54.32%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18334170      0.76%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802510      0.16%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           783874179     32.36%     87.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          292932330     12.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2422318416                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               139                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5106068                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002108                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 954333     18.69%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3527181     69.08%     87.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               624551     12.23%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2419812588                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8811861016                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2392404158                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2625516537                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2415735752                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2422318416                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421109                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      198332941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           373348                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1587                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     35820283                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3961744908                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.611427                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.817123                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2205902025     55.68%     55.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1222521810     30.86%     86.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          434301278     10.96%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           77780041      1.96%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12168998      0.31%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6427005      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1784528      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             538042      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             321181      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3961744908                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.554199                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         34179823                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6158457                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           773696307                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          298652617                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2915                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4370849349                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9117414                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              646081631                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421479635                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25923544                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1479033087                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              40128033                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                69751                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2983062049                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2442820126                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1572195689                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1713117285                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              41760944                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13485882                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            109425962                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               150716049                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               60                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2983061989                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        601061                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8887                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56310498                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8885                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6280885520                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4887314109                       # The number of ROB writes
system.cpu0.timesIdled                       45145103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2869                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.627323                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18246954                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19488920                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1778414                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33072789                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            917511                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         929800                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12289                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36264499                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46605                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801578                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1373829                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29520181                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3627996                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405425                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15786590                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130082117                       # Number of instructions committed
system.cpu1.commit.committedOps             133883875                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    702401047                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.190609                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.879046                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    649084024     92.41%     92.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26015259      3.70%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7996800      1.14%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8605843      1.23%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2438509      0.35%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       776599      0.11%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3595631      0.51%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       260386      0.04%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3627996      0.52%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    702401047                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457501                       # Number of function calls committed.
system.cpu1.commit.int_insts                125287837                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36892448                       # Number of loads committed
system.cpu1.commit.membars                    7603280                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603280      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77461722     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40694026     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8124703      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133883875                       # Class of committed instruction
system.cpu1.commit.refs                      48818741                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130082117                       # Number of Instructions Simulated
system.cpu1.committedOps                    133883875                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.431797                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.431797                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            626402765                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               420164                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17445508                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             155781209                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19024232                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49706273                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1375814                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1077515                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8794236                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36264499                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19364853                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    682580402                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               210218                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     157341789                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3560798                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051324                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20942518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19164465                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.222681                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         705303320                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.228475                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.675122                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               608205358     86.23%     86.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                56706692      8.04%     94.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24433296      3.46%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10580909      1.50%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3911657      0.55%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  611640      0.09%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  853471      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     139      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     158      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           705303320                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1276384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1513407                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31703772                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.205172                       # Inst execution rate
system.cpu1.iew.exec_refs                    52294463                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12313407                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              527035949                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40342040                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802251                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1259855                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12629551                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149656685                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39981056                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1410508                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144970251                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3155916                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5102713                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1375814                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12702766                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       102349                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1166512                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33765                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2491                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4827                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3449592                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       703258                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2491                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       522312                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        991095                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 86130037                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143712662                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.841697                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 72495411                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203392                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143760502                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180189146                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96718153                       # number of integer regfile writes
system.cpu1.ipc                              0.184101                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.184101                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603392      5.19%      5.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86049738     58.78%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44168408     30.17%     94.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8559074      5.85%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146380759                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4419871                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030194                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 895335     20.26%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3102732     70.20%     90.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               421801      9.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143197223                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1002848703                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143712650                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        165431479                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138251010                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146380759                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405675                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15772809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           364021                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           250                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6754677                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    705303320                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.207543                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.686155                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          618863109     87.74%     87.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           53662706      7.61%     95.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18569041      2.63%     97.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6118362      0.87%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5471657      0.78%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1043920      0.15%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1093869      0.16%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             289805      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             190851      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      705303320                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207168                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23889422                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2219884                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40342040                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12629551                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    112                       # number of misc regfile reads
system.cpu1.numCycles                       706579704                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3673377353                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              566938913                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89335243                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25122102                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22319323                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5314784                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                88922                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            191846718                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             153672545                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          103264905                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52579584                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30458475                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1375814                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             62063573                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13929662                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       191846706                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26113                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               621                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52462032                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           620                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   848443256                       # The number of ROB reads
system.cpu1.rob.rob_writes                  302252078                       # The number of ROB writes
system.cpu1.timesIdled                          30258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         12569038                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2969596                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            17039232                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              57481                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3655849                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17387347                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      34693533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       304097                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        92692                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134066001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9799433                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268120961                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9892125                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12215366                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5632161                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11673921                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              404                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            286                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5170139                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5170130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12215366                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1254                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     52079029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               52079029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1473130176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1473130176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              571                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17387449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17387449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17387449                       # Request fanout histogram
system.membus.respLayer1.occupancy        90649226924                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         60995296561                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1139677250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   976664222.031170                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2231244500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2185423959000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4558709000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    375916018                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       375916018                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    375916018                       # number of overall hits
system.cpu0.icache.overall_hits::total      375916018                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     59230013                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      59230013                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     59230013                       # number of overall misses
system.cpu0.icache.overall_misses::total     59230013                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 826906988995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 826906988995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 826906988995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 826906988995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    435146031                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    435146031                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    435146031                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    435146031                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136115                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136115                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136115                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136115                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13960.945593                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13960.945593                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13960.945593                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13960.945593                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3495                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.370968                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55443863                       # number of writebacks
system.cpu0.icache.writebacks::total         55443863                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3786113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3786113                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3786113                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3786113                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55443900                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55443900                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55443900                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55443900                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 736103020498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 736103020498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 736103020498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 736103020498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127414                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127414                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127414                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127414                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13276.537554                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13276.537554                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13276.537554                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13276.537554                       # average overall mshr miss latency
system.cpu0.icache.replacements              55443863                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    375916018                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      375916018                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     59230013                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     59230013                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 826906988995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 826906988995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    435146031                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    435146031                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136115                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136115                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13960.945593                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13960.945593                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3786113                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3786113                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55443900                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55443900                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 736103020498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 736103020498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127414                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127414                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13276.537554                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13276.537554                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.996985                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          431359641                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55443866                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.780115                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.996985                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        925735960                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       925735960                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    874137678                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       874137678                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    874137678                       # number of overall hits
system.cpu0.dcache.overall_hits::total      874137678                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    106680178                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     106680178                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    106680178                       # number of overall misses
system.cpu0.dcache.overall_misses::total    106680178                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2993547621599                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2993547621599                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2993547621599                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2993547621599                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    980817856                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    980817856                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    980817856                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    980817856                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.108767                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108767                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.108767                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108767                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28060.954506                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28060.954506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28060.954506                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28060.954506                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23350709                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2147821                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           346205                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          21397                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.447637                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.379539                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     74866746                       # number of writebacks
system.cpu0.dcache.writebacks::total         74866746                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     33272684                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     33272684                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     33272684                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     33272684                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73407494                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73407494                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73407494                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73407494                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1368965111392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1368965111392                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1368965111392                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1368965111392                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074843                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074843                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074843                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074843                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18648.846825                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18648.846825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18648.846825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18648.846825                       # average overall mshr miss latency
system.cpu0.dcache.replacements              74866746                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    632137161                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      632137161                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     83909482                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     83909482                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1888541360500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1888541360500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    716046643                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    716046643                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117184                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117184                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22506.888560                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22506.888560                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20236997                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20236997                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63672485                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63672485                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1020658062000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1020658062000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088922                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088922                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16029.813537                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16029.813537                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    242000517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     242000517                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22770696                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22770696                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1105006261099                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1105006261099                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264771213                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264771213                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.086001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48527.557572                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48527.557572                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13035687                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13035687                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9735009                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9735009                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 348307049392                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 348307049392                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036768                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036768                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35778.811236                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35778.811236                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3149                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3149                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2788                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2788                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    207645000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    207645000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.469597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.469597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 74478.120516                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 74478.120516                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2776                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       855500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       855500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002021                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002021                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 71291.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71291.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5742                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5742                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       595000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       595000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024133                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024133                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4190.140845                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4190.140845                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       454000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       454000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.023963                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023963                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3219.858156                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3219.858156                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336117                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336117                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465747                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465747                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130008396998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130008396998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385534                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385534                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88697.706356                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88697.706356                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465747                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465747                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128542649998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128542649998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385534                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385534                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87697.706356                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87697.706356                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995982                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          951355387                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         74872917                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.706269                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995982                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999874                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2044136031                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2044136031                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54827652                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            69932904                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               27858                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              582335                       # number of demand (read+write) hits
system.l2.demand_hits::total                125370749                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54827652                       # number of overall hits
system.l2.overall_hits::.cpu0.data           69932904                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              27858                       # number of overall hits
system.l2.overall_hits::.cpu1.data             582335                       # number of overall hits
system.l2.overall_hits::total               125370749                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            616243                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4931861                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8303                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3121739                       # number of demand (read+write) misses
system.l2.demand_misses::total                8678146                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           616243                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4931861                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8303                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3121739                       # number of overall misses
system.l2.overall_misses::total               8678146                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  52104087990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 514502223997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    832024993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 338357915803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     905796252783                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  52104087990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 514502223997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    832024993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 338357915803                       # number of overall miss cycles
system.l2.overall_miss_latency::total    905796252783                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55443895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        74864765                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36161                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3704074                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134048895                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55443895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       74864765                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36161                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3704074                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134048895                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.011115                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065877                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.229612                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.842785                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064739                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.011115                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065877                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.229612                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.842785                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064739                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84551.204622                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104322.125866                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100207.755390                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108387.637725                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104376.701289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84551.204622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104322.125866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100207.755390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108387.637725                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104376.701289                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             498112                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     14966                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.282908                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8485964                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5632161                       # number of writebacks
system.l2.writebacks::total                   5632161                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         132014                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8954                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              141064                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        132014                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8954                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             141064                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       616180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4799847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3112785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8537082                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       616180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4799847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3112785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9020506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17557588                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  45939966990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 456622310308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    747421993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 306551026354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 809860725645                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  45939966990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 456622310308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    747421993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 306551026354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 849258370002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1659119095647                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.011114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.064114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.228699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.840368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063686                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.011114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.064114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.228699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.840368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.130979                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74556.082622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95132.680335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90377.508222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98481.272029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94863.880380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74556.082622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95132.680335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90377.508222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98481.272029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94147.531192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94495.843942                       # average overall mshr miss latency
system.l2.replacements                       26856665                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18065572                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18065572                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18065572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18065572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115687495                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115687495                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    115687497                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115687497                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9020506                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9020506                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 849258370002                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 849258370002                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94147.531192                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94147.531192                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            93                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 98                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       303000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       303000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              117                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.837838                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.837607                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3258.064516                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3091.836735                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            98                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1878500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       100500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1979000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.837838                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.837607                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20198.924731                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20193.877551                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       100500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       100500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3465.517241                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         3350                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       665500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       686000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.965517                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.966667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23767.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 23655.172414                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8141194                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           315660                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8456854                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3051565                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2186485                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5238050                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 310774394822                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 232655700108                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  543430094930                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11192759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2502145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13694904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.272637                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.873844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.382482                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101840.988090                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106406.263984                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103746.641389                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        63620                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5350                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            68970                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2987945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2181135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5169080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 275609790435                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 210389926129                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 485999716564                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.266953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.871706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.377446                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92240.583557                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96458.919842                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94020.544577                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54827652                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         27858                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54855510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       616243                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8303                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           624546                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  52104087990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    832024993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  52936112983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55443895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55480056                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.011115                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.229612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84551.204622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100207.755390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84759.349965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            96                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       616180                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8270                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       624450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  45939966990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    747421993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  46687388983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.011114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.228699                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74556.082622                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90377.508222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74765.616115                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     61791710                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       266675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          62058385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1880296                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       935254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2815550                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 203727829175                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 105702215695                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 309430044870                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63672006                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1201929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      64873935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029531                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.778127                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108348.807409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113019.795366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109900.390641                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        68394                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3604                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        71998                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1811902                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       931650                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2743552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 181012519873                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  96161100225                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 277173620098                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.775129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042291                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99901.937231                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103215.907503                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101027.288748                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          244                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               250                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1715                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           52                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1767                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     45296489                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       153498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     45449987                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1959                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           58                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2017                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.875447                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.896552                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.876054                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26411.946939                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2951.884615                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 25721.554612                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          510                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          514                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1205                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           48                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1253                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     23708486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       974494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     24682980                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.615110                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.827586                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.621220                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19675.092116                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20301.958333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19699.106145                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999946                       # Cycle average of tags in use
system.l2.tags.total_refs                   276509141                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26857428                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.295444                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.126340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.433958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.658489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.091108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.679179                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.470724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.053656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.229039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.213737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.187500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2169290548                       # Number of tag accesses
system.l2.tags.data_accesses               2169290548                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      39435520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     307279360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        529280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     199223040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    566204544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1112671744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     39435520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       529280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      39964800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    360458304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       360458304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         616180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4801240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3112860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8846946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17385496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5632161                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5632161                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18007229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        140311320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           241682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         90970145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    258542934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             508073310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18007229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       241682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18248912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164594136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164594136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164594136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18007229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       140311320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          241682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        90970145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    258542934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            672667446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5416455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    616180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4555877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3042986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8833473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018320414754                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       332081                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       332081                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31831321                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5096560                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17385496                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5632163                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17385496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5632163                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 328710                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                215708                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            769320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            777144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            953054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3988728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1067043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1220372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            884243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            885996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            930408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            834885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           828852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           782025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           803401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           782027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           762398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           786890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            287835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            337763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            338086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            383371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            407453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            384248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            396292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            390230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            364423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           338207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           314009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           283828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293233                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 706890258392                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                85283930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1026704995892                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41443.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60193.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11777283                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2875301                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17385496                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5632163                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5213624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2807545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1247282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1024984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  933385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  810235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  696063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  626815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  549371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  482112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 497594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 775811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 432194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 313513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 262652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 201332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 126489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  50270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 137521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 286997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 333424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 332603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 332367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 333439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 334222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 335738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 345608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 335496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 335257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 330653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 325353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 325655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  13247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  13217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7820621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    183.908972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.131803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.029290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4903681     62.70%     62.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1549095     19.81%     82.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       325967      4.17%     86.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       184864      2.36%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       160895      2.06%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       109472      1.40%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        81300      1.04%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        88738      1.13%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       416609      5.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7820621                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       332081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.363252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.868718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    625.232320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       332076    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::344064-360447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        332081                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       332081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.310572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.289100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.881456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           288841     86.98%     86.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4857      1.46%     88.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24556      7.39%     95.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8876      2.67%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3258      0.98%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1027      0.31%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              424      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              154      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               66      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        332081                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1091634304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                21037440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               346651584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1112671744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            360458432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       498.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    508.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2189982598500                       # Total gap between requests
system.mem_ctrls.avgGap                      95143.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     39435520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    291576128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       529280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    194751104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    565342272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    346651584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18007229.269998952746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 133140838.172149419785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 241682.278007873276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 88928148.540032193065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 258149199.197223991156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 158289647.249390929937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       616180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4801240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3112860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8846946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5632163                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  20538447891                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 259794967884                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    400116739                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 178042410346                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 567929053032                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52741634833678                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33331.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54109.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48381.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57195.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64194.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9364365.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25347642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13472576370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46487726040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13540904460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     172874875680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     443528148060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     467455956960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1182707830170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.053512                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1209417300068                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  73128120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 907437247932                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          30491677020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          16206680325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         75297726000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14732865360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     172874875680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     786231566820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     178863604320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1274698995525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.058942                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 455149680437                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  73128120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1661704867563                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                183                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           92                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    19959820364.130436                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   98582248867.762604                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           87     94.57%     94.57% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.09%     95.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.09%     96.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.09%     97.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.09%     98.91% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.09%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 789448669000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             92                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   353679194500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1836303473500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19322715                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19322715                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19322715                       # number of overall hits
system.cpu1.icache.overall_hits::total       19322715                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        42138                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         42138                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        42138                       # number of overall misses
system.cpu1.icache.overall_misses::total        42138                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1355990000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1355990000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1355990000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1355990000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19364853                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19364853                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19364853                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19364853                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002176                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002176                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002176                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002176                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32179.742750                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32179.742750                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32179.742750                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32179.742750                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          369                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36129                       # number of writebacks
system.cpu1.icache.writebacks::total            36129                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5977                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5977                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5977                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5977                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36161                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36161                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36161                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36161                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1198910500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1198910500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1198910500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1198910500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001867                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001867                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001867                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001867                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33154.793839                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33154.793839                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33154.793839                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33154.793839                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36129                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19322715                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19322715                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        42138                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        42138                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1355990000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1355990000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19364853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19364853                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002176                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002176                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32179.742750                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32179.742750                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5977                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5977                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36161                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36161                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1198910500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1198910500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001867                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001867                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33154.793839                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33154.793839                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.405185                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18308537                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36129                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           506.754602                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        389660500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.405185                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.950162                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.950162                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38765867                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38765867                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36558025                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36558025                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36558025                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36558025                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9967452                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9967452                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9967452                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9967452                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1047469040938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1047469040938                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1047469040938                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1047469040938                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46525477                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46525477                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46525477                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46525477                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214236                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214236                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214236                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214236                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 105088.947600                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105088.947600                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 105088.947600                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105088.947600                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9782755                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1303896                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            95078                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          15762                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   102.891889                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.724020                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3704339                       # number of writebacks
system.cpu1.dcache.writebacks::total          3704339                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7608229                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7608229                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7608229                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7608229                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2359223                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2359223                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2359223                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2359223                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 235276390105                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 235276390105                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 235276390105                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 235276390105                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050708                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050708                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050708                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050708                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99726.219228                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99726.219228                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99726.219228                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99726.219228                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3704339                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32493162                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32493162                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5908055                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5908055                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 506558739500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 506558739500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38401217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38401217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153851                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153851                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85740.356090                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85740.356090                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4705505                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4705505                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1202550                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1202550                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 111570066500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 111570066500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031315                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031315                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92777.902374                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92777.902374                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4064863                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4064863                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4059397                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4059397                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 540910301438                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 540910301438                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8124260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8124260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.499664                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.499664                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 133248.928705                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 133248.928705                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2902724                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2902724                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1156673                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1156673                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 123706323605                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 123706323605                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142373                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142373                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106950.126445                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106950.126445                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4387500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4387500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.314050                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.314050                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28865.131579                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28865.131579                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        42000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        42000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010331                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010331                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         8400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          306                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          306                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1499500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1499500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.321508                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.321508                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10341.379310                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10341.379310                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1354500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1354500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.321508                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.321508                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9341.379310                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9341.379310                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2450038                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2450038                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351540                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351540                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 118710123000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 118710123000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801578                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801578                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355521                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355521                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87833.229501                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87833.229501                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351540                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351540                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 117358583000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 117358583000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355521                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355521                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86833.229501                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86833.229501                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.878285                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42717926                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3710622                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.512336                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        389672000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.878285                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.964946                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.964946                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104366630                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104366630                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2189982668000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120355044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23697733                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    115985493                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21224504                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16491542                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             423                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           286                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13706597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13706597                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55480060                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     64874985                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2017                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2017                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166331656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    224606971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       108451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11119414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402166492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7096816448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9582816384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4626560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474138048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17158397440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43361517                       # Total snoops (count)
system.tol2bus.snoopTraffic                 361274176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        177415531                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.058064                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.236091                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              167207018     94.25%     94.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10115677      5.70%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  92816      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          177415531                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268114235601                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112312212431                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83234161098                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5566941713                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54282917                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               8949717542500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49081                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704124                       # Number of bytes of host memory used
host_op_rate                                    49131                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                172842.69                       # Real time elapsed on the host
host_tick_rate                               39109175                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8483301056                       # Number of instructions simulated
sim_ops                                    8491908879                       # Number of ops (including micro ops) simulated
sim_seconds                                  6.759735                       # Number of seconds simulated
sim_ticks                                6759734874500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.483965                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              528792868                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           548062951                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         36948914                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        605793239                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            622458                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         633596                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11138                       # Number of indirect misses.
system.cpu0.branchPred.lookups              607701158                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8605                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        500098                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         36933799                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 404221145                       # Number of branches committed
system.cpu0.commit.bw_lim_events            106092600                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1508143                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      578851893                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3063892328                       # Number of instructions committed
system.cpu0.commit.committedOps            3064392756                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  13389240369                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.228870                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.148179                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  12630893189     94.34%     94.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    278479671      2.08%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     67863333      0.51%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21847918      0.16%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23201231      0.17%     97.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     20416211      0.15%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    142107626      1.06%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     98338590      0.73%     99.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    106092600      0.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  13389240369                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1018711166                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1579804                       # Number of function calls committed.
system.cpu0.commit.int_insts               2538974410                       # Number of committed integer instructions.
system.cpu0.commit.loads                    834363065                       # Number of loads committed
system.cpu0.commit.membars                     997178                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       998189      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1575268890     51.41%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     398368597     13.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94506837      3.08%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31524719      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.03%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31525106      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      468086892     15.28%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1313086      0.04%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366776271     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64553873      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3064392756                       # Class of committed instruction
system.cpu0.commit.refs                     900730122                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3063892328                       # Number of Instructions Simulated
system.cpu0.committedOps                   3064392756                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.407119                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.407119                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          12204786926                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15175                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           447097271                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3967574934                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               224263577                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                778518625                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              39005993                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                23107                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            238367213                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  607701158                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114449367                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  13324472460                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               749435                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          175                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4627567260                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               78042216                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.045005                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121448577                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         529415326                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.342708                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       13484942334                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.343210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877157                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             10598561301     78.60%     78.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2183779610     16.19%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97699056      0.72%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               448334770      3.32%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29225393      0.22%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1456022      0.01%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101417367      0.75%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24455197      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13618      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         13484942334                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1095283965                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               974322343                       # number of floating regfile writes
system.cpu0.idleCycles                       17994377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38647641                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               445624476                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.374219                       # Inst execution rate
system.cpu0.iew.exec_refs                  2740333951                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67295058                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             5637766049                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            991530267                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            582912                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         33840318                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76310122                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3633518753                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2673038893                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33773421                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5053051725                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              50437124                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           3566151180                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              39005993                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           3664098760                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    194296534                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          993478                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          162                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2361188                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    157167202                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9943065                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2361188                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9945522                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28702119                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2839063007                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3244482487                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.812997                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2308149497                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.240280                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3249707985                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5308774244                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1763186421                       # number of integer regfile writes
system.cpu0.ipc                              0.226906                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.226906                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1001174      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1731580744     34.04%     34.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13279      0.00%     34.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2001      0.00%     34.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          402682239      7.92%     41.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                997      0.00%     41.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103198485      2.03%     44.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32400573      0.64%     44.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.62%     45.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32310713      0.64%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     45.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1621848060     31.88%     77.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1327264      0.03%     77.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1063460656     20.91%     98.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65544191      1.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5086825145                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1999072397                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3732120789                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1039345843                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1407387110                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  614658925                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.120834                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               26841440      4.37%      4.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3234      0.00%      4.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                82188      0.01%      4.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               67061      0.01%      4.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            149509982     24.32%     28.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               68324      0.01%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     28.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             319787927     52.03%     80.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9784      0.00%     80.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        118288981     19.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3701410499                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       20559698264                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2205136644                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2797617668                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3631796245                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5086825145                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1722508                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      569126000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18567503                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        214365                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    536576977                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  13484942334                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.377223                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.138324                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        11594285892     85.98%     85.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          693363419      5.14%     91.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          335544138      2.49%     93.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          217800741      1.62%     95.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          353261771      2.62%     97.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          179767587      1.33%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           52718151      0.39%     99.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           24827778      0.18%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           33372857      0.25%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    13484942334                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.376720                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39439650                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25225120                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           991530267                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76310122                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1098647926                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             587381022                       # number of misc regfile writes
system.cpu0.numCycles                     13502936711                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    16533129                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             9822799651                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2594352214                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             574736888                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               340494488                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2075065026                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             18080322                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5381794543                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3782715587                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3214719959                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                843495966                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8015835                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              39005993                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2438676492                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               620367750                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1376716950                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4005077593                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        469744                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12117                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1504937120                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12136                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 16926281450                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7382285018                       # The number of ROB writes
system.cpu0.timesIdled                         165238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2985                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.663403                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              528561868                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           564320591                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36759510                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        604960741                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            590375                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         593888                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3513                       # Number of indirect misses.
system.cpu1.branchPred.lookups              606772731                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3357                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        495829                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36751024                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 404259574                       # Number of branches committed
system.cpu1.commit.bw_lim_events            105044328                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1498191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      575238347                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3064309858                       # Number of instructions committed
system.cpu1.commit.committedOps            3064808332                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  13403539833                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.228657                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.147650                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  12645469414     94.34%     94.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    278207303      2.08%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     67704437      0.51%     96.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21675339      0.16%     97.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     23309788      0.17%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     20339498      0.15%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    141653210      1.06%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7    100136516      0.75%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    105044328      0.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  13403539833                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1018684137                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1511976                       # Number of function calls committed.
system.cpu1.commit.int_insts               2539630153                       # Number of committed integer instructions.
system.cpu1.commit.loads                    834716282                       # Number of loads committed
system.cpu1.commit.membars                     992668                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       992668      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1576114717     51.43%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398568699     13.00%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94224162      3.07%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31384401      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31384401      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      467956518     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1058644      0.03%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367255593     11.98%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64412481      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3064808332                       # Class of committed instruction
system.cpu1.commit.refs                     900683236                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3064309858                       # Number of Instructions Simulated
system.cpu1.committedOps                   3064808332                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.406265                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.406265                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          12232709354                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8486                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           447119870                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3963009770                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               220312136                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                767727319                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38803533                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                18946                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            239110001                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  606772731                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                113532472                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  13342097940                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               721288                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                    4620468469                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               77624038                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044939                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         117752371                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         529152243                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.342202                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       13498662343                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.342335                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.875405                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             10614425355     78.63%     78.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2182667748     16.17%     94.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97625822      0.72%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               448392771      3.32%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                29069476      0.22%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1444700      0.01%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               100794845      0.75%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                24238660      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2966      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         13498662343                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1094681285                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               974222736                       # number of floating regfile writes
system.cpu1.idleCycles                        3498036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38453476                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               445354807                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.373837                       # Inst execution rate
system.cpu1.iew.exec_refs                  2735625918                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66877178                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             5670434606                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            990920125                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            576122                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33637762                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75805650                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3630330415                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2668748740                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33562353                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5047612912                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              50706168                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           3551477760                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38803533                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           3650275786                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    193539688                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          980139                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2341063                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    156203843                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9838696                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2341063                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9872506                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28580970                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2841374492                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3243313826                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.813319                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2310943100                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.240207                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3248497244                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5303782455                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1762726485                       # number of integer regfile writes
system.cpu1.ipc                              0.226950                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.226950                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           994988      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1731255980     34.07%     34.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 979      0.00%     34.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          402833018      7.93%     42.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102828138      2.02%     44.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32248003      0.63%     44.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32161323      0.63%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1618968253     31.86%     77.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1063084      0.02%     77.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1061974007     20.90%     98.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65392420      1.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5081175265                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1992044933                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3722918794                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1039096230                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1404775559                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  609390243                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.119931                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               27001534      4.43%      4.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3161      0.00%      4.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                69875      0.01%      4.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               68232      0.01%      4.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            144720467     23.75%     28.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               68666      0.01%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             319234811     52.39%     80.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  274      0.00%     80.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        118223213     19.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              10      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3697525587                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       20565987956                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2204217596                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2793416825                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3628622072                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5081175265                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1708343                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      565522083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18503634                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        210152                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    533737570                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  13498662343                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.376421                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.138543                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        11613191332     86.03%     86.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          690260765      5.11%     91.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          335867384      2.49%     93.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          214747524      1.59%     95.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          352378953      2.61%     97.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          180512065      1.34%     99.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           52954550      0.39%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           24864437      0.18%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           33885333      0.25%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    13498662343                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.376323                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         39230227                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        25086144                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           990920125                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75805650                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1098138578                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             587016063                       # number of misc regfile writes
system.cpu1.numCycles                     13502160379                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17177667                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             9846462610                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2595094594                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             580236829                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               335878381                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2077236307                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             17957247                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5376368225                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3778822289                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3211814590                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                833770807                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6257816                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38803533                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2443279513                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               616719996                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1374282819                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      4002085406                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        467499                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             10757                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1512430819                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         10755                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 16938442227                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7375309264                       # The number of ROB writes
system.cpu1.timesIdled                          34782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        227553305                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             63842275                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           340516829                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             192505                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              75415715                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    576391324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1143439788                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     25343040                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      8561492                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    496571728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    412778655                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    992763937                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      421340147                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          569834461                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12018566                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2765                       # Transaction distribution
system.membus.trans_dist::CleanEvict        555039008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           545558                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5314                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5994115                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5983885                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     569834462                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1719258134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1719258134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  37621739328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             37621739328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           421931                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         576379449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               576379449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           576379449                       # Request fanout histogram
system.membus.respLayer1.occupancy       3012094177365                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1358594715338                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1616                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          808                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10231396.658416                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12128981.599797                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          808    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     30451500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            808                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   6751467906000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   8266968500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114285024                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114285024                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114285024                       # number of overall hits
system.cpu0.icache.overall_hits::total      114285024                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       164343                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        164343                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       164343                       # number of overall misses
system.cpu0.icache.overall_misses::total       164343                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  13003542498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  13003542498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  13003542498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  13003542498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114449367                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114449367                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114449367                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114449367                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001436                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001436                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001436                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001436                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 79124.407477                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 79124.407477                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 79124.407477                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 79124.407477                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6362                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    97.876923                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       150373                       # number of writebacks
system.cpu0.icache.writebacks::total           150373                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13970                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13970                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13970                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13970                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       150373                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       150373                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       150373                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       150373                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11983567498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11983567498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11983567498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11983567498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001314                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001314                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001314                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001314                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 79692.281846                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 79692.281846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 79692.281846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 79692.281846                       # average overall mshr miss latency
system.cpu0.icache.replacements                150373                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114285024                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114285024                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       164343                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       164343                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  13003542498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  13003542498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114449367                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114449367                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001436                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001436                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 79124.407477                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 79124.407477                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13970                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13970                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       150373                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       150373                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11983567498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11983567498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001314                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001314                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 79692.281846                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 79692.281846                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114435672                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           150405                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           760.850185                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229049107                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229049107                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    443140150                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       443140150                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    443140150                       # number of overall hits
system.cpu0.dcache.overall_hits::total      443140150                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    519621796                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     519621796                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    519621796                       # number of overall misses
system.cpu0.dcache.overall_misses::total    519621796                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 42050073843118                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 42050073843118                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 42050073843118                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 42050073843118                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    962761946                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    962761946                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    962761946                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    962761946                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.539720                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.539720                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.539720                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.539720                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80924.384171                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80924.384171                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80924.384171                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80924.384171                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   9538068841                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2888980                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        197296896                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          47628                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.343735                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.657176                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    247785969                       # number of writebacks
system.cpu0.dcache.writebacks::total        247785969                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    271603270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    271603270                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    271603270                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    271603270                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    248018526                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    248018526                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    248018526                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    248018526                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 23307867835381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 23307867835381                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 23307867835381                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 23307867835381                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257611                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257611                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257611                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257611                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93976.317863                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93976.317863                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93976.317863                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93976.317863                       # average overall mshr miss latency
system.cpu0.dcache.replacements             247785663                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    403682173                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      403682173                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    493219685                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    493219685                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 39831287175500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 39831287175500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    896901858                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    896901858                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.549915                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.549915                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80757.699635                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80757.699635                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    249394245                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    249394245                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    243825440                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    243825440                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 22995387349500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 22995387349500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271853                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271853                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 94310.861695                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94310.861695                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     39457977                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      39457977                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     26402111                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     26402111                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2218786667618                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2218786667618                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65860088                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65860088                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.400882                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.400882                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84038.229656                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84038.229656                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     22209025                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     22209025                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4193086                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4193086                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 312480485881                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 312480485881                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063667                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063667                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 74522.794400                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74522.794400                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5459                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5459                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1808                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1808                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     64098500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     64098500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.248796                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.248796                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35452.710177                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35452.710177                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1722                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1722                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           86                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           86                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1237000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1237000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011834                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011834                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14383.720930                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14383.720930                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4529                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4529                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2312                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2312                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10041500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10041500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6841                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6841                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.337962                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.337962                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4343.209343                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4343.209343                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2312                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2312                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7731500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7731500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.337962                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.337962                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3344.074394                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3344.074394                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        49000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        49000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        47000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        47000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5321                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5321                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       494777                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       494777                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17933883500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17933883500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       500098                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       500098                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989360                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989360                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36246.396862                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36246.396862                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       494777                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       494777                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17439106500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17439106500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989360                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989360                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35246.396862                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35246.396862                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.980197                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          691818460                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248265095                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.786612                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.980197                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999381                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999381                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2174817367                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2174817367                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            35537376                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4909                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            35470285                       # number of demand (read+write) hits
system.l2.demand_hits::total                 71022542                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9972                       # number of overall hits
system.l2.overall_hits::.cpu0.data           35537376                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4909                       # number of overall hits
system.l2.overall_hits::.cpu1.data           35470285                       # number of overall hits
system.l2.overall_hits::total                71022542                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            140402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         212238118                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             30446                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         211610820                       # number of demand (read+write) misses
system.l2.demand_misses::total              424019786                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           140402                       # number of overall misses
system.l2.overall_misses::.cpu0.data        212238118                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            30446                       # number of overall misses
system.l2.overall_misses::.cpu1.data        211610820                       # number of overall misses
system.l2.overall_misses::total             424019786                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11626882983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 22408241141702                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2568539476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 22383692047897                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     44806128612058                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11626882983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 22408241141702                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2568539476                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 22383692047897                       # number of overall miss cycles
system.l2.overall_miss_latency::total    44806128612058                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          150374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       247775494                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       247081105                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            495042328                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         150374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      247775494                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      247081105                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           495042328                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.933685                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.856574                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.861151                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.856443                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.856532                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.933685                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.856574                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.861151                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.856443                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.856532                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82811.377210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105580.662667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84363.774420                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105777.634848                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105669.900536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82811.377210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105580.662667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84363.774420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105777.634848                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105669.900536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           59056838                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   2441659                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.187177                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 151210120                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12018553                       # number of writebacks
system.l2.writebacks::total                  12018553                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2757965                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            256                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        2655475                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             5414021                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2757965                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           256                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       2655475                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            5414021                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       140077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    209480153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        30190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    208955345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         418605765                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       140077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    209480153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        30190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    208955345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    165502524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        584108289                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10207113984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 20156753014765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2256724978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 20142688717484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 40311905571211                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10207113984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 20156753014765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2256724978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 20142688717484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 15397094833412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 55709000404623                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.931524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.845443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.853910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.845695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.845596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.931524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.845443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.853910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.845695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.179916                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72867.879695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96222.733878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74750.744551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96397.097272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96300.407070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72867.879695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96222.733878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74750.744551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96397.097272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93032.386826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95374.439045                       # average overall mshr miss latency
system.l2.replacements                      980053301                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17188441                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17188441                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           13                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             13                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     17188454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17188454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           13                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           13                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    453302767                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        453302767                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         2765                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           2765                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    453305532                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    453305532                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         2765                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         2765                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    165502524                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      165502524                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 15397094833412                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 15397094833412                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93032.386826                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93032.386826                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           29427                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           29575                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                59002                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         69149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         69222                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             138371                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    678999957                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    707628955                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1386628912                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        98576                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        98797                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           197373                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.701479                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.700649                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.701063                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9819.374930                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10222.601991                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10021.094825                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         5474                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         5770                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           11244                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        63675                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        63452                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        127127                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1620201377                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1624259368                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3244460745                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.645948                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.642246                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.644095                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25444.858689                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25598.237534                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25521.413586                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        69500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       128500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.840000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.920000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         2360                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3309.523810                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2793.478261                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       485000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       408000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       893000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.960000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.880000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20208.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20295.454545                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1209588                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1253075                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2462663                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3042669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2968848                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6011517                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 299229548573                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 297186327450                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  596415876023                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4252257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4221923                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8474180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.715542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.703198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.709392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98344.430029                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100101.563788                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99212.208170                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         9287                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        18245                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27532                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3033382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2950603                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5983985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 268339989573                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 266550939088                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 534890928661                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.713358                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.698877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.706143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88462.313541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90337.784883                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89387.077117                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4909                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       140402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        30446                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           170848                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11626882983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2568539476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14195422459                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       150374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         185729                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.933685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.861151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.919878                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82811.377210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84363.774420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83088.022447                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          325                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          256                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           581                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       140077                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        30190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       170267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10207113984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2256724978                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12463838962                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.931524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.853910                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.916750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72867.879695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74750.744551                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73201.730001                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34327788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     34217210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          68544998                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    209195449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    208641972                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       417837421                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 22109011593129                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 22086505720447                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 44195517313576                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243523237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242859182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486382419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.859037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.859107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859072                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105685.910945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105858.401877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105772.042168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2748678                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      2637230                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      5385908                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    206446771                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    206004742                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    412451513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 19888413025192                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 19876137778396                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 39764550803588                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.847750                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.848248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.847998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96336.759974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96483.884718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96410.243508                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1117406716                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 980053365                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.140149                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.447934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.014652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.016609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.939745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.576737                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.475749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.172135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.170934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.180887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                8705974765                       # Number of tag accesses
system.l2.tags.data_accesses               8705974765                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8964928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   13407614208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1932160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   13373901632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  10059961216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        36852374144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8964928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1932160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10897088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    769188224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       769188224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         140077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      209493972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          30190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      208967213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    157186894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           575818346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12018566                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12018566                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1326225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1983452673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           285834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1978465410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1488218311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5451748453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1326225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       285834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1612058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113789703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113789703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113789703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1326225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1983452673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          285834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1978465410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1488218311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5565538156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8427805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    140078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 207624509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     30190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 207135540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 155460579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002338801750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       526191                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       526191                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           847024033                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7944121                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   575818347                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12021331                       # Number of write requests accepted
system.mem_ctrls.readBursts                 575818347                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12021331                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                5427451                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               3593526                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          30237666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          29525002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          58573427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          50028290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          53434232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          48234553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          38222734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          34351966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          31364846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          26579643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         27092622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         26640521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         30272657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         34230268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         27252238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         24350231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            506475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            503100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            462899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            567245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            541319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            549516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            506313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            506621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            624281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            507783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           618017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           509652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           506351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           506242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           506115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           505875                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 22644364536692                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               2851954480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            33339193836692                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39699.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58449.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                369909463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7566898                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             575818347                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12021331                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                26514356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                52917033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                78897541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                90180786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                75073893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                55885706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                38636202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                27635934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                21605928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                18723966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               18195457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               24127076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               14387911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                9367562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                7301241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                5387610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                3530146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1683643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 276731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  62174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 304186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 439829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 505327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 524545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 530031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 532435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 536312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 542347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 546172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 552128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 546200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 545208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 542716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 541934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 541836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 541561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  51993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    201342337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    183.987125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.913604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.792007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127    110590607     54.93%     54.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     50679728     25.17%     80.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     13821747      6.86%     86.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      6964552      3.46%     90.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      4490911      2.23%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      3152822      1.57%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2338418      1.16%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1695073      0.84%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      7608479      3.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    201342337                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       526191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1083.999586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    296.084804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2244.881217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       449633     85.45%     85.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        53036     10.08%     95.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        11844      2.25%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         3853      0.73%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1535      0.29%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1191      0.23%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1497      0.28%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1202      0.23%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          725      0.14%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          552      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          266      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          257      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          143      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671           78      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719           65      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767           77      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           72      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           81      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           61      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           23      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        526191                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       526191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.207476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           521834     99.17%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1430      0.27%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2127      0.40%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              450      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              167      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               93      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               58      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        526191                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            36505017344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               347356864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               539379456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             36852374208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            769365184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5400.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5451.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  6759734920500                       # Total gap between requests
system.mem_ctrls.avgGap                      11499.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8964992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  13287968576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1932160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  13256674560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   9949477056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    539379456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1326234.263094988186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1965752921.187293767929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 285833.695532758138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1961123447.312800168991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1471873859.066985368729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 79792989.816023886204                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       140078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    209493972                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        30190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    208967213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    157186894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12021331                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4413254088                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 11459909645830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1003189201                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 11467592175151                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 10406275572422                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 168210647818280                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31505.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54702.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33229.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54877.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66203.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13992680.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         630421102080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         335076754650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1626370805640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22364129520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     533607706320.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3030878312610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43419612480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6222138423300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        920.470779                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  85064328423                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 225722380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 6448948166077                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         807163191240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         429017414265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2446220184660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21629007360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     533607706320.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3047093283300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29764900320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7314495687465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1082.068428                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45980934360                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 225722380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 6488031560140                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2056                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1029                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8411272.108844                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10048973.590549                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1029    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69991500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1029                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   6751079675500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8655199000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    113493680                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       113493680                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    113493680                       # number of overall hits
system.cpu1.icache.overall_hits::total      113493680                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38792                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38792                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38792                       # number of overall misses
system.cpu1.icache.overall_misses::total        38792                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2949953999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2949953999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2949953999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2949953999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    113532472                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    113532472                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    113532472                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    113532472                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000342                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000342                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000342                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000342                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76045.421711                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76045.421711                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76045.421711                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76045.421711                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    37.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35355                       # number of writebacks
system.cpu1.icache.writebacks::total            35355                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3437                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3437                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3437                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3437                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35355                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35355                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35355                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35355                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2680800499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2680800499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2680800499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2680800499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000311                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000311                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000311                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000311                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75825.215641                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75825.215641                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75825.215641                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75825.215641                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35355                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    113493680                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      113493680                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38792                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38792                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2949953999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2949953999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    113532472                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    113532472                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000342                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76045.421711                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76045.421711                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3437                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3437                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35355                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35355                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2680800499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2680800499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75825.215641                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75825.215641                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          114579374                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35387                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3237.894538                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        227100299                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       227100299                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    436579595                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       436579595                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    436579595                       # number of overall hits
system.cpu1.dcache.overall_hits::total      436579595                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    525566188                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     525566188                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    525566188                       # number of overall misses
system.cpu1.dcache.overall_misses::total    525566188                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 42221777128358                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 42221777128358                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 42221777128358                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 42221777128358                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    962145783                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    962145783                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    962145783                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    962145783                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.546244                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.546244                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.546244                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.546244                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80335.794220                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80335.794220                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80335.794220                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80335.794220                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   9482780252                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2876155                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        196528036                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          47296                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.251539                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.811802                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    247072271                       # number of writebacks
system.cpu1.dcache.writebacks::total        247072271                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    278249194                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    278249194                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    278249194                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    278249194                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247316994                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247316994                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247316994                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247316994                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 23280855233350                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 23280855233350                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 23280855233350                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 23280855233350                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.257047                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.257047                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.257047                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.257047                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94133.665693                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94133.665693                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94133.665693                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94133.665693                       # average overall mshr miss latency
system.cpu1.dcache.replacements             247071974                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    397071590                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      397071590                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    499610442                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    499610442                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 40138121898000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 40138121898000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    896682032                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    896682032                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.557177                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.557177                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80338.837069                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80338.837069                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    256451232                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    256451232                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    243159210                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    243159210                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 22970335351000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 22970335351000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.271177                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.271177                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94466.236138                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94466.236138                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     39508005                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      39508005                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     25955746                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     25955746                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2083655230358                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2083655230358                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65463751                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65463751                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.396490                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.396490                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80277.223793                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80277.223793                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     21797962                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     21797962                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4157784                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4157784                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 310519882350                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 310519882350                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063513                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063513                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 74683.986073                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74683.986073                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6466                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6466                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1536                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1536                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     62309500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     62309500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.191952                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.191952                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40566.080729                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40566.080729                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1400                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1400                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          136                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          136                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1161000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1161000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.016996                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.016996                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8536.764706                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8536.764706                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4311                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4311                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3010                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3010                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12791500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12791500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7321                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7321                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.411146                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.411146                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4249.667774                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4249.667774                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3010                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3010                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      9781500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      9781500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.411146                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.411146                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3249.667774                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3249.667774                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3649                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3649                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       492180                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       492180                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  17954188000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  17954188000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       495829                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       495829                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992641                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992641                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 36478.906091                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 36478.906091                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       492179                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       492179                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  17462008000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  17462008000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992639                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992639                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 35478.978177                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 35478.978177                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.972917                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          684554856                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247562955                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.765175                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.972917                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999154                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999154                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2172876797                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2172876797                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6759734874500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487155490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29207007                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477854475                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       968035657                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        286356676                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp            1125                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          603804                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5320                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         609124                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8858829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8858829                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        185729                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486969762                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       451120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    744231550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       106065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    742118515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486907250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19247744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31715936448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4525440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31625818752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63365528384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1267795706                       # Total snoops (count)
system.tol2bus.snoopTraffic                 831467008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1763452621                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.258618                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.448826                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1315954243     74.62%     74.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1              438936886     24.89%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                8561492      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1763452621                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       991976081541                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      373069966541                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         225763092                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      372017716601                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53185194                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1688474                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
