

================================================================
== Vivado HLS Report for 'Relu_1_relu353'
================================================================
* Date:           Sat Feb 15 08:00:51 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.332 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      589|      590| 2.945 us | 2.950 us |  589|  590|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |                |       |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
        |    Instance    | Module|   min   |   max   |    min   |    max   | min | max |                     Type                    |
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------------------------------------------+
        |grp_relu_fu_18  |relu   |      588|      589| 2.940 us | 2.945 us |  576|  576| loop rewind(delay=0 initiation interval(s)) |
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      0|    1590|   1718|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     42|    -|
|Register         |        -|      -|       4|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1594|   1762|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------+-------+---------+-------+------+------+-----+
    |    Instance    | Module| BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------+-------+---------+-------+------+------+-----+
    |grp_relu_fu_18  |relu   |        0|      0|  1590|  1718|    0|
    +----------------+-------+---------+-------+------+------+-----+
    |Total           |       |        0|      0|  1590|  1718|    0|
    +----------------+-------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  15|          3|    1|          3|
    |ap_done          |   9|          2|    1|          2|
    |in_V_V9_read     |   9|          2|    1|          2|
    |out_V_V24_write  |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  42|          9|    4|          9|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |grp_relu_fu_18_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  4|   0|    4|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | Relu_1_relu353 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | Relu_1_relu353 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | Relu_1_relu353 | return value |
|ap_done           | out |    1| ap_ctrl_hs | Relu_1_relu353 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | Relu_1_relu353 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | Relu_1_relu353 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | Relu_1_relu353 | return value |
|in_V_V9_dout      |  in |   16|   ap_fifo  |     in_V_V9    |    pointer   |
|in_V_V9_empty_n   |  in |    1|   ap_fifo  |     in_V_V9    |    pointer   |
|in_V_V9_read      | out |    1|   ap_fifo  |     in_V_V9    |    pointer   |
|out_V_V24_din     | out |   16|   ap_fifo  |    out_V_V24   |    pointer   |
|out_V_V24_full_n  |  in |    1|   ap_fifo  |    out_V_V24   |    pointer   |
|out_V_V24_write   | out |    1|   ap_fifo  |    out_V_V24   |    pointer   |
+------------------+-----+-----+------------+----------------+--------------+

