rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/MultipleNets/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/MultipleNets/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/MultipleNets/top.sv:1:1: No timescale set for "custom".

[WRN:PA0205] UHDM-integration-tests/tests/MultipleNets/top.sv:11:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] UHDM-integration-tests/tests/MultipleNets/top.sv:1:1: Compile package "custom".

[INF:CP0303] UHDM-integration-tests/tests/MultipleNets/top.sv:11:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/MultipleNets/top.sv:11:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[WRN:UH0720] UHDM-integration-tests/tests/MultipleNets/top.sv:20:11: Non-synthesizable construct "".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmallPackages:
\_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:custom
  |vpiFullName:custom::
  |vpiTypedef:
  \_enum_typespec: (custom::enum1), line:2:5, endln:5:13
    |vpiParent:
    \_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
    |vpiName:custom::enum1
    |vpiInstance:
    \_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
    |vpiBaseTypespec:
    \_logic_typespec: , line:2:18, endln:2:23
      |vpiInstance:
      \_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
    |vpiEnumConst:
    \_enum_const: (FIRST), line:3:9, endln:3:19
      |vpiName:FIRST
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SECOND), line:4:9, endln:4:19
      |vpiName:SECOND
      |UINT:0
      |vpiDecompile:0
      |vpiSize:64
  |vpiTypedef:
  \_struct_typespec: (custom::struct1), line:6:13, endln:6:19
    |vpiParent:
    \_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
    |vpiName:custom::struct1
    |vpiInstance:
    \_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (field), line:7:21, endln:7:26
      |vpiParent:
      \_struct_typespec: (custom::struct1), line:6:13, endln:6:19
      |vpiName:field
      |vpiTypespec:
      \_logic_typespec: , line:7:9, endln:7:20
        |vpiParent:
        \_typespec_member: (field), line:7:21, endln:7:26
        |vpiInstance:
        \_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
        |vpiRange:
        \_range: , line:7:15, endln:7:20
          |vpiParent:
          \_struct_typespec: (custom::struct1), line:6:13, endln:6:19
          |vpiLeftRange:
          \_constant: , line:7:16, endln:7:17
            |vpiParent:
            \_range: , line:7:15, endln:7:20
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:18, endln:7:19
            |vpiParent:
            \_range: , line:7:15, endln:7:20
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:UHDM-integration-tests/tests/MultipleNets/top.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:20
  |vpiDefName:custom
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmtopPackages:
\_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:custom
  |vpiFullName:custom::
  |vpiTypedef:
  \_enum_typespec: (custom::enum1), line:2:5, endln:5:13
    |vpiParent:
    \_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
    |vpiName:custom::enum1
    |vpiInstance:
    \_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
    |vpiBaseTypespec:
    \_logic_typespec: , line:2:18, endln:2:23
      |vpiInstance:
      \_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
    |vpiEnumConst:
    \_enum_const: (FIRST), line:3:9, endln:3:19
      |vpiName:FIRST
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SECOND), line:4:9, endln:4:19
      |vpiName:SECOND
      |UINT:0
      |vpiDecompile:0
      |vpiSize:64
  |vpiTypedef:
  \_struct_typespec: (custom::struct1), line:6:13, endln:6:19
    |vpiParent:
    \_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
    |vpiName:custom::struct1
    |vpiInstance:
    \_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (field), line:7:21, endln:7:26
      |vpiParent:
      \_struct_typespec: (custom::struct1), line:6:13, endln:6:19
      |vpiName:field
      |vpiTypespec:
      \_logic_typespec: , line:7:9, endln:7:20
        |vpiParent:
        \_typespec_member: (field), line:7:21, endln:7:26
        |vpiInstance:
        \_package: custom (custom::), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:1:1, endln:9:11
        |vpiRange:
        \_range: , line:7:15, endln:7:20
          |vpiParent:
          \_struct_typespec: (custom::struct1), line:6:13, endln:6:19
          |vpiLeftRange:
          \_constant: , line:7:16, endln:7:17
            |vpiParent:
            \_range: , line:7:15, endln:7:20
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:18, endln:7:19
            |vpiParent:
            \_range: , line:7:15, endln:7:20
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:UHDM-integration-tests/tests/MultipleNets/top.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:20
  |vpiDefName:custom
  |vpiTop:1
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.simple_logic_net), line:12:17, endln:12:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:simple_logic_net
    |vpiFullName:work@top.simple_logic_net
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.packed_logic_net), line:13:23, endln:13:39
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:packed_logic_net
    |vpiFullName:work@top.packed_logic_net
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.unpacked_logic_net), line:14:17, endln:14:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:unpacked_logic_net
    |vpiFullName:work@top.unpacked_logic_net
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.packed_array_logic_net), line:15:29, endln:15:51
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:packed_array_logic_net
    |vpiFullName:work@top.packed_array_logic_net
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.unpacked_array_logic_net), line:16:23, endln:16:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:unpacked_array_logic_net
    |vpiFullName:work@top.unpacked_array_logic_net
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.enum_net_output), line:17:25, endln:17:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:enum_net_output
    |vpiFullName:work@top.enum_net_output
  |vpiNet:
  \_logic_net: (work@top.struct_net_input), line:18:27, endln:18:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:struct_net_input
    |vpiFullName:work@top.struct_net_input
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.integer_net_input), line:19:19, endln:19:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:integer_net_input
    |vpiFullName:work@top.integer_net_input
  |vpiNet:
  \_logic_net: (work@top.time_net_input), line:20:16, endln:20:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:time_net_input
    |vpiFullName:work@top.time_net_input
  |vpiPort:
  \_port: (simple_logic_net), line:12:17, endln:12:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:simple_logic_net
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.simple_logic_net), line:12:17, endln:12:33
    |vpiTypedef:
    \_logic_typespec: , line:12:11, endln:12:16
  |vpiPort:
  \_port: (packed_logic_net), line:13:23, endln:13:39
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:packed_logic_net
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.packed_logic_net), line:13:23, endln:13:39
    |vpiTypedef:
    \_logic_typespec: , line:13:11, endln:13:22
      |vpiRange:
      \_range: , line:13:17, endln:13:22
        |vpiLeftRange:
        \_constant: , line:13:18, endln:13:19
          |vpiParent:
          \_range: , line:13:17, endln:13:22
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:13:20, endln:13:21
          |vpiParent:
          \_range: , line:13:17, endln:13:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (unpacked_logic_net), line:14:17, endln:14:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:unpacked_logic_net
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.unpacked_logic_net), line:14:17, endln:14:35
    |vpiTypedef:
    \_array_typespec: , line:14:11, endln:14:41
      |vpiParent:
      \_port: (unpacked_logic_net), line:14:17, endln:14:35
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:14:36, endln:14:41
        |vpiLeftRange:
        \_constant: , line:14:37, endln:14:38
          |vpiParent:
          \_range: , line:14:36, endln:14:41
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:14:39, endln:14:40
          |vpiParent:
          \_range: , line:14:36, endln:14:41
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiElemTypespec:
      \_logic_typespec: , line:14:11, endln:14:16
  |vpiPort:
  \_port: (packed_array_logic_net), line:15:29, endln:15:51
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:packed_array_logic_net
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.packed_array_logic_net), line:15:29, endln:15:51
    |vpiTypedef:
    \_logic_typespec: , line:15:11, endln:15:28
      |vpiRange:
      \_range: , line:15:17, endln:15:22
        |vpiLeftRange:
        \_constant: , line:15:18, endln:15:19
          |vpiParent:
          \_range: , line:15:17, endln:15:22
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:15:20, endln:15:21
          |vpiParent:
          \_range: , line:15:17, endln:15:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:15:23, endln:15:28
        |vpiLeftRange:
        \_constant: , line:15:24, endln:15:25
          |vpiParent:
          \_range: , line:15:23, endln:15:28
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:15:26, endln:15:27
          |vpiParent:
          \_range: , line:15:23, endln:15:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (unpacked_array_logic_net), line:16:23, endln:16:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:unpacked_array_logic_net
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.unpacked_array_logic_net), line:16:23, endln:16:47
    |vpiTypedef:
    \_array_typespec: , line:16:11, endln:16:53
      |vpiParent:
      \_port: (unpacked_array_logic_net), line:16:23, endln:16:47
      |vpiArrayType:1
      |vpiRange:
      \_range: , line:16:48, endln:16:53
        |vpiLeftRange:
        \_constant: , line:16:49, endln:16:50
          |vpiParent:
          \_range: , line:16:48, endln:16:53
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:16:51, endln:16:52
          |vpiParent:
          \_range: , line:16:48, endln:16:53
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiElemTypespec:
      \_logic_typespec: , line:16:11, endln:16:22
        |vpiRange:
        \_range: , line:16:17, endln:16:22
          |vpiLeftRange:
          \_constant: , line:16:18, endln:16:19
            |vpiParent:
            \_range: , line:16:17, endln:16:22
            |vpiDecompile:6
            |vpiSize:64
            |UINT:6
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:16:20, endln:16:21
            |vpiParent:
            \_range: , line:16:17, endln:16:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
  |vpiPort:
  \_port: (enum_net_output), line:17:25, endln:17:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:enum_net_output
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.enum_net_output), line:17:25, endln:17:40
    |vpiTypedef:
    \_enum_typespec: (custom::enum1), line:2:5, endln:5:13
  |vpiPort:
  \_port: (struct_net_input), line:18:27, endln:18:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:struct_net_input
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.struct_net_input), line:18:27, endln:18:43
    |vpiTypedef:
    \_struct_typespec: (custom::struct1), line:6:13, endln:6:19
  |vpiPort:
  \_port: (integer_net_input), line:19:19, endln:19:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:integer_net_input
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.integer_net_input), line:19:19, endln:19:36
    |vpiTypedef:
    \_integer_typespec: , line:19:11, endln:19:18
      |vpiSigned:1
  |vpiPort:
  \_port: (time_net_input), line:20:16, endln:20:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:time_net_input
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.time_net_input), line:20:16, endln:20:30
    |vpiTypedef:
    \_time_typespec: , line:20:11, endln:20:15
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
  |vpiName:work@top
  |vpiVariables:
  \_enum_var: (work@top.enum_net_output), line:17:25, endln:17:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiTypespec:
    \_enum_typespec: (custom::enum1), line:2:5, endln:5:13
    |vpiName:enum_net_output
    |vpiFullName:work@top.enum_net_output
    |vpiVisibility:1
  |vpiVariables:
  \_integer_var: (work@top.integer_net_input), line:19:19, endln:19:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiTypespec:
    \_integer_typespec: , line:19:11, endln:19:18
      |vpiSigned:1
    |vpiName:integer_net_input
    |vpiFullName:work@top.integer_net_input
    |vpiSigned:1
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.simple_logic_net), line:12:17, endln:12:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiTypespec:
    \_logic_typespec: , line:12:11, endln:12:16
    |vpiName:simple_logic_net
    |vpiFullName:work@top.simple_logic_net
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.packed_logic_net), line:13:23, endln:13:39
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiTypespec:
    \_logic_typespec: , line:13:11, endln:13:22
      |vpiRange:
      \_range: , line:13:17, endln:13:22
        |vpiLeftRange:
        \_constant: , line:13:18, endln:13:19
          |vpiParent:
          \_range: , line:13:17, endln:13:22
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:13:20, endln:13:21
          |vpiParent:
          \_range: , line:13:17, endln:13:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:packed_logic_net
    |vpiFullName:work@top.packed_logic_net
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.packed_array_logic_net), line:15:29, endln:15:51
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiTypespec:
    \_logic_typespec: , line:15:11, endln:15:28
      |vpiRange:
      \_range: , line:15:17, endln:15:22
        |vpiLeftRange:
        \_constant: , line:15:18, endln:15:19
          |vpiParent:
          \_range: , line:15:17, endln:15:22
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:15:20, endln:15:21
          |vpiParent:
          \_range: , line:15:17, endln:15:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:15:23, endln:15:28
        |vpiLeftRange:
        \_constant: , line:15:24, endln:15:25
          |vpiParent:
          \_range: , line:15:23, endln:15:28
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:15:26, endln:15:27
          |vpiParent:
          \_range: , line:15:23, endln:15:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:packed_array_logic_net
    |vpiFullName:work@top.packed_array_logic_net
    |vpiNetType:36
  |vpiNet:
  \_struct_net: (work@top.struct_net_input), line:18:27, endln:18:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiTypespec:
    \_struct_typespec: (custom::struct1), line:6:13, endln:6:19
    |vpiName:struct_net_input
    |vpiFullName:work@top.struct_net_input
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.time_net_input), line:20:16, endln:20:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiTypespec:
    \_time_typespec: , line:20:11, endln:20:15
    |vpiName:time_net_input
    |vpiFullName:work@top.time_net_input
  |vpiArrayNet:
  \_array_net: (work@top.unpacked_logic_net), line:14:17, endln:14:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiSize:4
    |vpiName:unpacked_logic_net
    |vpiFullName:work@top.unpacked_logic_net
    |vpiRange:
    \_range: , line:14:36, endln:14:41
      |vpiLeftRange:
      \_constant: , line:14:37, endln:14:38
        |vpiParent:
        \_range: , line:14:36, endln:14:41
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:14:39, endln:14:40
        |vpiParent:
        \_range: , line:14:36, endln:14:41
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiNet:
    \_logic_net: (work@top.unpacked_logic_net), line:14:17, endln:14:35
      |vpiParent:
      \_array_net: (work@top.unpacked_logic_net), line:14:17, endln:14:35
      |vpiTypespec:
      \_logic_typespec: , line:14:11, endln:14:16
      |vpiFullName:work@top.unpacked_logic_net
      |vpiNetType:36
  |vpiArrayNet:
  \_array_net: (work@top.unpacked_array_logic_net), line:16:23, endln:16:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiSize:8
    |vpiName:unpacked_array_logic_net
    |vpiFullName:work@top.unpacked_array_logic_net
    |vpiRange:
    \_range: , line:16:48, endln:16:53
      |vpiLeftRange:
      \_constant: , line:16:49, endln:16:50
        |vpiParent:
        \_range: , line:16:48, endln:16:53
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:16:51, endln:16:52
        |vpiParent:
        \_range: , line:16:48, endln:16:53
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiNet:
    \_logic_net: (work@top.unpacked_array_logic_net), line:16:23, endln:16:47
      |vpiParent:
      \_array_net: (work@top.unpacked_array_logic_net), line:16:23, endln:16:47
      |vpiTypespec:
      \_logic_typespec: , line:16:11, endln:16:22
        |vpiRange:
        \_range: , line:16:17, endln:16:22
          |vpiLeftRange:
          \_constant: , line:16:18, endln:16:19
            |vpiParent:
            \_range: , line:16:17, endln:16:22
            |vpiDecompile:6
            |vpiSize:64
            |UINT:6
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:16:20, endln:16:21
            |vpiParent:
            \_range: , line:16:17, endln:16:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiFullName:work@top.unpacked_array_logic_net
      |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (simple_logic_net), line:12:17, endln:12:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:simple_logic_net
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.simple_logic_net), line:12:17, endln:12:33
      |vpiName:simple_logic_net
      |vpiFullName:work@top.simple_logic_net
      |vpiActual:
      \_logic_net: (work@top.simple_logic_net), line:12:17, endln:12:33
    |vpiTypedef:
    \_logic_typespec: , line:12:11, endln:12:16
  |vpiPort:
  \_port: (packed_logic_net), line:13:23, endln:13:39
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:packed_logic_net
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.packed_logic_net), line:13:23, endln:13:39
      |vpiName:packed_logic_net
      |vpiFullName:work@top.packed_logic_net
      |vpiActual:
      \_logic_net: (work@top.packed_logic_net), line:13:23, endln:13:39
    |vpiTypedef:
    \_logic_typespec: , line:13:11, endln:13:22
      |vpiRange:
      \_range: , line:13:17, endln:13:22
        |vpiParent:
        \_port: (packed_logic_net), line:13:23, endln:13:39
        |vpiLeftRange:
        \_constant: , line:13:18, endln:13:19
          |vpiParent:
          \_range: , line:13:17, endln:13:22
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:13:20, endln:13:21
          |vpiParent:
          \_range: , line:13:17, endln:13:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (unpacked_logic_net), line:14:17, endln:14:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:unpacked_logic_net
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.unpacked_logic_net), line:14:17, endln:14:35
      |vpiName:unpacked_logic_net
      |vpiFullName:work@top.unpacked_logic_net
      |vpiActual:
      \_array_net: (work@top.unpacked_logic_net), line:14:17, endln:14:35
    |vpiTypedef:
    \_logic_typespec: , line:14:11, endln:14:16
  |vpiPort:
  \_port: (packed_array_logic_net), line:15:29, endln:15:51
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:packed_array_logic_net
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.packed_array_logic_net), line:15:29, endln:15:51
      |vpiName:packed_array_logic_net
      |vpiFullName:work@top.packed_array_logic_net
      |vpiActual:
      \_logic_net: (work@top.packed_array_logic_net), line:15:29, endln:15:51
    |vpiTypedef:
    \_logic_typespec: , line:15:11, endln:15:28
      |vpiRange:
      \_range: , line:15:17, endln:15:22
        |vpiParent:
        \_port: (packed_array_logic_net), line:15:29, endln:15:51
        |vpiLeftRange:
        \_constant: , line:15:18, endln:15:19
          |vpiParent:
          \_range: , line:15:17, endln:15:22
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:15:20, endln:15:21
          |vpiParent:
          \_range: , line:15:17, endln:15:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:15:23, endln:15:28
        |vpiParent:
        \_port: (packed_array_logic_net), line:15:29, endln:15:51
        |vpiLeftRange:
        \_constant: , line:15:24, endln:15:25
          |vpiParent:
          \_range: , line:15:23, endln:15:28
          |vpiDecompile:5
          |vpiSize:64
          |UINT:5
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:15:26, endln:15:27
          |vpiParent:
          \_range: , line:15:23, endln:15:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (unpacked_array_logic_net), line:16:23, endln:16:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:unpacked_array_logic_net
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.unpacked_array_logic_net), line:16:23, endln:16:47
      |vpiName:unpacked_array_logic_net
      |vpiFullName:work@top.unpacked_array_logic_net
      |vpiActual:
      \_array_net: (work@top.unpacked_array_logic_net), line:16:23, endln:16:47
    |vpiTypedef:
    \_logic_typespec: , line:16:11, endln:16:22
      |vpiRange:
      \_range: , line:16:17, endln:16:22
        |vpiParent:
        \_port: (unpacked_array_logic_net), line:16:23, endln:16:47
        |vpiLeftRange:
        \_constant: , line:16:18, endln:16:19
          |vpiParent:
          \_range: , line:16:17, endln:16:22
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:16:20, endln:16:21
          |vpiParent:
          \_range: , line:16:17, endln:16:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (enum_net_output), line:17:25, endln:17:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:enum_net_output
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.enum_net_output), line:17:25, endln:17:40
      |vpiName:enum_net_output
      |vpiFullName:work@top.enum_net_output
      |vpiActual:
      \_enum_var: (work@top.enum_net_output), line:17:25, endln:17:40
    |vpiTypedef:
    \_enum_typespec: (custom::enum1), line:2:5, endln:5:13
  |vpiPort:
  \_port: (struct_net_input), line:18:27, endln:18:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:struct_net_input
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.struct_net_input), line:18:27, endln:18:43
      |vpiName:struct_net_input
      |vpiFullName:work@top.struct_net_input
      |vpiActual:
      \_struct_net: (work@top.struct_net_input), line:18:27, endln:18:43
    |vpiTypedef:
    \_struct_typespec: (custom::struct1), line:6:13, endln:6:19
  |vpiPort:
  \_port: (integer_net_input), line:19:19, endln:19:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:integer_net_input
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.integer_net_input), line:19:19, endln:19:36
      |vpiName:integer_net_input
      |vpiFullName:work@top.integer_net_input
      |vpiActual:
      \_integer_var: (work@top.integer_net_input), line:19:19, endln:19:36
    |vpiTypedef:
    \_integer_typespec: , line:19:11, endln:19:18
      |vpiSigned:1
  |vpiPort:
  \_port: (time_net_input), line:20:16, endln:20:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleNets/top.sv, line:11:1, endln:25:10
    |vpiName:time_net_input
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.time_net_input), line:20:16, endln:20:30
      |vpiName:time_net_input
      |vpiFullName:work@top.time_net_input
      |vpiActual:
      \_logic_net: (work@top.time_net_input), line:20:16, endln:20:30
    |vpiTypedef:
    \_time_typespec: , line:20:11, endln:20:15
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object 'custom' of type 'package'
    Object 'custom::enum1' of type 'enum_typespec'
      Object '' of type 'logic_typespec'
      Object 'FIRST' of type 'enum_const'
      Object 'SECOND' of type 'enum_const'
    Object 'custom::struct1' of type 'struct_typespec'
      Object 'field' of type 'typespec_member'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 'simple_logic_net' of type 'logic_net'
    Object 'packed_logic_net' of type 'logic_net'
    Object 'unpacked_logic_net' of type 'logic_net'
    Object 'packed_array_logic_net' of type 'logic_net'
    Object 'unpacked_array_logic_net' of type 'logic_net'
    Object 'enum_net_output' of type 'logic_net'
    Object 'struct_net_input' of type 'logic_net'
    Object 'integer_net_input' of type 'logic_net'
    Object 'time_net_input' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'simple_logic_net' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'packed_logic_net' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'unpacked_logic_net' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'packed_array_logic_net' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'unpacked_array_logic_net' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'enum_net_output' of type 'port'
      Object 'custom::enum1' of type 'enum_typespec'
        Object '' of type 'logic_typespec'
        Object 'FIRST' of type 'enum_const'
        Object 'SECOND' of type 'enum_const'
    Object 'struct_net_input' of type 'port'
      Object 'custom::struct1' of type 'struct_typespec'
        Object 'field' of type 'typespec_member'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
    Object 'integer_net_input' of type 'port'
      Object '' of type 'integer_typespec'
    Object 'time_net_input' of type 'port'
Warning: UHDM-integration-tests/tests/MultipleNets/top.sv:20: Skipping non-synthesizable object of type 'time_typespec'
    Object 'simple_logic_net' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'packed_logic_net' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'packed_array_logic_net' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'struct_net_input' of type 'struct_net'
      Object 'custom::struct1' of type 'struct_typespec'
        Object 'field' of type 'typespec_member'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
    Object 'time_net_input' of type 'logic_net'
Warning: UHDM-integration-tests/tests/MultipleNets/top.sv:20: Skipping non-synthesizable object of type 'time_typespec'
