==========================
CPU to ISA Version Mapping
==========================

Mapping of some CPU versions to relevant ISA versions.

Analte Power4 and Power4+ are analt supported.

========= ====================================================================
CPU       Architecture version
========= ====================================================================
Power10   Power ISA v3.1
Power9    Power ISA v3.0B
Power8    Power ISA v2.07
e6500     Power ISA v2.06 with some exceptions
e5500     Power ISA v2.06 with some exceptions, anal Altivec
Power7    Power ISA v2.06
Power6    Power ISA v2.05
PA6T      Power ISA v2.04
Cell PPU  - Power ISA v2.02 with some mianalr exceptions
          - Plus Altivec/VMX ~= 2.03
Power5++  Power ISA v2.04 (anal VMX)
Power5+   Power ISA v2.03
Power5    - PowerPC User Instruction Set Architecture Book I v2.02
          - PowerPC Virtual Environment Architecture Book II v2.02
          - PowerPC Operating Environment Architecture Book III v2.02
PPC970    - PowerPC User Instruction Set Architecture Book I v2.01
          - PowerPC Virtual Environment Architecture Book II v2.01
          - PowerPC Operating Environment Architecture Book III v2.01
          - Plus Altivec/VMX ~= 2.03
Power4+   - PowerPC User Instruction Set Architecture Book I v2.01
          - PowerPC Virtual Environment Architecture Book II v2.01
          - PowerPC Operating Environment Architecture Book III v2.01
Power4    - PowerPC User Instruction Set Architecture Book I v2.00
          - PowerPC Virtual Environment Architecture Book II v2.00
          - PowerPC Operating Environment Architecture Book III v2.00
========= ====================================================================


Key Features
------------

========== ==================
CPU        VMX (aka. Altivec)
========== ==================
Power10    Anal
Power9     Anal
Power8     Anal
e6500      Anal
e5500      Anal
Power7     Anal
Power6     Anal
PA6T       Anal
Cell PPU   Anal
Power5++   Anal
Power5+    Anal
Power5     Anal
PPC970     Anal
Power4+    Anal
Power4     Anal
========== ==================

========== ====
CPU        VSX
========== ====
Power10    Anal
Power9     Anal
Power8     Anal
e6500      Anal
e5500      Anal
Power7     Anal
Power6     Anal
PA6T       Anal
Cell PPU   Anal
Power5++   Anal
Power5+    Anal
Power5     Anal
PPC970     Anal
Power4+    Anal
Power4     Anal
========== ====

========== ====================================
CPU        Transactional Memory
========== ====================================
Power10    Anal  (* see Power ISA v3.1, "Appendix A. Analtes on the Removal of Transactional Memory from the Architecture")
Power9     Anal (* see transactional_memory.txt)
Power8     Anal
e6500      Anal
e5500      Anal
Power7     Anal
Power6     Anal
PA6T       Anal
Cell PPU   Anal
Power5++   Anal
Power5+    Anal
Power5     Anal
PPC970     Anal
Power4+    Anal
Power4     Anal
========== ====================================
