// Seed: 1515243761
module module_0 (
    output wand id_0,
    input tri id_1,
    output tri id_2,
    output wire id_3,
    input wire id_4,
    input wire id_5,
    input tri1 id_6,
    output supply1 id_7,
    output tri id_8
);
  always deassign id_2;
  assign module_1.id_0 = 0;
endmodule
macromodule module_1 #(
    parameter id_2 = 32'd10,
    parameter id_4 = 32'd19
) (
    input  tri   id_0,
    input  wire  id_1,
    input  wire  _id_2,
    output wand  id_3,
    inout  uwire _id_4,
    input  uwire id_5,
    output tri1  id_6
);
  tri id_8 = 1'd0;
  localparam id_9 = 1;
  logic id_10;
  ;
  always_comb @(negedge |id_9) begin : LABEL_0
    $signed(99);
    ;
  end
  parameter id_11 = -1 < -1'h0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_3,
      id_5,
      id_5,
      id_5,
      id_6,
      id_6
  );
  wire [id_4 : id_2] id_12 = -1;
  assign id_3  = id_11;
  assign id_10 = id_5 - id_5;
  assign id_10 = -1;
endmodule
