Instrument
cond 16643
line 3
fsm 65539
tgl 8
assign 0
obc 0
path 0
branch 3
Count 0
Glitch -1
cm_tglmda 0
cm_tglstructarr 1
cm_tglcount 0
cm_tglunencryptedsignals 0
cm_hier 1
InstrSpecs 2
TglUnpkdLimitVal -1
IrisFlow -1
HierFile simv.vdb/db/verilog/cm.hier_info
cm_hier_file /remote/usrhome/saadanees/muvm/ALU/sim/cov_cfg.cfg
cm_assert_hier 0
cm_common_hier 0
sdc 0
sdc 0
CmHierOpt -1