$date
	Thu Sep 13 16:51:27 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#8
0"
#12
1!
#16
1"
#24
0"
0!
#36
1"
1!
#44
0"
#48
0!
#52
1"
#60
0"
1!
#72
1"
0!
#80
0"
#84
1!
#88
1"
#96
0"
0!
#108
1"
1!
#116
0"
#120
0!
#124
1"
#132
0"
1!
#144
1"
0!
#152
0"
#156
1!
#160
1"
#168
0"
0!
#180
1"
1!
#188
0"
#192
0!
#196
1"
#204
0"
1!
#216
1"
0!
#224
0"
#228
1!
#232
1"
#240
0"
0!
#252
1"
1!
#260
0"
#264
0!
#268
1"
#276
0"
1!
#288
1"
0!
#296
0"
#300
1!
#304
1"
#312
0"
0!
#324
1"
1!
#332
0"
#336
0!
#340
1"
#348
0"
1!
#360
1"
0!
#368
0"
#372
1!
#376
1"
#384
0"
0!
#396
1"
1!
#404
0"
#408
0!
#412
1"
#420
0"
1!
#432
1"
0!
#440
0"
#444
1!
#448
1"
#456
0"
0!
#468
1"
1!
#476
0"
#480
0!
