<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="dummySPI.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Counter.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Counter.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Dummy_SPI.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Dummy_SPI.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Dummy_SPI.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Dummy_SPI.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Dummy_SPI.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Dummy_SPI.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Dummy_SPI.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Dummy_SPI.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Dummy_SPI.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Dummy_SPI.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Dummy_SPI.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dummy_SPI.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Dummy_SPI.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dummy_SPI.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Dummy_SPI.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Dummy_SPI.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Dummy_SPI.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Dummy_SPI.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Dummy_SPI.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Dummy_SPI.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Dummy_SPI.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Dummy_SPI.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Dummy_SPI.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dummy_SPI_Dummy_SPI_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Dummy_SPI_Dummy_SPI_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Dummy_SPI_Dummy_SPI_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dummy_SPI_Dummy_SPI_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dummy_SPI_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Dummy_SPI_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Dummy_SPI_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Dummy_SPI_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Dummy_SPI_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Dummy_SPI_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dummy_SPI_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dummy_SPI_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Dummy_SPI_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Dummy_SPI_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dummy_SPI_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dummy_SPI_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Dummy_SPI_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Dummy_SPI_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dummy_SPI_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dummy_SPI_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SPI_slave.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SPI_slave.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dummy_spi.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dummy_spi.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dummy_spi.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1495322746" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1495322746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495659147" xil_pn:in_ck="-2466797492771550548" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1495659147">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Counter.vhd"/>
      <outfile xil_pn:name="Dummy_SPI_test.vhd"/>
      <outfile xil_pn:name="spi_slave.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1495322750" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1094489749448231195" xil_pn:start_ts="1495322750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495658958" xil_pn:in_ck="8821624332451259843" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-516084950404561635" xil_pn:start_ts="1495658957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dummy_SPI.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1495356888" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2223775429540844877" xil_pn:start_ts="1495356888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495659790" xil_pn:in_ck="2186878404241775285" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1495659790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Counter.vhd"/>
      <outfile xil_pn:name="Dummy_SPI.vhf"/>
      <outfile xil_pn:name="Dummy_SPI_test.vhd"/>
      <outfile xil_pn:name="spi_slave.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1495659798" xil_pn:in_ck="2186878404241775285" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8550489239767459666" xil_pn:start_ts="1495659790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Dummy_SPI_Dummy_SPI_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Dummy_SPI_Dummy_SPI_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1495659798" xil_pn:in_ck="-2585409646622948498" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="687923596836750895" xil_pn:start_ts="1495659798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Dummy_SPI_Dummy_SPI_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1495658267" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1495658267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495658269" xil_pn:in_ck="8821624332451259843" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3248792279145854911" xil_pn:start_ts="1495658267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dummy_SPI.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1495658269" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2223775429540844877" xil_pn:start_ts="1495658269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495658269" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1495658269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495658269" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8522506376364068733" xil_pn:start_ts="1495658269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495658269" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1495658269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495658269" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7527516580308674519" xil_pn:start_ts="1495658269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495661030" xil_pn:in_ck="-6400813630901862673" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6022211606134896988" xil_pn:start_ts="1495661023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Dummy_SPI.jhd"/>
      <outfile xil_pn:name="Dummy_SPI.lso"/>
      <outfile xil_pn:name="Dummy_SPI.ngc"/>
      <outfile xil_pn:name="Dummy_SPI.ngr"/>
      <outfile xil_pn:name="Dummy_SPI.prj"/>
      <outfile xil_pn:name="Dummy_SPI.stx"/>
      <outfile xil_pn:name="Dummy_SPI.syr"/>
      <outfile xil_pn:name="Dummy_SPI.xst"/>
      <outfile xil_pn:name="Dummy_SPI_Dummy_SPI_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Dummy_SPI_Dummy_SPI_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="Dummy_SPI_vhdl.prj"/>
      <outfile xil_pn:name="Dummy_SPI_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1495658287" xil_pn:in_ck="8821624332451262019" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119254250639483847" xil_pn:start_ts="1495658287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495661034" xil_pn:in_ck="1017421113754989152" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7555260709086999654" xil_pn:start_ts="1495661030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dummy_SPI.bld"/>
      <outfile xil_pn:name="Dummy_SPI.ngd"/>
      <outfile xil_pn:name="Dummy_SPI_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1495661037" xil_pn:in_ck="717542886074838017" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1495661034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Dummy_SPI.pcf"/>
      <outfile xil_pn:name="Dummy_SPI_map.map"/>
      <outfile xil_pn:name="Dummy_SPI_map.mrp"/>
      <outfile xil_pn:name="Dummy_SPI_map.ncd"/>
      <outfile xil_pn:name="Dummy_SPI_map.ngm"/>
      <outfile xil_pn:name="Dummy_SPI_map.xrpt"/>
      <outfile xil_pn:name="Dummy_SPI_summary.xml"/>
      <outfile xil_pn:name="Dummy_SPI_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1495661052" xil_pn:in_ck="-9178042126216983622" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1495661037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dummy_SPI.ncd"/>
      <outfile xil_pn:name="Dummy_SPI.pad"/>
      <outfile xil_pn:name="Dummy_SPI.par"/>
      <outfile xil_pn:name="Dummy_SPI.ptwx"/>
      <outfile xil_pn:name="Dummy_SPI.unroutes"/>
      <outfile xil_pn:name="Dummy_SPI.xpi"/>
      <outfile xil_pn:name="Dummy_SPI_pad.csv"/>
      <outfile xil_pn:name="Dummy_SPI_pad.txt"/>
      <outfile xil_pn:name="Dummy_SPI_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1495661061" xil_pn:in_ck="8821624332451254394" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1495661052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dummy_SPI.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dummy_spi.bgn"/>
      <outfile xil_pn:name="dummy_spi.bit"/>
      <outfile xil_pn:name="dummy_spi.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1495324304" xil_pn:in_ck="6853856632435362500" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1495324303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1495661052" xil_pn:in_ck="3407980792435684605" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1495661050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dummy_SPI.twr"/>
      <outfile xil_pn:name="Dummy_SPI.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
