Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e02bd607008040cc9912689ec522ca20 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_my_bram_behav xil_defaultlib.tb_my_bram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'BRAM_WE' [C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05/lab05.srcs/sim_1/new/tb_my_bram.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'done' [C:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab05/prj/lab05/lab05.srcs/sim_1/new/tb_my_bram.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.my_bram(INIT_FILE="")
Compiling module xil_defaultlib.tb_my_bram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_my_bram_behav
