TimeQuest Timing Analyzer report for DE1_D5M
Thu Jun 21 19:02:42 2018
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'GPIO_1[0]'
 12. Slow Model Setup: 'u13|m1|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'rClk[0]'
 14. Slow Model Setup: 'MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]'
 15. Slow Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 16. Slow Model Setup: 'u6|altpll_component|pll|clk[0]'
 17. Slow Model Setup: 'CLOCK_50'
 18. Slow Model Hold: 'CLOCK_50'
 19. Slow Model Hold: 'GPIO_1[0]'
 20. Slow Model Hold: 'u13|m1|altpll_component|pll|clk[0]'
 21. Slow Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 22. Slow Model Hold: 'rClk[0]'
 23. Slow Model Hold: 'u6|altpll_component|pll|clk[0]'
 24. Slow Model Hold: 'MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]'
 25. Slow Model Recovery: 'rClk[0]'
 26. Slow Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 27. Slow Model Recovery: 'GPIO_1[0]'
 28. Slow Model Recovery: 'u6|altpll_component|pll|clk[0]'
 29. Slow Model Recovery: 'CLOCK_50'
 30. Slow Model Removal: 'GPIO_1[0]'
 31. Slow Model Removal: 'rClk[0]'
 32. Slow Model Removal: 'CLOCK_50'
 33. Slow Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 34. Slow Model Removal: 'u6|altpll_component|pll|clk[0]'
 35. Slow Model Minimum Pulse Width: 'GPIO_1[0]'
 36. Slow Model Minimum Pulse Width: 'rClk[0]'
 37. Slow Model Minimum Pulse Width: 'MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]'
 38. Slow Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 39. Slow Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'
 40. Slow Model Minimum Pulse Width: 'CLOCK_50'
 41. Slow Model Minimum Pulse Width: 'u13|m1|altpll_component|pll|clk[0]'
 42. Slow Model Minimum Pulse Width: 'CLOCK_24[0]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Propagation Delay
 48. Minimum Propagation Delay
 49. Output Enable Times
 50. Minimum Output Enable Times
 51. Output Disable Times
 52. Minimum Output Disable Times
 53. Fast Model Setup Summary
 54. Fast Model Hold Summary
 55. Fast Model Recovery Summary
 56. Fast Model Removal Summary
 57. Fast Model Minimum Pulse Width Summary
 58. Fast Model Setup: 'GPIO_1[0]'
 59. Fast Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 60. Fast Model Setup: 'rClk[0]'
 61. Fast Model Setup: 'MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]'
 62. Fast Model Setup: 'u13|m1|altpll_component|pll|clk[0]'
 63. Fast Model Setup: 'u6|altpll_component|pll|clk[0]'
 64. Fast Model Setup: 'CLOCK_50'
 65. Fast Model Hold: 'CLOCK_50'
 66. Fast Model Hold: 'GPIO_1[0]'
 67. Fast Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 68. Fast Model Hold: 'rClk[0]'
 69. Fast Model Hold: 'u13|m1|altpll_component|pll|clk[0]'
 70. Fast Model Hold: 'u6|altpll_component|pll|clk[0]'
 71. Fast Model Hold: 'MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]'
 72. Fast Model Recovery: 'rClk[0]'
 73. Fast Model Recovery: 'GPIO_1[0]'
 74. Fast Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 75. Fast Model Recovery: 'u6|altpll_component|pll|clk[0]'
 76. Fast Model Recovery: 'CLOCK_50'
 77. Fast Model Removal: 'GPIO_1[0]'
 78. Fast Model Removal: 'CLOCK_50'
 79. Fast Model Removal: 'rClk[0]'
 80. Fast Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 81. Fast Model Removal: 'u6|altpll_component|pll|clk[0]'
 82. Fast Model Minimum Pulse Width: 'GPIO_1[0]'
 83. Fast Model Minimum Pulse Width: 'rClk[0]'
 84. Fast Model Minimum Pulse Width: 'MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]'
 85. Fast Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 86. Fast Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'
 87. Fast Model Minimum Pulse Width: 'CLOCK_50'
 88. Fast Model Minimum Pulse Width: 'CLOCK_24[0]'
 89. Fast Model Minimum Pulse Width: 'u13|m1|altpll_component|pll|clk[0]'
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Propagation Delay
 95. Minimum Propagation Delay
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. Multicorner Timing Analysis Summary
101. Setup Times
102. Hold Times
103. Clock to Output Times
104. Minimum Clock to Output Times
105. Progagation Delay
106. Minimum Progagation Delay
107. Setup Transfers
108. Hold Transfers
109. Recovery Transfers
110. Removal Transfers
111. Report TCCS
112. Report RSKM
113. Unconstrained Paths
114. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; DE1_D5M                                          ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.82        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  69.2%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-------------+--------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-------------+--------------------------------------+--------------------------------------------------------+
; CLOCK_24[0]                                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;             ;                                      ; { CLOCK_24[0] }                                        ;
; CLOCK_50                                           ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;             ;                                      ; { CLOCK_50 }                                           ;
; GPIO_1[0]                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;             ;                                      ; { GPIO_1[0] }                                          ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;             ;                                      ; { I2C_CCD_Config:u8|mI2C_CTRL_CLK }                    ;
; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;             ;                                      ; { MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] } ;
; rClk[0]                                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;             ;                                      ; { rClk[0] }                                            ;
; u6|altpll_component|pll|clk[0]                     ; Generated ; 8.000  ; 125.0 MHz  ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;        ;        ;           ;            ; false    ; CLOCK_50    ; u6|altpll_component|pll|inclk[0]     ; { u6|altpll_component|pll|clk[0] }                     ;
; u6|altpll_component|pll|clk[1]                     ; Generated ; 8.000  ; 125.0 MHz  ; -3.000 ; 1.000  ; 50.00      ; 2         ; 5           ; -135.0 ;        ;           ;            ; false    ; CLOCK_50    ; u6|altpll_component|pll|inclk[0]     ; { u6|altpll_component|pll|clk[1] }                     ;
; u13|m1|altpll_component|pll|clk[0]                 ; Generated ; 25.000 ; 40.0 MHz   ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;        ;        ;           ;            ; false    ; CLOCK_24[0] ; u13|m1|altpll_component|pll|inclk[0] ; { u13|m1|altpll_component|pll|clk[0] }                 ;
+----------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-------------+--------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                  ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 7.45 MHz   ; 7.45 MHz        ; GPIO_1[0]                                          ;      ;
; 28.79 MHz  ; 28.79 MHz       ; u13|m1|altpll_component|pll|clk[0]                 ;      ;
; 134.7 MHz  ; 134.7 MHz       ; u6|altpll_component|pll|clk[0]                     ;      ;
; 140.98 MHz ; 140.98 MHz      ; CLOCK_50                                           ;      ;
; 141.28 MHz ; 141.28 MHz      ; rClk[0]                                            ;      ;
; 167.06 MHz ; 167.06 MHz      ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;      ;
; 220.95 MHz ; 220.95 MHz      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                      ;
+----------------------------------------------------+----------+---------------+
; Clock                                              ; Slack    ; End Point TNS ;
+----------------------------------------------------+----------+---------------+
; GPIO_1[0]                                          ; -126.372 ; -38336.606    ;
; u13|m1|altpll_component|pll|clk[0]                 ; -9.732   ; -128.643      ;
; rClk[0]                                            ; -5.489   ; -425.040      ;
; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; -4.986   ; -135.301      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; -4.910   ; -286.628      ;
; u6|altpll_component|pll|clk[0]                     ; -2.507   ; -156.167      ;
; CLOCK_50                                           ; 2.941    ; 0.000         ;
+----------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Hold Summary                                                     ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; -2.703 ; -5.392        ;
; GPIO_1[0]                                          ; -0.258 ; -0.314        ;
; u13|m1|altpll_component|pll|clk[0]                 ; 0.263  ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 0.445  ; 0.000         ;
; rClk[0]                                            ; 0.445  ; 0.000         ;
; u6|altpll_component|pll|clk[0]                     ; 0.445  ; 0.000         ;
; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.883  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Recovery Summary                              ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; rClk[0]                         ; -4.527 ; -378.648      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -4.526 ; -106.927      ;
; GPIO_1[0]                       ; -3.309 ; -235.572      ;
; u6|altpll_component|pll|clk[0]  ; -3.173 ; -709.432      ;
; CLOCK_50                        ; 13.979 ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; GPIO_1[0]                       ; -0.340 ; -2.720        ;
; rClk[0]                         ; 1.671  ; 0.000         ;
; CLOCK_50                        ; 2.067  ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 2.946  ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 5.170  ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; GPIO_1[0]                                          ; -2.333 ; -5736.461     ;
; rClk[0]                                            ; -2.064 ; -269.258      ;
; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; -2.064 ; -59.744       ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; -0.611 ; -87.984       ;
; u6|altpll_component|pll|clk[0]                     ; 1.436  ; 0.000         ;
; CLOCK_50                                           ; 8.889  ; 0.000         ;
; u13|m1|altpll_component|pll|clk[0]                 ; 9.936  ; 0.000         ;
; CLOCK_24[0]                                        ; 10.000 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'GPIO_1[0]'                                                                                                                                                                                                                                ;
+----------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -126.372 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 127.933    ;
; -126.181 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 127.684    ;
; -126.106 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 127.667    ;
; -126.032 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 127.593    ;
; -125.915 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 127.418    ;
; -125.776 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 127.337    ;
; -125.771 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 127.332    ;
; -125.766 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 127.269    ;
; -125.766 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 127.327    ;
; -125.585 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 127.088    ;
; -125.505 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 127.066    ;
; -125.500 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 127.003    ;
; -125.464 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 126.931    ;
; -125.436 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 126.997    ;
; -125.367 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 126.928    ;
; -125.243 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 126.804    ;
; -125.198 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 126.665    ;
; -125.179 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 126.646    ;
; -125.175 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 126.736    ;
; -125.170 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 126.673    ;
; -125.101 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 126.662    ;
; -125.052 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 126.555    ;
; -124.913 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 126.380    ;
; -124.903 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 126.464    ;
; -124.868 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 126.335    ;
; -124.860 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 126.421    ;
; -124.771 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 126.332    ;
; -124.669 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 126.172    ;
; -124.642 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 126.203    ;
; -124.637 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 126.140    ;
; -124.593 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 126.096    ;
; -124.583 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 126.050    ;
; -124.520 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 126.081    ;
; -124.429 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 125.990    ;
; -124.335 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 125.802    ;
; -124.327 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 125.830    ;
; -124.259 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 125.820    ;
; -124.254 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 125.757    ;
; -124.238 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 125.799    ;
; -124.238 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 125.741    ;
; -124.089 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 125.650    ;
; -124.050 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 125.517    ;
; -123.997 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 125.500    ;
; -123.987 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 125.548    ;
; -123.952 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 125.419    ;
; -123.855 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 125.416    ;
; -123.828 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 125.389    ;
; -123.823 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 125.326    ;
; -123.796 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 125.299    ;
; -123.667 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 125.134    ;
; -123.647 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 125.208    ;
; -123.521 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 124.988    ;
; -123.464 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 124.967    ;
; -123.424 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 124.985    ;
; -123.386 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 124.947    ;
; -123.381 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 124.884    ;
; -123.300 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 124.861    ;
; -123.236 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 124.703    ;
; -123.192 ; entropy_filter:u12|m52[3]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.499      ; 124.729    ;
; -123.109 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 124.612    ;
; -123.081 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 124.584    ;
; -123.079 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 124.546    ;
; -122.982 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 124.543    ;
; -122.960 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 124.521    ;
; -122.926 ; entropy_filter:u12|m52[3]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.499      ; 124.463    ;
; -122.840 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 124.401    ;
; -122.794 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 124.261    ;
; -122.699 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 124.260    ;
; -122.694 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 124.197    ;
; -122.650 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 124.153    ;
; -122.649 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 124.152    ;
; -122.596 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[0] ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.251     ; 123.383    ;
; -122.596 ; entropy_filter:u12|m52[3]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.499      ; 124.133    ;
; -122.500 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 124.061    ;
; -122.484 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[1] ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.251     ; 123.271    ;
; -122.465 ; entropy_filter:u12|m52[2]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 123.968    ;
; -122.408 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 123.969    ;
; -122.392 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 123.859    ;
; -122.330 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[0] ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.251     ; 123.117    ;
; -122.295 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 123.856    ;
; -122.245 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[2] ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.334      ; 123.617    ;
; -122.239 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 123.800    ;
; -122.234 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 123.737    ;
; -122.218 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[1] ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.251     ; 123.005    ;
; -122.217 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 123.720    ;
; -122.208 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 123.711    ;
; -122.205 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[4] ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.190     ; 123.053    ;
; -122.199 ; entropy_filter:u12|m52[2]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 123.702    ;
; -122.179 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[3] ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.334      ; 123.551    ;
; -122.108 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[5] ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.190     ; 122.956    ;
; -122.107 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 123.574    ;
; -122.068 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.523      ; 123.629    ;
; -122.063 ; entropy_filter:u12|m52[3]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.499      ; 123.600    ;
; -122.000 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[0] ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.251     ; 122.787    ;
; -121.979 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[2] ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.334      ; 123.351    ;
; -121.939 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[4] ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.190     ; 122.787    ;
; -121.932 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.429      ; 123.399    ;
; -121.913 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[3] ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.334      ; 123.285    ;
; -121.888 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[1] ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.251     ; 122.675    ;
; -121.869 ; entropy_filter:u12|m52[2]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.465      ; 123.372    ;
+----------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'u13|m1|altpll_component|pll|clk[0]'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------+-----------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                   ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-----------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -9.732 ; MIPS:u13|dff_1bit:ALUSrc_control_B|q                         ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 34.774     ;
; -9.664 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 34.706     ;
; -9.649 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:31:stage_i|q ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 34.691     ;
; -9.544 ; MIPS:u13|dff_1bit:ALUSrc_control_B|q                         ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 34.587     ;
; -9.476 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 34.519     ;
; -9.461 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:31:stage_i|q ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 34.504     ;
; -9.181 ; MIPS:u13|dff_1bit:ALUSrc_control_B|q                         ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 34.224     ;
; -9.127 ; MIPS:u13|dff_1bit:ALUSrc_control_B|q                         ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.009     ; 34.156     ;
; -9.119 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 34.161     ;
; -9.113 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 34.156     ;
; -9.098 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:31:stage_i|q ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 34.141     ;
; -9.063 ; MIPS:u13|dff_1bit:ALUSrc_control_B|q                         ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 34.106     ;
; -9.059 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.009     ; 34.088     ;
; -9.044 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:31:stage_i|q ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.009     ; 34.073     ;
; -8.995 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 34.038     ;
; -8.980 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:31:stage_i|q ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 34.023     ;
; -8.931 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.974     ;
; -8.884 ; MIPS:u13|dff_1bit:ALUSrc_control_B|q                         ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.927     ;
; -8.816 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.859     ;
; -8.801 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:31:stage_i|q ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.844     ;
; -8.750 ; MIPS:u13|dff_1bit:ALUSrc_control_B|q                         ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 33.789     ;
; -8.682 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 33.721     ;
; -8.667 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:31:stage_i|q ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 33.706     ;
; -8.590 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 33.632     ;
; -8.581 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 33.623     ;
; -8.568 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.611     ;
; -8.526 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.006     ; 33.558     ;
; -8.514 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.009     ; 33.543     ;
; -8.450 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.493     ;
; -8.402 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.445     ;
; -8.393 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.436     ;
; -8.392 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:28:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 33.434     ;
; -8.371 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 33.413     ;
; -8.338 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 33.371     ;
; -8.311 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 33.353     ;
; -8.271 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.314     ;
; -8.269 ; MIPS:u13|dff_1bit:ALUSrc_control_B|q                         ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 33.308     ;
; -8.204 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:28:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.247     ;
; -8.201 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 33.240     ;
; -8.186 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:31:stage_i|q ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 33.225     ;
; -8.183 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.226     ;
; -8.137 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 33.176     ;
; -8.123 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.166     ;
; -8.039 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.082     ;
; -8.030 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 33.073     ;
; -7.985 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.009     ; 33.014     ;
; -7.976 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.009     ; 33.005     ;
; -7.975 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 33.008     ;
; -7.937 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:29:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 32.979     ;
; -7.921 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.019     ; 32.940     ;
; -7.921 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.964     ;
; -7.912 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.955     ;
; -7.857 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 32.890     ;
; -7.847 ; MIPS:u13|dff_1bit:ALUSrc_control_B|q                         ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:0:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.010     ; 32.875     ;
; -7.841 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:28:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.884     ;
; -7.820 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.863     ;
; -7.787 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:28:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.009     ; 32.816     ;
; -7.779 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:0:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.010     ; 32.807     ;
; -7.766 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.009     ; 32.795     ;
; -7.764 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:31:stage_i|q ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:0:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.010     ; 32.792     ;
; -7.760 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.803     ;
; -7.749 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:29:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.792     ;
; -7.742 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.785     ;
; -7.733 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.776     ;
; -7.723 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:28:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.766     ;
; -7.722 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:0:stage_i|q  ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 32.761     ;
; -7.710 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 32.752     ;
; -7.706 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.009     ; 32.735     ;
; -7.702 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.745     ;
; -7.678 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 32.711     ;
; -7.656 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 32.695     ;
; -7.642 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.685     ;
; -7.608 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:25:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 32.647     ;
; -7.599 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 32.638     ;
; -7.544 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:23:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.009     ; 32.573     ;
; -7.544 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:28:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.587     ;
; -7.534 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:0:stage_i|q  ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 32.574     ;
; -7.527 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:6:stage_i|q    ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.006     ; 32.559     ;
; -7.523 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.566     ;
; -7.522 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:24:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.565     ;
; -7.508 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:1:stage_i|q  ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.551     ;
; -7.477 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:1:stage_i|q    ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.520     ;
; -7.463 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:8:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.506     ;
; -7.410 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:28:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 32.449     ;
; -7.401 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:7:stage_i|q    ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 32.434     ;
; -7.389 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:26:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 32.428     ;
; -7.386 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:29:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:9:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.429     ;
; -7.345 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:12:stage_i|q ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 32.382     ;
; -7.339 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:6:stage_i|q    ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 32.372     ;
; -7.332 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:29:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.009     ; 32.361     ;
; -7.329 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:27:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 32.368     ;
; -7.320 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:1:stage_i|q  ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.006      ; 32.364     ;
; -7.289 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:1:stage_i|q    ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.006      ; 32.333     ;
; -7.268 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:29:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:12:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 32.311     ;
; -7.256 ; MIPS:u13|N_dff:read_data_1_B|dff_1bit:\N_dffs:25:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 32.298     ;
; -7.252 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:12:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.001     ; 32.289     ;
; -7.241 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:6:stage_i|q  ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.006     ; 32.273     ;
; -7.234 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:24:stage_i|q   ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:0:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.010     ; 32.262     ;
; -7.233 ; MIPS:u13|dff_1bit:ALUSrc_control_B|q                         ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:1:stage_i|q  ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; -0.018     ; 32.253     ;
; -7.228 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:3:stage_i|q  ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q ; u13|m1|altpll_component|pll|clk[0] ; u13|m1|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 32.267     ;
+--------+--------------------------------------------------------------+-----------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.489 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 6.527      ;
; -5.487 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 6.525      ;
; -5.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 6.483      ;
; -5.443 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 6.481      ;
; -5.203 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 6.243      ;
; -5.201 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 6.241      ;
; -5.172 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 6.212      ;
; -5.170 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 6.210      ;
; -5.163 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 6.203      ;
; -5.161 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 6.201      ;
; -5.130 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 6.170      ;
; -5.128 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 6.168      ;
; -5.103 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 6.141      ;
; -5.101 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 6.139      ;
; -5.082 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 6.119      ;
; -5.080 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 6.117      ;
; -5.077 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 6.115      ;
; -5.076 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 6.114      ;
; -5.075 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 6.113      ;
; -5.033 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 6.071      ;
; -5.032 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 6.070      ;
; -5.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 6.069      ;
; -4.939 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.976      ;
; -4.937 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.974      ;
; -4.916 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.954      ;
; -4.914 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.952      ;
; -4.826 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.866      ;
; -4.824 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.864      ;
; -4.815 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.052      ; 5.827      ;
; -4.815 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.052      ; 5.827      ;
; -4.815 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.052      ; 5.827      ;
; -4.815 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.052      ; 5.827      ;
; -4.791 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.831      ;
; -4.790 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.830      ;
; -4.789 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.826      ;
; -4.789 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.829      ;
; -4.787 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.824      ;
; -4.781 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.821      ;
; -4.779 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.819      ;
; -4.771 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.052      ; 5.783      ;
; -4.771 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.052      ; 5.783      ;
; -4.771 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.052      ; 5.783      ;
; -4.771 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.052      ; 5.783      ;
; -4.769 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.807      ;
; -4.769 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.807      ;
; -4.767 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.805      ;
; -4.760 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.800      ;
; -4.759 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.799      ;
; -4.758 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.798      ;
; -4.751 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.791      ;
; -4.750 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.790      ;
; -4.749 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.789      ;
; -4.725 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.763      ;
; -4.725 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.763      ;
; -4.723 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.761      ;
; -4.718 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.758      ;
; -4.717 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.757      ;
; -4.716 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.756      ;
; -4.691 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.729      ;
; -4.690 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.728      ;
; -4.689 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.727      ;
; -4.672 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.710      ;
; -4.672 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.710      ;
; -4.670 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.707      ;
; -4.669 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.706      ;
; -4.668 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.705      ;
; -4.637 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.677      ;
; -4.635 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.675      ;
; -4.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.669      ;
; -4.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.669      ;
; -4.628 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.004      ; 5.670      ;
; -4.626 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.004      ; 5.668      ;
; -4.608 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.646      ;
; -4.604 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.642      ;
; -4.598 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.638      ;
; -4.596 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.636      ;
; -4.596 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.636      ;
; -4.594 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.002      ; 5.634      ;
; -4.587 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.004      ; 5.629      ;
; -4.585 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.004      ; 5.627      ;
; -4.564 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.602      ;
; -4.560 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.598      ;
; -4.557 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.006      ; 5.601      ;
; -4.555 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.006      ; 5.599      ;
; -4.529 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.054      ; 5.543      ;
; -4.529 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.054      ; 5.543      ;
; -4.529 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.054      ; 5.543      ;
; -4.529 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.054      ; 5.543      ;
; -4.527 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.564      ;
; -4.526 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.563      ;
; -4.525 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 5.562      ;
; -4.504 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.542      ;
; -4.503 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.541      ;
; -4.502 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 5.540      ;
; -4.498 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.054      ; 5.512      ;
; -4.498 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.054      ; 5.512      ;
; -4.498 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.054      ; 5.512      ;
; -4.498 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.054      ; 5.512      ;
; -4.489 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.054      ; 5.503      ;
; -4.489 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.054      ; 5.503      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]'                                                                                                                                                                                                                                     ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -4.986 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 6.047      ;
; -4.964 ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 6.025      ;
; -4.888 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.949      ;
; -4.866 ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.927      ;
; -4.854 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.915      ;
; -4.845 ; MIPS:u13|Idecode:ID|i[15] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.906      ;
; -4.839 ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.903      ;
; -4.836 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.897      ;
; -4.832 ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.893      ;
; -4.814 ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.875      ;
; -4.747 ; MIPS:u13|Idecode:ID|i[15] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.808      ;
; -4.741 ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.805      ;
; -4.739 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.800      ;
; -4.713 ; MIPS:u13|Idecode:ID|i[15] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.774      ;
; -4.707 ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.771      ;
; -4.695 ; MIPS:u13|Idecode:ID|i[15] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.756      ;
; -4.689 ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.753      ;
; -4.686 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.747      ;
; -4.680 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.745      ;
; -4.649 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.714      ;
; -4.641 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.702      ;
; -4.640 ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.106      ; 5.706      ;
; -4.607 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.668      ;
; -4.600 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.665      ;
; -4.592 ; MIPS:u13|Idecode:ID|i[22] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.656      ;
; -4.589 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.650      ;
; -4.588 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.649      ;
; -4.585 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.646      ;
; -4.582 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.647      ;
; -4.554 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.615      ;
; -4.552 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.617      ;
; -4.551 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.612      ;
; -4.551 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.616      ;
; -4.548 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.613      ;
; -4.542 ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.106      ; 5.608      ;
; -4.536 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.597      ;
; -4.530 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.595      ;
; -4.529 ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.590      ;
; -4.520 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.581      ;
; -4.517 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.578      ;
; -4.517 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.582      ;
; -4.508 ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.106      ; 5.574      ;
; -4.502 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.567      ;
; -4.499 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.564      ;
; -4.496 ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.557      ;
; -4.494 ; MIPS:u13|Idecode:ID|i[22] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.558      ;
; -4.490 ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.106      ; 5.556      ;
; -4.487 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.548      ;
; -4.468 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.533      ;
; -4.466 ; MIPS:u13|Idecode:ID|i[19] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.530      ;
; -4.460 ; MIPS:u13|Idecode:ID|i[22] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.524      ;
; -4.454 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.519      ;
; -4.453 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.514      ;
; -4.450 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.515      ;
; -4.447 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.512      ;
; -4.442 ; MIPS:u13|Idecode:ID|i[22] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.506      ;
; -4.441 ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.506      ;
; -4.435 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.496      ;
; -4.422 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.483      ;
; -4.420 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.485      ;
; -4.419 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.480      ;
; -4.410 ; MIPS:u13|Idecode:ID|i[15] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.471      ;
; -4.404 ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.468      ;
; -4.402 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.467      ;
; -4.398 ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.459      ;
; -4.388 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.449      ;
; -4.385 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.446      ;
; -4.370 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.431      ;
; -4.370 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.431      ;
; -4.368 ; MIPS:u13|Idecode:ID|i[19] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.432      ;
; -4.367 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.428      ;
; -4.364 ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.425      ;
; -4.346 ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.407      ;
; -4.343 ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.408      ;
; -4.341 ; MIPS:u13|Idecode:ID|i[14] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.106      ; 5.407      ;
; -4.337 ; MIPS:u13|Idecode:ID|i[8]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.106      ; 5.403      ;
; -4.335 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|i[29]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 5.377      ;
; -4.334 ; MIPS:u13|Idecode:ID|i[19] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.398      ;
; -4.316 ; MIPS:u13|Idecode:ID|i[19] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.380      ;
; -4.314 ; MIPS:u13|Idecode:ID|i[21] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.104      ; 5.378      ;
; -4.310 ; MIPS:u13|Idecode:ID|i[23] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.375      ;
; -4.309 ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.374      ;
; -4.304 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.365      ;
; -4.298 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|i[31]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 5.340      ;
; -4.291 ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.356      ;
; -4.276 ; MIPS:u13|Idecode:ID|i[12] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.341      ;
; -4.272 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.333      ;
; -4.270 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|i[30]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 5.312      ;
; -4.252 ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.317      ;
; -4.251 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.312      ;
; -4.245 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.310      ;
; -4.243 ; MIPS:u13|Idecode:ID|i[14] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.106      ; 5.309      ;
; -4.241 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|i[23]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.000      ; 5.279      ;
; -4.241 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[29]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 5.283      ;
; -4.239 ; MIPS:u13|Idecode:ID|i[8]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.106      ; 5.305      ;
; -4.238 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.299      ;
; -4.229 ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.294      ;
; -4.225 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|i[26]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 5.267      ;
; -4.220 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.101      ; 5.281      ;
; -4.216 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.105      ; 5.281      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                             ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -4.910 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 5.576      ;
; -4.910 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 5.576      ;
; -4.879 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.547      ;
; -4.879 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.547      ;
; -4.879 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.547      ;
; -4.879 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.547      ;
; -4.879 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.547      ;
; -4.879 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.547      ;
; -4.879 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.547      ;
; -4.879 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.547      ;
; -4.879 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.547      ;
; -4.879 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.547      ;
; -4.879 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.547      ;
; -4.879 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.547      ;
; -4.871 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.538      ;
; -4.871 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.538      ;
; -4.871 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.538      ;
; -4.871 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.538      ;
; -4.870 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 5.536      ;
; -4.870 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 5.536      ;
; -4.866 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.530      ;
; -4.866 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.530      ;
; -4.866 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.530      ;
; -4.866 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.530      ;
; -4.866 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.530      ;
; -4.839 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.507      ;
; -4.839 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.507      ;
; -4.839 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.507      ;
; -4.839 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.507      ;
; -4.839 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.507      ;
; -4.839 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.507      ;
; -4.839 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.507      ;
; -4.839 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.507      ;
; -4.839 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.507      ;
; -4.839 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.507      ;
; -4.839 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.507      ;
; -4.839 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.507      ;
; -4.831 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.498      ;
; -4.831 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.498      ;
; -4.831 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.498      ;
; -4.831 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.498      ;
; -4.826 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.490      ;
; -4.826 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.490      ;
; -4.826 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.490      ;
; -4.826 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.490      ;
; -4.826 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.490      ;
; -4.817 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.385     ; 5.470      ;
; -4.817 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.385     ; 5.470      ;
; -4.805 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.386     ; 5.457      ;
; -4.805 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.386     ; 5.457      ;
; -4.805 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.386     ; 5.457      ;
; -4.794 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.440      ;
; -4.777 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.385     ; 5.430      ;
; -4.777 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.385     ; 5.430      ;
; -4.765 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.386     ; 5.417      ;
; -4.765 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.386     ; 5.417      ;
; -4.765 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.386     ; 5.417      ;
; -4.754 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.400      ;
; -4.705 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 5.371      ;
; -4.705 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 5.371      ;
; -4.674 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.342      ;
; -4.674 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.342      ;
; -4.674 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.342      ;
; -4.674 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.342      ;
; -4.674 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.342      ;
; -4.674 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.342      ;
; -4.674 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.342      ;
; -4.674 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.342      ;
; -4.674 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.342      ;
; -4.674 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.342      ;
; -4.674 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.342      ;
; -4.674 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.370     ; 5.342      ;
; -4.666 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.333      ;
; -4.666 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.333      ;
; -4.666 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.333      ;
; -4.666 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.333      ;
; -4.661 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.325      ;
; -4.661 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.325      ;
; -4.661 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.325      ;
; -4.661 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.325      ;
; -4.661 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.374     ; 5.325      ;
; -4.612 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.385     ; 5.265      ;
; -4.612 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.385     ; 5.265      ;
; -4.600 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.386     ; 5.252      ;
; -4.600 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.386     ; 5.252      ;
; -4.600 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.386     ; 5.252      ;
; -4.589 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.235      ;
; -4.553 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 5.219      ;
; -4.553 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 5.219      ;
; -4.526 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[0]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.387     ; 5.177      ;
; -4.526 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[1]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.387     ; 5.177      ;
; -4.526 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[23]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.387     ; 5.177      ;
; -4.526 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[22]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.387     ; 5.177      ;
; -4.526 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[19]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.387     ; 5.177      ;
; -4.526 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[18]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.387     ; 5.177      ;
; -4.526 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[15]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.387     ; 5.177      ;
; -4.526 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.387     ; 5.177      ;
; -4.526 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[13]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.387     ; 5.177      ;
; -4.526 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[7]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.387     ; 5.177      ;
; -4.526 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[17]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.387     ; 5.177      ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.507 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mRD           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.787      ;
; -2.507 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.787      ;
; -2.507 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.787      ;
; -2.497 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.777      ;
; -2.497 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.777      ;
; -2.497 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mWR           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 3.777      ;
; -2.496 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 3.782      ;
; -2.496 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 3.782      ;
; -2.496 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 3.782      ;
; -2.496 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 3.782      ;
; -2.239 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.523      ;
; -2.239 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.523      ;
; -2.239 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.523      ;
; -2.224 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.509      ;
; -2.224 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.509      ;
; -2.224 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.509      ;
; -2.224 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.509      ;
; -2.224 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 3.509      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -2.039 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 3.328      ;
; -1.988 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.272      ;
; -1.988 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.272      ;
; -1.988 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 3.272      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.889 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.750     ; 3.177      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.737 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 3.016      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; -1.493 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.751     ; 2.780      ;
; 0.576  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mRD           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 7.456      ;
; 0.576  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|RD_MASK[0]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 7.456      ;
; 0.576  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|RD_MASK[1]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 7.456      ;
; 0.586  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 7.446      ;
; 0.586  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 7.446      ;
; 0.586  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mWR           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 7.446      ;
; 0.587  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[8]      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 7.451      ;
; 0.587  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[10]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 7.451      ;
; 0.587  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[11]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 7.451      ;
; 0.587  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[12]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 7.451      ;
; 0.733  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mRD           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 7.299      ;
; 0.733  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|RD_MASK[0]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 7.299      ;
; 0.733  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|RD_MASK[1]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 7.299      ;
; 0.743  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 7.289      ;
; 0.743  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 7.289      ;
; 0.743  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mWR           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 7.289      ;
; 0.744  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[8]      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 7.294      ;
; 0.744  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[10]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 7.294      ;
; 0.744  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[11]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 7.294      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                        ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 2.941  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.857      ; 0.731      ;
; 2.955  ; rClk[0]                         ; rClk[0]                         ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 2.871      ; 0.731      ;
; 3.441  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.857      ; 0.731      ;
; 3.455  ; rClk[0]                         ; rClk[0]                         ; rClk[0]                         ; CLOCK_50    ; 1.000        ; 2.871      ; 0.731      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[16]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[17]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[18]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[19]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[20]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[21]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[22]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[23]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[25]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[26]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[27]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[28]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[29]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[30]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[31]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.907 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[24]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 7.131      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[11]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[12]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[13]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[14]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 12.925 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[15]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 7.119      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[16]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[17]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[18]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[19]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[20]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[21]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[22]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[23]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[25]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[26]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[27]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[28]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[29]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[30]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[31]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.063 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[24]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.975      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[11]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[12]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[13]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[14]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.081 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[15]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.963      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[16]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[17]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[18]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[19]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[20]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[21]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[22]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[23]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[25]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[26]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[27]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[28]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[29]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[30]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[31]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.194 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[24]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.844      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[11]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[12]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[13]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[14]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.212 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[15]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.006      ; 6.832      ;
; 13.471 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[16]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.567      ;
; 13.471 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[17]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.567      ;
; 13.471 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[18]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 6.567      ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                           ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.703 ; rClk[0]                                  ; rClk[0]                                  ; rClk[0]                         ; CLOCK_50    ; 0.000        ; 2.871      ; 0.731      ;
; -2.689 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.857      ; 0.731      ;
; -2.203 ; rClk[0]                                  ; rClk[0]                                  ; rClk[0]                         ; CLOCK_50    ; -0.500       ; 2.871      ; 0.731      ;
; -2.189 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.857      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; I2C_CCD_Config:u8|senosr_exposure[2]     ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.624  ; I2C_CCD_Config:u8|senosr_exposure[15]    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.629  ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.769  ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.055      ;
; 0.960  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.246      ;
; 0.967  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.253      ;
; 0.968  ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.975  ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.975  ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.975  ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.980  ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.981  ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.985  ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 1.012  ; I2C_CCD_Config:u8|senosr_exposure[4]     ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.014  ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.300      ;
; 1.014  ; I2C_CCD_Config:u8|senosr_exposure[6]     ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.300      ;
; 1.014  ; I2C_CCD_Config:u8|senosr_exposure[9]     ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.300      ;
; 1.015  ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.016  ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.018  ; I2C_CCD_Config:u8|senosr_exposure[11]    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.019  ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.020  ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.306      ;
; 1.021  ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.307      ;
; 1.022  ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.022  ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.308      ;
; 1.023  ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.309      ;
; 1.024  ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.310      ;
; 1.027  ; I2C_CCD_Config:u8|senosr_exposure[13]    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.313      ;
; 1.178  ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.464      ;
; 1.185  ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.471      ;
; 1.195  ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.481      ;
; 1.198  ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.484      ;
; 1.201  ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.487      ;
; 1.204  ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.205  ; I2C_CCD_Config:u8|senosr_exposure[8]     ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.491      ;
; 1.208  ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.494      ;
; 1.209  ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.495      ;
; 1.231  ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.517      ;
; 1.232  ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.518      ;
; 1.234  ; I2C_CCD_Config:u8|senosr_exposure[5]     ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.520      ;
; 1.237  ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.523      ;
; 1.237  ; I2C_CCD_Config:u8|senosr_exposure[10]    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.523      ;
; 1.239  ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.525      ;
; 1.277  ; I2C_CCD_Config:u8|senosr_exposure[14]    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.563      ;
; 1.392  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.678      ;
; 1.399  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.685      ;
; 1.400  ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.686      ;
; 1.400  ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.686      ;
; 1.405  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.001     ; 1.690      ;
; 1.405  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.001     ; 1.690      ;
; 1.405  ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.001     ; 1.690      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.258 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.052      ; 1.080      ;
; -0.056 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.052      ; 1.282      ;
; 0.228  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.052      ; 1.566      ;
; 0.309  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.675      ; 1.270      ;
; 0.353  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.818      ; 1.457      ;
; 0.381  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.874      ; 1.541      ;
; 0.429  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.124      ; 1.839      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Histogram:u11|Blue_out[10]                                                                                                                                   ; Histogram:u11|Blue_out[10]                                                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.731      ;
; 0.482  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.727      ; 1.495      ;
; 0.516  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.848      ; 1.650      ;
; 0.521  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.822      ; 1.629      ;
; 0.544  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.613      ; 1.443      ;
; 0.544  ; Histogram:u11|his_in[15][9]                                                                                                                                  ; Histogram:u11|his_out[15][9]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.267      ; 1.097      ;
; 0.590  ; Histogram:u11|his_in[15][6]                                                                                                                                  ; Histogram:u11|his_out[15][6]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.260      ; 1.136      ;
; 0.595  ; Histogram:u11|his_in[15][2]                                                                                                                                  ; Histogram:u11|his_out[15][2]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.260      ; 1.141      ;
; 0.595  ; Histogram:u11|his_in[15][8]                                                                                                                                  ; Histogram:u11|his_out[15][8]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.267      ; 1.148      ;
; 0.604  ; Histogram:u11|his_in[15][0]                                                                                                                                  ; Histogram:u11|his_out[15][0]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.260      ; 1.150      ;
; 0.612  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.898      ;
; 0.612  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.898      ;
; 0.614  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.900      ;
; 0.615  ; Histogram:u11|his_in[6][16]                                                                                                                                  ; Histogram:u11|his_out[6][16]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.242      ; 1.143      ;
; 0.617  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.903      ;
; 0.617  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.903      ;
; 0.618  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.904      ;
; 0.618  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.904      ;
; 0.618  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.904      ;
; 0.620  ; Histogram:u11|his_in[6][11]                                                                                                                                  ; Histogram:u11|his_out[6][11]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.242      ; 1.148      ;
; 0.622  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.908      ;
; 0.622  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.908      ;
; 0.622  ; Histogram:u11|his_in[15][3]                                                                                                                                  ; Histogram:u11|his_out[15][3]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.267      ; 1.175      ;
; 0.626  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.912      ;
; 0.626  ; Histogram:u11|his_in[6][18]                                                                                                                                  ; Histogram:u11|his_out[6][18]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.242      ; 1.154      ;
; 0.629  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; entropy_filter:u12|m32[1]                                                                                                                                    ; entropy_filter:u12|m33[1]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.915      ;
; 0.630  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.916      ;
; 0.638  ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.924      ;
; 0.644  ; entropy_filter:u12|m33[1]                                                                                                                                    ; entropy_filter:u12|m34[1]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.930      ;
; 0.644  ; entropy_filter:u12|m13[2]                                                                                                                                    ; entropy_filter:u12|m14[2]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.930      ;
; 0.648  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.934      ;
; 0.651  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.937      ;
; 0.704  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 1.177      ; 2.167      ;
; 0.724  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.010      ;
; 0.727  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.613      ; 1.626      ;
; 0.733  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.019      ;
; 0.739  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.822      ; 1.847      ;
; 0.740  ; Histogram:u11|his_in[15][7]                                                                                                                                  ; Histogram:u11|his_out[15][7]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.267      ; 1.293      ;
; 0.741  ; Histogram:u11|his_in[15][4]                                                                                                                                  ; Histogram:u11|his_out[15][4]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.260      ; 1.287      ;
; 0.744  ; Histogram:u11|his_in[9][17]                                                                                                                                  ; Histogram:u11|his_out[9][17]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.053      ; 1.083      ;
; 0.752  ; Histogram:u11|his_in[11][19]                                                                                                                                 ; Histogram:u11|his_out[11][19]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.096      ; 1.134      ;
; 0.757  ; Histogram:u11|his_in[6][10]                                                                                                                                  ; Histogram:u11|his_out[6][10]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.242      ; 1.285      ;
; 0.760  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.046      ;
; 0.761  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.047      ;
; 0.761  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.047      ;
; 0.761  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.047      ;
; 0.763  ; Histogram:u11|his_in[11][14]                                                                                                                                 ; Histogram:u11|his_out[11][14]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.096      ; 1.145      ;
; 0.766  ; Histogram:u11|his_in[6][13]                                                                                                                                  ; Histogram:u11|his_out[6][13]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.242      ; 1.294      ;
; 0.772  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 1.058      ;
; 0.782  ; Histogram:u11|his_in[11][1]                                                                                                                                  ; Histogram:u11|his_out[11][1]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.013      ; 1.081      ;
; 0.787  ; Histogram:u11|his_in[3][17]                                                                                                                                  ; Histogram:u11|his_out[3][17]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.035      ; 1.108      ;
; 0.791  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a7~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.059      ;
; 0.791  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a11~porta_datain_reg1    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.059      ;
; 0.792  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[9]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a9~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.060      ;
; 0.793  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a4~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.061      ;
; 0.793  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a6~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.061      ;
; 0.797  ; Histogram:u11|his_in[9][19]                                                                                                                                  ; Histogram:u11|his_out[9][19]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.053      ; 1.136      ;
; 0.799  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a10~porta_datain_reg1    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.067      ;
; 0.802  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a2~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.018      ; 1.070      ;
; 0.803  ; Histogram:u11|his_in[10][1]                                                                                                                                  ; Histogram:u11|his_out[10][1]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.006      ; 1.095      ;
; 0.804  ; Histogram:u11|his_in[9][11]                                                                                                                                  ; Histogram:u11|his_out[9][11]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.053      ; 1.143      ;
; 0.804  ; Histogram:u11|his_in[9][16]                                                                                                                                  ; Histogram:u11|his_out[9][16]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.053      ; 1.143      ;
; 0.805  ; Histogram:u11|his_in[9][14]                                                                                                                                  ; Histogram:u11|his_out[9][14]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.053      ; 1.144      ;
; 0.809  ; Histogram:u11|his_in[14][19]                                                                                                                                 ; Histogram:u11|his_out[14][19]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.047      ; 1.142      ;
; 0.811  ; Histogram:u11|his_in[9][18]                                                                                                                                  ; Histogram:u11|his_out[9][18]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.053      ; 1.150      ;
; 0.813  ; Histogram:u11|his_in[14][13]                                                                                                                                 ; Histogram:u11|his_out[14][13]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.047      ; 1.146      ;
; 0.814  ; Histogram:u11|his_in[14][11]                                                                                                                                 ; Histogram:u11|his_out[14][11]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.047      ; 1.147      ;
; 0.824  ; Histogram:u11|his_in[6][1]                                                                                                                                   ; Histogram:u11|his_out[6][1]                                                                                                                                  ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; -0.034     ; 1.076      ;
; 0.829  ; Histogram:u11|his_in[12][2]                                                                                                                                  ; Histogram:u11|his_out[12][2]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.027      ; 1.142      ;
; 0.830  ; Histogram:u11|his_in[12][5]                                                                                                                                  ; Histogram:u11|his_out[12][5]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.027      ; 1.143      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'u13|m1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                            ; Launch Clock                                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.263 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]                                                                 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.915      ;
; 0.445 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[0]            ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[0]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; MIPS:u13|dff_1bit:RegDst_control_B|q                         ; MIPS:u13|dff_1bit:RegDst_control_C|q                                                                               ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.897      ;
; 0.613 ; MIPS:u13|dff_1bit:RegDst_control_C|q                         ; MIPS:u13|dff_1bit:RegDst_control_D|q                                                                               ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.899      ;
; 0.620 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q    ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:14:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.624 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:16:stage_i|q   ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:16:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:5:stage_i|q    ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:5:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.911      ;
; 0.633 ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:19:stage_i|q   ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:19:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.637 ; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[2]           ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:16:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.923      ;
; 0.640 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:19:stage_i|q   ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:19:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.926      ;
; 0.763 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]                                                                 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; u13|m1|altpll_component|pll|clk[0] ; -0.500       ; 0.089      ; 0.915      ;
; 0.769 ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:17:stage_i|q   ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:17:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.055      ;
; 0.772 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:16:stage_i|q   ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:16:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.774 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:13:stage_i|q   ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:13:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.774 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:17:stage_i|q   ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:17:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.775 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:22:stage_i|q   ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:22:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.777 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:15:stage_i|q   ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:15:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.778 ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:16:stage_i|q   ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:16:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.779 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:21:stage_i|q   ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:21:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.781 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:2:stage_i|q    ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:2:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.787 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:20:stage_i|q   ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:20:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.789 ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:20:stage_i|q   ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[9]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.790 ; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[8]           ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:19:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.790 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:31:stage_i|q   ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:31:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.849 ; MIPS:u13|dff_1bit:MemWrite_control_B|q                       ; MIPS:u13|dff_1bit:MemWrite_C|q                                                                                     ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.137      ;
; 0.863 ; MIPS:u13|dff_1bit:MemtoReg_control_C|q                       ; MIPS:u13|dff_1bit:MemtoReg_control_D|q                                                                             ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.151      ;
; 0.917 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:3:stage_i|q     ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[39]                                                                ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.203      ;
; 0.931 ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:18:stage_i|q   ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[5]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.217      ;
; 0.932 ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:18:stage_i|q   ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[0]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.218      ;
; 0.934 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:24:stage_i|q    ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[18]                                                                ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.220      ;
; 0.937 ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:16:stage_i|q   ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[1]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.223      ;
; 0.945 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:25:stage_i|q    ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[17]                                                                ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.231      ;
; 0.950 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:31:stage_i|q    ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[11]                                                                ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.236      ;
; 0.960 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[3]            ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[3]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.246      ;
; 0.960 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[12]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[12]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.246      ;
; 0.961 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[0]            ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[1]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.247      ;
; 0.964 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[5]            ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[5]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.250      ;
; 0.964 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[7]            ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[7]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.250      ;
; 0.967 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[13]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[13]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.253      ;
; 0.968 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[14]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[14]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[21]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[21]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.254      ;
; 0.969 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[9]            ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[9]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[10]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[10]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[11]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[11]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[16]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[16]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[19]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[19]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.255      ;
; 0.987 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:0:stage_i|q     ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:0:stage_i|q                                                           ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.273      ;
; 1.000 ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:20:stage_i|q   ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:20:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.286      ;
; 1.001 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:9:stage_i|q    ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:9:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.287      ;
; 1.003 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:18:stage_i|q   ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:18:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.289      ;
; 1.003 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[20]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[20]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.289      ;
; 1.003 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[22]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[22]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.289      ;
; 1.004 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[2]            ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[2]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.290      ;
; 1.006 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[1]            ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[1]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.292      ;
; 1.007 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[4]            ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[4]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.293      ;
; 1.008 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:31:stage_i|q    ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:31:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.294      ;
; 1.008 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[6]            ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[6]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.294      ;
; 1.008 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[8]            ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[8]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.294      ;
; 1.008 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[15]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[15]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.294      ;
; 1.008 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[17]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[17]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.294      ;
; 1.008 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[18]           ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[18]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.294      ;
; 1.011 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:11:stage_i|q   ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:11:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.296      ;
; 1.012 ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:15:stage_i|q   ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[9]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.298      ;
; 1.013 ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:18:stage_i|q   ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:18:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.299      ;
; 1.029 ; MIPS:u13|dff_1bit:Regwrite_control_D|q                       ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[0]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.315      ;
; 1.080 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:12:stage_i|q    ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[30]                                                                ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.366      ;
; 1.085 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:1:stage_i|q     ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_2|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.418      ;
; 1.094 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:23:stage_i|q    ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.083      ; 1.427      ;
; 1.099 ; MIPS:u13|Ifetch:IFE|PC[3]                                    ; MIPS:u13|Ifetch:IFE|PC[3]                                                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.385      ;
; 1.121 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:17:stage_i|q   ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:17:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.406      ;
; 1.125 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:8:stage_i|q    ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:8:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.410      ;
; 1.168 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:28:stage_i|q    ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:28:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 1.438      ;
; 1.182 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:29:stage_i|q    ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[13]                                                                ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.469      ;
; 1.185 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:15:stage_i|q   ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:15:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.465      ;
; 1.212 ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:14:stage_i|q   ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[7]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.498      ;
; 1.255 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:18:stage_i|q    ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:18:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.540      ;
; 1.257 ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:14:stage_i|q   ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:14:stage_i|q                                                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.531      ;
; 1.264 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:21:stage_i|q    ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:21:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.549      ;
; 1.268 ; MIPS:u13|dff_1bit:MemRead_control_B|q                        ; MIPS:u13|dff_1bit:MemRead_control_C|q                                                                              ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.269 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:12:stage_i|q   ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:12:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.554      ;
; 1.271 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:14:stage_i|q   ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:14:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.551      ;
; 1.271 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:7:stage_i|q    ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:7:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.558      ;
; 1.275 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:18:stage_i|q   ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:18:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.561      ;
; 1.276 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:13:stage_i|q ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:13:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.561      ;
; 1.277 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:10:stage_i|q    ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:10:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.562      ;
; 1.278 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:17:stage_i|q    ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:17:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.562      ;
; 1.280 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:11:stage_i|q    ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:11:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.565      ;
; 1.281 ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:11:stage_i|q ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:11:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.566      ;
; 1.283 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:20:stage_i|q    ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:20:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.567      ;
; 1.283 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:22:stage_i|q    ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:22:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.568      ;
; 1.283 ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:27:stage_i|q   ; MIPS:u13|dff_1bit:MemWrite_control_B|q                                                                             ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.569      ;
; 1.294 ; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[4]           ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:17:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.581      ;
; 1.295 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:19:stage_i|q    ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:19:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.579      ;
; 1.307 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:27:stage_i|q    ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:27:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 1.577      ;
; 1.309 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:10:stage_i|q   ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:10:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 1.579      ;
; 1.311 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:26:stage_i|q    ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:26:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 1.581      ;
; 1.313 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:30:stage_i|q   ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:30:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.582      ;
; 1.314 ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:12:stage_i|q   ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[3]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.600      ;
; 1.319 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:0:stage_i|q    ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:0:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.588      ;
; 1.322 ; MIPS:u13|dff_1bit:Regwrite_control_B|q                       ; MIPS:u13|dff_1bit:Regwrite_control_C|q                                                                             ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.609      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.731      ;
; 0.627 ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.913      ;
; 0.660 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.946      ;
; 0.662 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.948      ;
; 0.663 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.949      ;
; 0.848 ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.133      ;
; 0.863 ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.148      ;
; 0.893 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.179      ;
; 0.911 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.197      ;
; 0.935 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.221      ;
; 0.999 ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 1.289      ;
; 1.002 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.288      ;
; 1.004 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.290      ;
; 1.011 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.297      ;
; 1.015 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.301      ;
; 1.022 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.308      ;
; 1.056 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.342      ;
; 1.068 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.354      ;
; 1.132 ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.003     ; 1.415      ;
; 1.156 ; I2C_CCD_Config:u8|mI2C_DATA[7]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.441      ;
; 1.181 ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.017      ; 1.484      ;
; 1.190 ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.017      ; 1.493      ;
; 1.221 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.507      ;
; 1.241 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.532      ;
; 1.241 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.532      ;
; 1.242 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.528      ;
; 1.242 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.533      ;
; 1.243 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 1.533      ;
; 1.266 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.552      ;
; 1.285 ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.574      ;
; 1.286 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.572      ;
; 1.291 ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 1.581      ;
; 1.318 ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 1.608      ;
; 1.325 ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.017      ; 1.628      ;
; 1.328 ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.017      ; 1.631      ;
; 1.331 ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.017      ; 1.634      ;
; 1.332 ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.016      ; 1.634      ;
; 1.335 ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 1.624      ;
; 1.338 ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.017      ; 1.641      ;
; 1.354 ; I2C_CCD_Config:u8|mI2C_DATA[9]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.017      ; 1.657      ;
; 1.359 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.650      ;
; 1.359 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.650      ;
; 1.361 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.647      ;
; 1.365 ; I2C_CCD_Config:u8|mI2C_DATA[15]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.017      ; 1.668      ;
; 1.371 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.662      ;
; 1.372 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.663      ;
; 1.408 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.008      ; 1.702      ;
; 1.447 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.733      ;
; 1.454 ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 1.744      ;
; 1.455 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 1.747      ;
; 1.489 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.775      ;
; 1.490 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.777      ;
; 1.490 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.777      ;
; 1.491 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.782      ;
; 1.519 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.810      ;
; 1.533 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.017     ; 1.802      ;
; 1.549 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.840      ;
; 1.551 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.842      ;
; 1.569 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.855      ;
; 1.577 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.863      ;
; 1.583 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.874      ;
; 1.585 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.876      ;
; 1.585 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.876      ;
; 1.590 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.881      ;
; 1.598 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.889      ;
; 1.606 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.892      ;
; 1.606 ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.014      ; 1.906      ;
; 1.610 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.901      ;
; 1.612 ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.014      ; 1.912      ;
; 1.629 ; I2C_CCD_Config:u8|senosr_exposure[12]             ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ; CLOCK_50                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.380     ; 1.535      ;
; 1.630 ; I2C_CCD_Config:u8|mI2C_DATA[4]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.015      ; 1.931      ;
; 1.631 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.918      ;
; 1.631 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 1.918      ;
; 1.634 ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.015      ; 1.935      ;
; 1.635 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.926      ;
; 1.639 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 1.930      ;
; 1.642 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.008      ; 1.936      ;
; 1.645 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.008      ; 1.939      ;
; 1.645 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.008      ; 1.939      ;
; 1.661 ; I2C_CCD_Config:u8|senosr_exposure[3]              ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; CLOCK_50                        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.380     ; 1.567      ;
; 1.662 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 1.954      ;
; 1.663 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.949      ;
; 1.689 ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 1.974      ;
; 1.697 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.983      ;
; 1.711 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 1.997      ;
; 1.718 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 2.004      ;
; 1.756 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 2.043      ;
; 1.756 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 2.043      ;
; 1.757 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 2.043      ;
; 1.778 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 2.064      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                          ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.897      ;
; 0.611 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.897      ;
; 0.614 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.900      ;
; 0.618 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.905      ;
; 0.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.907      ;
; 0.629 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.915      ;
; 0.640 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.926      ;
; 0.657 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.943      ;
; 0.760 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.046      ;
; 0.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.047      ;
; 0.764 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.050      ;
; 0.765 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.051      ;
; 0.765 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.051      ;
; 0.769 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.055      ;
; 0.770 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.056      ;
; 0.770 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.056      ;
; 0.770 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.056      ;
; 0.771 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.057      ;
; 0.771 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.057      ;
; 0.772 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.058      ;
; 0.772 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.058      ;
; 0.780 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.066      ;
; 0.790 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.076      ;
; 0.792 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.078      ;
; 0.797 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.083      ;
; 0.804 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.090      ;
; 0.812 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                          ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.098      ;
; 0.848 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.133      ;
; 0.849 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.135      ;
; 0.875 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 1.160      ;
; 0.882 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.168      ;
; 0.887 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.173      ;
; 0.966 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.252      ;
; 0.972 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.258      ;
; 0.976 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.263      ;
; 0.978 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.264      ;
; 0.980 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.266      ;
; 0.981 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.267      ;
; 0.984 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.270      ;
; 0.986 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.272      ;
; 0.989 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.275      ;
; 0.990 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 1.277      ;
; 0.992 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.278      ;
; 0.997 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                          ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.283      ;
; 0.998 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.284      ;
; 1.005 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.291      ;
; 1.016 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.302      ;
; 1.019 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.305      ;
; 1.019 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.305      ;
; 1.020 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.306      ;
; 1.021 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.002     ; 1.305      ;
; 1.022 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.308      ;
; 1.022 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.308      ;
; 1.023 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.309      ;
; 1.023 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.309      ;
; 1.025 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.311      ;
; 1.037 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.323      ;
; 1.042 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.328      ;
; 1.044 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.330      ;
; 1.045 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.331      ;
; 1.050 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 1.336      ;
; 1.126 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 1.413      ;
; 1.127 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 1.414      ;
; 1.142 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.002     ; 1.426      ;
; 1.145 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.077      ; 1.472      ;
; 1.146 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.002     ; 1.430      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.445 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                        ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[20]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.899      ;
; 0.615 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.901      ;
; 0.618 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                ; Sdram_Control_4Port:u7|BA[1]                                                                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                                                        ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; Sdram_Control_4Port:u7|command:command1|CAS_N                                                                                                                ; Sdram_Control_4Port:u7|CAS_N                                                                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                               ; Sdram_Control_4Port:u7|SA[10]                                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.908      ;
; 0.625 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.636 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.640 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.926      ;
; 0.642 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.928      ;
; 0.642 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.928      ;
; 0.643 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.929      ;
; 0.646 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.932      ;
; 0.650 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.936      ;
; 0.652 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.938      ;
; 0.654 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.940      ;
; 0.655 ; Sdram_Control_4Port:u7|PM_STOP                                                                                                                               ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.941      ;
; 0.655 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.941      ;
; 0.655 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.941      ;
; 0.656 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; Sdram_Control_4Port:u7|command:command1|rw_shift[1]                                                                                                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.942      ;
; 0.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.944      ;
; 0.669 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.955      ;
; 0.735 ; Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 1.087      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]'                                                                                                                                            ;
+-------+---------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.883 ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.169      ;
; 1.885 ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.171      ;
; 1.889 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.175      ;
; 1.903 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.189      ;
; 1.904 ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.190      ;
; 1.906 ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.192      ;
; 1.907 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.193      ;
; 1.908 ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.194      ;
; 1.912 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.198      ;
; 1.942 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.228      ;
; 1.952 ; MIPS:u13|Idecode:ID|i[12] ; MIPS:u13|Idecode:ID|i[12] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.238      ;
; 2.001 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.287      ;
; 2.003 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.289      ;
; 2.005 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.291      ;
; 2.008 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.294      ;
; 2.010 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.296      ;
; 2.047 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.333      ;
; 2.048 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 2.330      ;
; 2.050 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 2.332      ;
; 2.052 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 2.334      ;
; 2.053 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.339      ;
; 2.055 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 2.337      ;
; 2.057 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 2.339      ;
; 2.095 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.381      ;
; 2.205 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 2.490      ;
; 2.206 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[10] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 2.491      ;
; 2.210 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[8]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 2.495      ;
; 2.210 ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.496      ;
; 2.210 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[14] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 2.495      ;
; 2.235 ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.521      ;
; 2.247 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.533      ;
; 2.252 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.005     ; 2.533      ;
; 2.253 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[10] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.005     ; 2.534      ;
; 2.257 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[8]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.005     ; 2.538      ;
; 2.257 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[14] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.005     ; 2.538      ;
; 2.264 ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.550      ;
; 2.310 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.596      ;
; 2.314 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.600      ;
; 2.317 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[12] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.603      ;
; 2.326 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.612      ;
; 2.326 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.612      ;
; 2.335 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.621      ;
; 2.337 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.623      ;
; 2.340 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.626      ;
; 2.340 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.626      ;
; 2.340 ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|i[12] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.626      ;
; 2.340 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.626      ;
; 2.353 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.639      ;
; 2.357 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 2.639      ;
; 2.361 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 2.643      ;
; 2.364 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[12] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 2.646      ;
; 2.368 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.654      ;
; 2.373 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.659      ;
; 2.373 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 2.655      ;
; 2.373 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 2.655      ;
; 2.381 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.667      ;
; 2.417 ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.703      ;
; 2.418 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.704      ;
; 2.421 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.707      ;
; 2.445 ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.731      ;
; 2.447 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.733      ;
; 2.453 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 2.740      ;
; 2.482 ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.768      ;
; 2.499 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.785      ;
; 2.514 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.800      ;
; 2.521 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.807      ;
; 2.523 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 2.808      ;
; 2.525 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 2.810      ;
; 2.527 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 2.812      ;
; 2.530 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 2.815      ;
; 2.532 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 2.817      ;
; 2.533 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 2.820      ;
; 2.534 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.820      ;
; 2.538 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.824      ;
; 2.556 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 2.843      ;
; 2.559 ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.845      ;
; 2.562 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.848      ;
; 2.577 ; MIPS:u13|Idecode:ID|i[8]  ; MIPS:u13|Idecode:ID|i[8]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.863      ;
; 2.581 ; MIPS:u13|Idecode:ID|i[10] ; MIPS:u13|Idecode:ID|i[10] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.867      ;
; 2.583 ; MIPS:u13|Idecode:ID|i[14] ; MIPS:u13|Idecode:ID|i[14] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.869      ;
; 2.587 ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.873      ;
; 2.592 ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.878      ;
; 2.599 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.885      ;
; 2.603 ; MIPS:u13|Idecode:ID|i[10] ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 2.890      ;
; 2.604 ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 2.889      ;
; 2.605 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.891      ;
; 2.612 ; MIPS:u13|Idecode:ID|i[8]  ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 2.899      ;
; 2.615 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.901      ;
; 2.616 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.004      ; 2.906      ;
; 2.616 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.902      ;
; 2.617 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 2.903      ;
; 2.619 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.004      ; 2.909      ;
; 2.622 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[15] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.004      ; 2.912      ;
; 2.623 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.004      ; 2.913      ;
; 2.632 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 2.919      ;
; 2.636 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 2.923      ;
; 2.642 ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 2.927      ;
; 2.645 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[19] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 2.932      ;
; 2.646 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[21] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 2.933      ;
; 2.646 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[22] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 2.933      ;
+-------+---------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'rClk[0]'                                                                                                                                                                                                                                       ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.553     ; 4.434      ;
; -4.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.553     ; 4.434      ;
; -4.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.553     ; 4.434      ;
; -4.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.553     ; 4.434      ;
; -4.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.558     ; 4.429      ;
; -4.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.558     ; 4.429      ;
; -4.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.558     ; 4.429      ;
; -4.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.558     ; 4.429      ;
; -4.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.558     ; 4.429      ;
; -4.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.558     ; 4.429      ;
; -4.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.558     ; 4.429      ;
; -4.527 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.558     ; 4.429      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.612     ; 4.016      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.612     ; 4.016      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.612     ; 4.016      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.612     ; 4.016      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.612     ; 4.016      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.615     ; 4.013      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.615     ; 4.013      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.615     ; 4.013      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.615     ; 4.013      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.615     ; 4.013      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.615     ; 4.013      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.612     ; 4.016      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.613     ; 4.015      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.612     ; 4.016      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.611     ; 4.017      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.611     ; 4.017      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.604     ; 4.024      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.604     ; 4.024      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.604     ; 4.024      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.604     ; 4.024      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.604     ; 4.024      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.604     ; 4.024      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.605     ; 4.023      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.605     ; 4.023      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.606     ; 4.022      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.605     ; 4.023      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.605     ; 4.023      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.605     ; 4.023      ;
; -4.090 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.607     ; 4.021      ;
; -3.590 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.611     ; 4.017      ;
; -3.590 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.605     ; 4.023      ;
; -1.895 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.613     ; 2.320      ;
; -1.833 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                    ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.608     ; 2.263      ;
; -1.639 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.615     ; 2.062      ;
; -1.639 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.615     ; 2.062      ;
; -1.639 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.615     ; 2.062      ;
; -1.639 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.615     ; 2.062      ;
; -1.639 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.615     ; 2.062      ;
; -1.639 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.615     ; 2.062      ;
; -1.639 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.615     ; 2.062      ;
; -1.639 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.615     ; 2.062      ;
; -1.639 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.615     ; 2.062      ;
; -1.639 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.615     ; 2.062      ;
; -1.639 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.615     ; 2.062      ;
; -1.639 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.615     ; 2.062      ;
; -1.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.607     ; 1.716      ;
; -1.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.607     ; 1.716      ;
; -1.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.607     ; 1.716      ;
; -1.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.607     ; 1.716      ;
; -1.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.607     ; 1.716      ;
; -1.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.607     ; 1.716      ;
; -1.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.607     ; 1.716      ;
; -1.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.607     ; 1.716      ;
; -1.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.607     ; 1.716      ;
; -1.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.607     ; 1.716      ;
; -1.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.607     ; 1.716      ;
; -1.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.607     ; 1.716      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                 ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -4.526 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 5.192      ;
; -4.504 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.171      ;
; -4.504 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.171      ;
; -4.504 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.171      ;
; -4.499 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 5.170      ;
; -4.499 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 5.170      ;
; -4.499 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 5.170      ;
; -4.499 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 5.170      ;
; -4.488 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 5.150      ;
; -4.488 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 5.150      ;
; -4.488 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 5.150      ;
; -4.488 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 5.150      ;
; -4.486 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 5.152      ;
; -4.484 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 5.147      ;
; -4.484 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 5.147      ;
; -4.484 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 5.147      ;
; -4.484 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 5.147      ;
; -4.484 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 5.147      ;
; -4.464 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.131      ;
; -4.464 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.131      ;
; -4.464 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 5.131      ;
; -4.459 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 5.130      ;
; -4.459 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 5.130      ;
; -4.459 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 5.130      ;
; -4.459 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 5.130      ;
; -4.448 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 5.110      ;
; -4.448 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 5.110      ;
; -4.448 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 5.110      ;
; -4.448 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 5.110      ;
; -4.444 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 5.107      ;
; -4.444 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 5.107      ;
; -4.444 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 5.107      ;
; -4.444 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 5.107      ;
; -4.444 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 5.107      ;
; -4.400 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.046      ;
; -4.400 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.046      ;
; -4.400 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.046      ;
; -4.400 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.046      ;
; -4.400 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.046      ;
; -4.400 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.046      ;
; -4.360 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.006      ;
; -4.360 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.006      ;
; -4.360 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.006      ;
; -4.360 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.006      ;
; -4.360 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.006      ;
; -4.360 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 5.006      ;
; -4.321 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 4.987      ;
; -4.299 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 4.966      ;
; -4.299 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 4.966      ;
; -4.299 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 4.966      ;
; -4.294 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 4.965      ;
; -4.294 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 4.965      ;
; -4.294 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 4.965      ;
; -4.294 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 4.965      ;
; -4.283 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 4.945      ;
; -4.283 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 4.945      ;
; -4.283 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 4.945      ;
; -4.283 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 4.945      ;
; -4.279 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 4.942      ;
; -4.279 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 4.942      ;
; -4.279 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 4.942      ;
; -4.279 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 4.942      ;
; -4.279 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 4.942      ;
; -4.195 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 4.841      ;
; -4.195 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 4.841      ;
; -4.195 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 4.841      ;
; -4.195 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 4.841      ;
; -4.195 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 4.841      ;
; -4.195 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.392     ; 4.841      ;
; -4.169 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 4.835      ;
; -4.147 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 4.814      ;
; -4.147 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 4.814      ;
; -4.147 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 4.814      ;
; -4.142 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 4.813      ;
; -4.142 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 4.813      ;
; -4.142 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 4.813      ;
; -4.142 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 4.813      ;
; -4.131 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 4.793      ;
; -4.131 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 4.793      ;
; -4.131 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 4.793      ;
; -4.131 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 4.793      ;
; -4.127 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 4.790      ;
; -4.127 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 4.790      ;
; -4.127 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 4.790      ;
; -4.127 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 4.790      ;
; -4.127 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.375     ; 4.790      ;
; -4.121 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.389     ; 4.770      ;
; -4.107 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 4.773      ;
; -4.085 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 4.752      ;
; -4.085 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 4.752      ;
; -4.085 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.371     ; 4.752      ;
; -4.084 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.372     ; 4.750      ;
; -4.081 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.389     ; 4.730      ;
; -4.080 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 4.751      ;
; -4.080 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 4.751      ;
; -4.080 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 4.751      ;
; -4.080 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.367     ; 4.751      ;
; -4.069 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 4.731      ;
; -4.069 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 4.731      ;
; -4.069 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.376     ; 4.731      ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.309 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.196      ; 4.043      ;
; -3.309 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.196      ; 4.043      ;
; -3.309 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.196      ; 4.043      ;
; -3.309 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.196      ; 4.043      ;
; -3.309 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.196      ; 4.043      ;
; -3.309 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.196      ; 4.043      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.447      ; 4.039      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.447      ; 4.039      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.447      ; 4.039      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.447      ; 4.039      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.447      ; 4.039      ;
; -3.054 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.447      ; 4.039      ;
; -3.049 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.454      ; 4.041      ;
; -3.049 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.454      ; 4.041      ;
; -3.049 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.454      ; 4.041      ;
; -3.035 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.462      ; 4.035      ;
; -3.035 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.462      ; 4.035      ;
; -3.035 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.462      ; 4.035      ;
; -3.008 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.491      ; 4.037      ;
; -3.008 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.491      ; 4.037      ;
; -2.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.526      ; 4.039      ;
; -2.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.526      ; 4.039      ;
; -2.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.526      ; 4.039      ;
; -2.975 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.526      ; 4.039      ;
; -2.844 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.649      ; 4.031      ;
; -2.844 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.649      ; 4.031      ;
; -2.844 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.649      ; 4.031      ;
; -2.844 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.649      ; 4.031      ;
; -2.844 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.649      ; 4.031      ;
; -2.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.661      ; 4.037      ;
; -2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.756      ; 4.038      ;
; -2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.756      ; 4.038      ;
; -2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.756      ; 4.038      ;
; -2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.756      ; 4.038      ;
; -2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.756      ; 4.038      ;
; -2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.756      ; 4.038      ;
; -2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.756      ; 4.038      ;
; -2.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.815      ; 4.042      ;
; -2.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.815      ; 4.042      ;
; -2.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.815      ; 4.042      ;
; -2.604 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.894      ; 4.036      ;
; -2.604 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.894      ; 4.036      ;
; -2.604 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.894      ; 4.036      ;
; -2.604 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.894      ; 4.036      ;
; -2.604 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.894      ; 4.036      ;
; -2.604 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.894      ; 4.036      ;
; -2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.964      ; 4.004      ;
; -2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.964      ; 4.004      ;
; -2.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.964      ; 4.004      ;
; -2.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.028      ; 4.034      ;
; -2.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.028      ; 4.034      ;
; -2.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.028      ; 4.034      ;
; -2.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.028      ; 4.034      ;
; -2.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.028      ; 4.034      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.444 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.026      ; 4.008      ;
; -2.431 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.050      ; 4.019      ;
; -2.431 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.050      ; 4.019      ;
; -2.431 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.050      ; 4.019      ;
; -2.431 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.050      ; 4.019      ;
; -2.181 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.321      ; 4.040      ;
; -2.181 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.321      ; 4.040      ;
; -2.181 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.321      ; 4.040      ;
; -1.976 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.507      ; 4.021      ;
; -1.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.568      ; 4.034      ;
; -1.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.578      ; 4.039      ;
; -1.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.578      ; 4.039      ;
; -1.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.578      ; 4.039      ;
; -1.922 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.574      ; 4.034      ;
; -1.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.588      ; 4.031      ;
; -1.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.639      ; 4.004      ;
; -1.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.639      ; 4.004      ;
; -1.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.639      ; 4.004      ;
; -1.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.639      ; 4.004      ;
; -1.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.742      ; 4.009      ;
; -1.711 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 1.777      ; 4.026      ;
; -0.335 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.373      ; 2.746      ;
; -0.307 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.451      ; 2.796      ;
; -0.307 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.451      ; 2.796      ;
; -0.307 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.451      ; 2.796      ;
; -0.307 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.451      ; 2.796      ;
; -0.307 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.451      ; 2.796      ;
; -0.307 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.451      ; 2.796      ;
; -0.307 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.451      ; 2.796      ;
; -0.307 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.451      ; 2.796      ;
; -0.307 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.451      ; 2.796      ;
; -0.307 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.451      ; 2.796      ;
; -0.307 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 1.451      ; 2.796      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.692     ; 4.441      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.692     ; 4.441      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.692     ; 4.441      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.692     ; 4.441      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.692     ; 4.441      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.692     ; 4.441      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.692     ; 4.441      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.693     ; 4.440      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.693     ; 4.440      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.693     ; 4.440      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.693     ; 4.440      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.693     ; 4.440      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.693     ; 4.440      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.693     ; 4.440      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.693     ; 4.440      ;
; -3.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.693     ; 4.440      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.694     ; 4.437      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.694     ; 4.437      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.694     ; 4.437      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.694     ; 4.437      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.694     ; 4.437      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.694     ; 4.437      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.694     ; 4.437      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 4.436      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 4.436      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 4.436      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 4.436      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 4.436      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 4.436      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 4.436      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 4.436      ;
; -3.171 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.695     ; 4.436      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 4.034      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.036      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.036      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.036      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.749     ; 4.039      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.036      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.036      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.036      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.753     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.749 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.752     ; 4.035      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.019      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.019      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.019      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.019      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                      ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.019      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 4.020      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                       ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 4.020      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.016      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                             ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.016      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.758     ; 4.016      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.754     ; 4.020      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 4.015      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.019      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.759     ; 4.015      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.019      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.019      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.019      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.019      ;
; -2.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.755     ; 4.019      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                     ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 13.979 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.076      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.019 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 6.036      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.871      ;
; 14.244 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.807      ;
; 14.284 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.767      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.336 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.719      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.398 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.657      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.421 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.634      ;
; 14.449 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 5.602      ;
; 14.464 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 5.591      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'GPIO_1[0]'                                                                                                                                                                                                                                     ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.340 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.519      ; 1.465      ;
; -0.340 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.519      ; 1.465      ;
; -0.340 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.519      ; 1.465      ;
; -0.340 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.519      ; 1.465      ;
; -0.340 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.519      ; 1.465      ;
; -0.340 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.519      ; 1.465      ;
; -0.340 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.519      ; 1.465      ;
; -0.340 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.519      ; 1.465      ;
; 0.429  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.727      ; 2.442      ;
; 0.429  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.727      ; 2.442      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 0.626  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.422      ; 2.334      ;
; 1.044  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.466      ; 2.796      ;
; 1.044  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.466      ; 2.796      ;
; 1.044  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.466      ; 2.796      ;
; 1.044  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.466      ; 2.796      ;
; 1.044  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.466      ; 2.796      ;
; 1.044  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.466      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.059  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.451      ; 2.796      ;
; 1.087  ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 1.373      ; 2.746      ;
; 2.463  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.777      ; 4.026      ;
; 2.481  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.742      ; 4.009      ;
; 2.579  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.639      ; 4.004      ;
; 2.579  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.639      ; 4.004      ;
; 2.579  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.639      ; 4.004      ;
; 2.579  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.639      ; 4.004      ;
; 2.657  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.588      ; 4.031      ;
; 2.674  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.574      ; 4.034      ;
; 2.675  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.578      ; 4.039      ;
; 2.675  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.578      ; 4.039      ;
; 2.675  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.578      ; 4.039      ;
; 2.680  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.568      ; 4.034      ;
; 2.728  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.507      ; 4.021      ;
; 2.933  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.321      ; 4.040      ;
; 2.933  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.321      ; 4.040      ;
; 2.933  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.321      ; 4.040      ;
; 3.183  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.050      ; 4.019      ;
; 3.183  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.050      ; 4.019      ;
; 3.183  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.050      ; 4.019      ;
; 3.183  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.050      ; 4.019      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.196  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.026      ; 4.008      ;
; 3.220  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.028      ; 4.034      ;
; 3.220  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.028      ; 4.034      ;
; 3.220  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.028      ; 4.034      ;
; 3.220  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.028      ; 4.034      ;
; 3.220  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 1.028      ; 4.034      ;
; 3.254  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.964      ; 4.004      ;
; 3.254  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.964      ; 4.004      ;
; 3.254  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.964      ; 4.004      ;
; 3.356  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.894      ; 4.036      ;
; 3.356  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.894      ; 4.036      ;
; 3.356  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.894      ; 4.036      ;
; 3.356  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.894      ; 4.036      ;
; 3.356  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.894      ; 4.036      ;
; 3.356  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.894      ; 4.036      ;
; 3.441  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.815      ; 4.042      ;
; 3.441  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.815      ; 4.042      ;
; 3.441  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.815      ; 4.042      ;
; 3.496  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.756      ; 4.038      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.671 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.457      ;
; 1.671 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.457      ;
; 1.671 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.457      ;
; 1.671 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.457      ;
; 1.671 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.457      ;
; 1.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.474      ;
; 1.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.474      ;
; 1.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.474      ;
; 1.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.474      ;
; 1.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.474      ;
; 1.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.474      ;
; 1.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.474      ;
; 1.688 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.474      ;
; 1.896 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.682      ;
; 1.896 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.682      ;
; 1.896 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.682      ;
; 1.896 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.682      ;
; 1.896 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.682      ;
; 1.896 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.682      ;
; 1.896 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.682      ;
; 1.896 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.682      ;
; 1.896 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.682      ;
; 1.896 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.682      ;
; 1.906 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.691      ;
; 1.906 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.691      ;
; 1.906 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.691      ;
; 1.906 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.691      ;
; 1.906 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; -0.001     ; 1.691      ;
; 1.927 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.713      ;
; 1.927 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 1.713      ;
; 2.037 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.607     ; 1.716      ;
; 2.037 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.607     ; 1.716      ;
; 2.037 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.607     ; 1.716      ;
; 2.037 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.607     ; 1.716      ;
; 2.037 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.607     ; 1.716      ;
; 2.037 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.607     ; 1.716      ;
; 2.037 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.607     ; 1.716      ;
; 2.037 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.607     ; 1.716      ;
; 2.037 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.607     ; 1.716      ;
; 2.037 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.607     ; 1.716      ;
; 2.037 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.607     ; 1.716      ;
; 2.037 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.607     ; 1.716      ;
; 2.037 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.607     ; 1.716      ;
; 2.391 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.615     ; 2.062      ;
; 2.391 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.615     ; 2.062      ;
; 2.391 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.615     ; 2.062      ;
; 2.391 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.615     ; 2.062      ;
; 2.391 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.615     ; 2.062      ;
; 2.391 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.615     ; 2.062      ;
; 2.391 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.615     ; 2.062      ;
; 2.391 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.615     ; 2.062      ;
; 2.391 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.615     ; 2.062      ;
; 2.391 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.615     ; 2.062      ;
; 2.391 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.615     ; 2.062      ;
; 2.391 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.615     ; 2.062      ;
; 2.585 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.608     ; 2.263      ;
; 2.647 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.613     ; 2.320      ;
; 4.342 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.611     ; 4.017      ;
; 4.342 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.605     ; 4.023      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.612     ; 4.016      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.612     ; 4.016      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.612     ; 4.016      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.612     ; 4.016      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.612     ; 4.016      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.615     ; 4.013      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.615     ; 4.013      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.615     ; 4.013      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.615     ; 4.013      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.615     ; 4.013      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.615     ; 4.013      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.612     ; 4.016      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.613     ; 4.015      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.612     ; 4.016      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.607     ; 4.021      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.607     ; 4.021      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.607     ; 4.021      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.611     ; 4.017      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.611     ; 4.017      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.607     ; 4.021      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.607     ; 4.021      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.607     ; 4.021      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.607     ; 4.021      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.607     ; 4.021      ;
; 4.842 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.607     ; 4.021      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.067 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.346      ;
; 2.067 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.346      ;
; 2.067 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.346      ;
; 2.067 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.346      ;
; 2.067 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.346      ;
; 2.067 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.346      ;
; 2.067 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.346      ;
; 2.067 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.346      ;
; 2.067 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.346      ;
; 2.067 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.346      ;
; 2.067 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.346      ;
; 2.067 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.346      ;
; 2.067 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 2.346      ;
; 2.072 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.346      ;
; 2.072 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.346      ;
; 2.072 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.346      ;
; 2.072 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.346      ;
; 2.072 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.346      ;
; 2.072 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.346      ;
; 2.072 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.346      ;
; 2.072 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.346      ;
; 2.072 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.346      ;
; 2.072 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.346      ;
; 2.072 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.346      ;
; 2.072 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.346      ;
; 2.072 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 2.346      ;
; 2.087 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.357      ;
; 2.087 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.357      ;
; 2.087 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.357      ;
; 2.087 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.357      ;
; 2.087 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.357      ;
; 2.087 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.357      ;
; 2.087 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.357      ;
; 2.087 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.357      ;
; 2.087 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.357      ;
; 2.087 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.357      ;
; 2.087 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.357      ;
; 2.087 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.016     ; 2.357      ;
; 2.108 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.379      ;
; 2.108 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.379      ;
; 2.108 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.379      ;
; 2.108 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.379      ;
; 2.108 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.015     ; 2.379      ;
; 3.581 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 3.888      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 3.846 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 4.157      ;
; 4.235 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 4.543      ;
; 4.399 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 4.707      ;
; 4.442 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 4.741      ;
; 4.449 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 4.757      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.500 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.812      ;
; 4.547 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 4.855      ;
; 4.552 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 4.860      ;
; 4.559 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 4.867      ;
; 4.566 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 4.865      ;
; 4.593 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 4.892      ;
; 4.600 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 4.908      ;
; 4.601 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 4.909      ;
; 4.664 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.976      ;
; 4.664 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.976      ;
; 4.664 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.976      ;
; 4.664 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.976      ;
; 4.664 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.976      ;
; 4.664 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.976      ;
; 4.664 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.976      ;
; 4.664 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.976      ;
; 4.664 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.976      ;
; 4.664 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.976      ;
; 4.664 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.976      ;
; 4.664 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.976      ;
; 4.664 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 4.976      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                          ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 2.946 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.381     ; 2.851      ;
; 3.225 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.384     ; 3.127      ;
; 3.225 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.384     ; 3.127      ;
; 3.225 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.384     ; 3.127      ;
; 3.225 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.384     ; 3.127      ;
; 3.225 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.384     ; 3.127      ;
; 3.225 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.384     ; 3.127      ;
; 3.309 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 3.228      ;
; 3.309 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 3.228      ;
; 3.309 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 3.228      ;
; 3.309 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 3.228      ;
; 3.309 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 3.228      ;
; 3.313 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.368     ; 3.231      ;
; 3.313 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.368     ; 3.231      ;
; 3.313 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.368     ; 3.231      ;
; 3.313 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.368     ; 3.231      ;
; 3.324 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.359     ; 3.251      ;
; 3.324 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.359     ; 3.251      ;
; 3.324 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.359     ; 3.251      ;
; 3.324 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.359     ; 3.251      ;
; 3.329 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.363     ; 3.252      ;
; 3.329 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.363     ; 3.252      ;
; 3.329 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.363     ; 3.252      ;
; 3.351 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.364     ; 3.273      ;
; 3.600 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.380     ; 3.506      ;
; 3.764 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.380     ; 3.670      ;
; 3.807 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.389     ; 3.704      ;
; 3.814 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.380     ; 3.720      ;
; 3.879 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.782      ;
; 3.879 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.782      ;
; 3.879 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.782      ;
; 3.879 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.782      ;
; 3.879 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.782      ;
; 3.879 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.782      ;
; 3.912 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.380     ; 3.818      ;
; 3.917 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.380     ; 3.823      ;
; 3.924 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.380     ; 3.830      ;
; 3.931 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.389     ; 3.828      ;
; 3.958 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.389     ; 3.855      ;
; 3.963 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.366     ; 3.883      ;
; 3.963 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.366     ; 3.883      ;
; 3.963 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.366     ; 3.883      ;
; 3.963 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.366     ; 3.883      ;
; 3.963 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.366     ; 3.883      ;
; 3.965 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.380     ; 3.871      ;
; 3.966 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.380     ; 3.872      ;
; 3.967 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 3.886      ;
; 3.967 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 3.886      ;
; 3.967 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 3.886      ;
; 3.967 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 3.886      ;
; 3.978 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.358     ; 3.906      ;
; 3.978 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.358     ; 3.906      ;
; 3.978 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.358     ; 3.906      ;
; 3.978 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.358     ; 3.906      ;
; 3.983 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.362     ; 3.907      ;
; 3.983 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.362     ; 3.907      ;
; 3.983 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.362     ; 3.907      ;
; 4.005 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.363     ; 3.928      ;
; 4.043 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.946      ;
; 4.043 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.946      ;
; 4.043 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.946      ;
; 4.043 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.946      ;
; 4.043 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.946      ;
; 4.043 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.946      ;
; 4.065 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.396     ; 3.955      ;
; 4.081 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.380     ; 3.987      ;
; 4.086 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.392     ; 3.980      ;
; 4.086 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.392     ; 3.980      ;
; 4.086 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.392     ; 3.980      ;
; 4.086 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.392     ; 3.980      ;
; 4.086 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.392     ; 3.980      ;
; 4.086 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.392     ; 3.980      ;
; 4.093 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.996      ;
; 4.093 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.996      ;
; 4.093 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.996      ;
; 4.093 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.996      ;
; 4.093 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.996      ;
; 4.093 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.383     ; 3.996      ;
; 4.125 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.389     ; 4.022      ;
; 4.127 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.366     ; 4.047      ;
; 4.127 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.366     ; 4.047      ;
; 4.127 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.366     ; 4.047      ;
; 4.127 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.366     ; 4.047      ;
; 4.127 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.366     ; 4.047      ;
; 4.130 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.380     ; 4.036      ;
; 4.131 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 4.050      ;
; 4.131 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 4.050      ;
; 4.131 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 4.050      ;
; 4.131 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.367     ; 4.050      ;
; 4.132 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.380     ; 4.038      ;
; 4.142 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.358     ; 4.070      ;
; 4.142 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.358     ; 4.070      ;
; 4.142 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.358     ; 4.070      ;
; 4.142 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.358     ; 4.070      ;
; 4.147 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.362     ; 4.071      ;
; 4.147 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.362     ; 4.071      ;
; 4.147 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.362     ; 4.071      ;
; 4.153 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.389     ; 4.050      ;
; 4.169 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.363     ; 4.092      ;
; 4.170 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.375     ; 4.081      ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                      ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 5.170 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.456      ;
; 5.170 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.456      ;
; 5.170 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.456      ;
; 5.170 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.456      ;
; 5.170 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.456      ;
; 5.176 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.462      ;
; 5.176 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.462      ;
; 5.176 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.462      ;
; 5.176 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.462      ;
; 5.176 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 1.462      ;
; 5.397 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.684      ;
; 5.397 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.684      ;
; 5.397 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.684      ;
; 5.397 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.684      ;
; 5.397 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.684      ;
; 5.397 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.684      ;
; 5.397 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.684      ;
; 5.397 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.684      ;
; 5.397 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.684      ;
; 5.397 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.684      ;
; 5.402 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.689      ;
; 5.402 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.689      ;
; 5.402 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.001      ; 1.689      ;
; 5.771 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; 0.000      ; 2.057      ;
; 5.789 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 2.074      ;
; 5.789 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 2.074      ;
; 5.789 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 2.074      ;
; 5.789 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 2.074      ;
; 5.789 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.001     ; 2.074      ;
; 6.071 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; -4.000       ; -0.002     ; 2.355      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.024      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.024      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.024      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.024      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.024      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.024      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 4.023      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 4.023      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 4.023      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 4.023      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 4.023      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 4.023      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.024      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.024      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.024      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.024      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.024      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.024      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 4.023      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 4.023      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.024      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 4.023      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.749     ; 4.023      ;
; 6.486 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.750     ; 4.022      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.748     ; 4.025      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.747     ; 4.026      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.747     ; 4.026      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.747     ; 4.026      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.747     ; 4.026      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.750     ; 4.023      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.747     ; 4.026      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.747     ; 4.026      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.746     ; 4.027      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 4.019      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 4.019      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 4.019      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 4.019      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 4.019      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.761     ; 4.012      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 4.019      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 4.019      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 4.019      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.751     ; 4.022      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 4.019      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 4.019      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.754     ; 4.019      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.753     ; 4.020      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.753     ; 4.020      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.753     ; 4.020      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.753     ; 4.020      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]                                ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.753     ; 4.020      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                                ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.753     ; 4.020      ;
; 6.487 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]                                ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.753     ; 4.020      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'GPIO_1[0]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.333 ; 1.000        ; 3.333          ; Port Rate        ; GPIO_1[0] ; Rise       ; GPIO_1[0]                                                                                                                                                  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[0]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[15]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[15]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[16]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[16]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[17]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[17]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[18]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[18]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[19]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[19]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[1]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[1]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[20]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[20]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[21]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[21]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[22]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[22]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[23]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[23]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[3]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[5]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; GPIO_1[0] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a10~porta_address_reg0 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'rClk[0]'                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[0]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[0]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[10]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[10]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[11]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[11]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[12]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[12]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[13]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[13]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[14]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[14]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[15]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[15]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[16]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[16]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[17]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[17]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[18]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[18]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[19]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[19]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[1]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[1]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[20]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[20]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[21]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[21]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[22]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[22]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[23]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[23]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[24]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[24]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[25]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[25]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[26]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[26]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[27]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[27]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[28]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[28]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[29]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[29]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[2]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[2]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[30]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[30]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[31]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[31]                                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[3]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[3]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[4]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[4]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[5]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[5]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[6]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[6]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[7]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[7]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[8]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[8]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[9]                                                                                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[9]                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|Counter_unit|q_int[23]|regout                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|Counter_unit|q_int[23]|regout                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|Counter_unit|q_int[23]~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|Counter_unit|q_int[23]~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|Counter_unit|q_int[23]~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|Counter_unit|q_int[23]~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[0]|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[0]|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[10]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[10]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[11]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[11]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[12]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[12]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[13]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[13]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[14]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[14]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[15]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[15]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[16]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[16]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[17]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[17]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[18]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[18]|clk                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.436 ; 4.000        ; 2.564          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
; 1.436 ; 4.000        ; 2.564          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u13|m1|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 9.936 ; 12.500       ; 2.564          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 9.936 ; 12.500       ; 2.564          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_24[0]'                                                                               ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_24[0] ; Rise       ; CLOCK_24[0]|combout                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_24[0] ; Rise       ; CLOCK_24[0]|combout                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_24[0] ; Rise       ; u13|m1|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_24[0] ; Rise       ; u13|m1|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_24[0] ; Rise       ; u13|m1|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_24[0] ; Rise       ; u13|m1|altpll_component|pll|inclk[0] ;
; 17.369 ; 20.000       ; 2.631          ; Port Rate        ; CLOCK_24[0] ; Rise       ; CLOCK_24[0]                          ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; 7.560  ; 7.560  ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; 7.560  ; 7.560  ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 4.784  ; 4.784  ; Rise       ; CLOCK_50                        ;
;  SW[9]       ; CLOCK_50                        ; 4.784  ; 4.784  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; -1.691 ; -1.691 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; -1.923 ; -1.923 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; -1.957 ; -1.957 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; -1.734 ; -1.734 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; -1.817 ; -1.817 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; -1.947 ; -1.947 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; -1.868 ; -1.868 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; -1.691 ; -1.691 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; -1.734 ; -1.734 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; -1.957 ; -1.957 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; -1.724 ; -1.724 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; -1.957 ; -1.957 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; -1.817 ; -1.817 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; -2.054 ; -2.054 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; -1.970 ; -1.970 ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; 3.872  ; 3.872  ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; 3.872  ; 3.872  ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; 3.371  ; 3.371  ; Rise       ; GPIO_1[0]                       ;
; SW[*]        ; GPIO_1[0]                       ; 2.128  ; 2.128  ; Fall       ; GPIO_1[0]                       ;
;  SW[0]       ; GPIO_1[0]                       ; 1.840  ; 1.840  ; Fall       ; GPIO_1[0]                       ;
;  SW[1]       ; GPIO_1[0]                       ; 2.128  ; 2.128  ; Fall       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.210  ; 6.210  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.210  ; 6.210  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.672  ; 3.672  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.672  ; 3.672  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 7.074  ; 7.074  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 7.070  ; 7.070  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 7.074  ; 7.074  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 6.789  ; 6.789  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 6.674  ; 6.674  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 6.790  ; 6.790  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 6.687  ; 6.687  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 6.597  ; 6.597  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 6.570  ; 6.570  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; -4.776 ; -4.776 ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; -4.776 ; -4.776 ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; -0.789 ; -0.789 ; Rise       ; CLOCK_50                        ;
;  SW[9]       ; CLOCK_50                        ; -0.789 ; -0.789 ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; 2.240  ; 2.240  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; 2.127  ; 2.127  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; 2.161  ; 2.161  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; 1.938  ; 1.938  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; 2.021  ; 2.021  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; 2.151  ; 2.151  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; 2.072  ; 2.072  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; 1.895  ; 1.895  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; 1.938  ; 1.938  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; 2.161  ; 2.161  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; 1.928  ; 1.928  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; 2.161  ; 2.161  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; 2.021  ; 2.021  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; 2.240  ; 2.240  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; 2.156  ; 2.156  ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; -3.123 ; -3.123 ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; -3.624 ; -3.624 ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; -3.123 ; -3.123 ; Rise       ; GPIO_1[0]                       ;
; SW[*]        ; GPIO_1[0]                       ; 0.627  ; 0.627  ; Fall       ; GPIO_1[0]                       ;
;  SW[0]       ; GPIO_1[0]                       ; 0.627  ; 0.627  ; Fall       ; GPIO_1[0]                       ;
;  SW[1]       ; GPIO_1[0]                       ; 0.127  ; 0.127  ; Fall       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -5.484 ; -5.484 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -5.484 ; -5.484 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -1.121 ; -1.121 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -1.121 ; -1.121 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -6.322 ; -6.322 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -6.822 ; -6.822 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -6.826 ; -6.826 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -6.541 ; -6.541 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -6.426 ; -6.426 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -6.542 ; -6.542 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -6.439 ; -6.439 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -6.349 ; -6.349 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -6.322 ; -6.322 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                   ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port      ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; GPIO_1[*]      ; CLOCK_50                                           ; 10.092 ; 10.092 ; Rise       ; CLOCK_50                                           ;
;  GPIO_1[17]    ; CLOCK_50                                           ; 10.092 ; 10.092 ; Rise       ; CLOCK_50                                           ;
; LEDG[*]        ; GPIO_1[0]                                          ; 10.073 ; 10.073 ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[0]       ; GPIO_1[0]                                          ; 9.889  ; 9.889  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[1]       ; GPIO_1[0]                                          ; 9.779  ; 9.779  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[2]       ; GPIO_1[0]                                          ; 9.741  ; 9.741  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[3]       ; GPIO_1[0]                                          ; 9.937  ; 9.937  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[4]       ; GPIO_1[0]                                          ; 10.013 ; 10.013 ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[5]       ; GPIO_1[0]                                          ; 9.543  ; 9.543  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[6]       ; GPIO_1[0]                                          ; 10.073 ; 10.073 ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[7]       ; GPIO_1[0]                                          ; 10.067 ; 10.067 ; Rise       ; GPIO_1[0]                                          ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 11.960 ; 11.960 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 9.730  ; 9.730  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 11.960 ; 11.960 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 7.950  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 7.950  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
; HEX0[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.030 ; 14.030 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.841 ; 13.841 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.000 ; 14.000 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.683 ; 13.683 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.650 ; 13.650 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.882 ; 13.882 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.027 ; 14.027 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.030 ; 14.030 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX1[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.784 ; 13.784 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.780 ; 13.780 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.402 ; 13.402 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.375 ; 13.375 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.384 ; 13.384 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.418 ; 13.418 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.784 ; 13.784 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.668 ; 13.668 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX2[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.034 ; 14.034 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.881 ; 13.881 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.661 ; 13.661 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.695 ; 13.695 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.677 ; 13.677 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.908 ; 13.908 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.002 ; 14.002 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.034 ; 14.034 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX3[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.309 ; 14.309 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.982 ; 13.982 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.180 ; 14.180 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.171 ; 14.171 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.950 ; 13.950 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.614 ; 13.614 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.986 ; 13.986 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.309 ; 14.309 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; GPIO_1[*]      ; rClk[0]                                            ; 4.469  ;        ; Rise       ; rClk[0]                                            ;
;  GPIO_1[16]    ; rClk[0]                                            ; 4.469  ;        ; Rise       ; rClk[0]                                            ;
; VGA_B[*]       ; rClk[0]                                            ; 13.140 ; 13.140 ; Rise       ; rClk[0]                                            ;
;  VGA_B[0]      ; rClk[0]                                            ; 12.574 ; 12.574 ; Rise       ; rClk[0]                                            ;
;  VGA_B[1]      ; rClk[0]                                            ; 13.140 ; 13.140 ; Rise       ; rClk[0]                                            ;
;  VGA_B[2]      ; rClk[0]                                            ; 12.879 ; 12.879 ; Rise       ; rClk[0]                                            ;
;  VGA_B[3]      ; rClk[0]                                            ; 12.845 ; 12.845 ; Rise       ; rClk[0]                                            ;
; VGA_G[*]       ; rClk[0]                                            ; 12.878 ; 12.878 ; Rise       ; rClk[0]                                            ;
;  VGA_G[0]      ; rClk[0]                                            ; 12.864 ; 12.864 ; Rise       ; rClk[0]                                            ;
;  VGA_G[1]      ; rClk[0]                                            ; 12.868 ; 12.868 ; Rise       ; rClk[0]                                            ;
;  VGA_G[2]      ; rClk[0]                                            ; 12.571 ; 12.571 ; Rise       ; rClk[0]                                            ;
;  VGA_G[3]      ; rClk[0]                                            ; 12.878 ; 12.878 ; Rise       ; rClk[0]                                            ;
; VGA_HS         ; rClk[0]                                            ; 8.322  ; 8.322  ; Rise       ; rClk[0]                                            ;
; VGA_R[*]       ; rClk[0]                                            ; 13.117 ; 13.117 ; Rise       ; rClk[0]                                            ;
;  VGA_R[0]      ; rClk[0]                                            ; 12.897 ; 12.897 ; Rise       ; rClk[0]                                            ;
;  VGA_R[1]      ; rClk[0]                                            ; 13.117 ; 13.117 ; Rise       ; rClk[0]                                            ;
;  VGA_R[2]      ; rClk[0]                                            ; 12.872 ; 12.872 ; Rise       ; rClk[0]                                            ;
;  VGA_R[3]      ; rClk[0]                                            ; 12.831 ; 12.831 ; Rise       ; rClk[0]                                            ;
; VGA_VS         ; rClk[0]                                            ; 7.566  ; 7.566  ; Rise       ; rClk[0]                                            ;
; GPIO_1[*]      ; rClk[0]                                            ;        ; 4.469  ; Fall       ; rClk[0]                                            ;
;  GPIO_1[16]    ; rClk[0]                                            ;        ; 4.469  ; Fall       ; rClk[0]                                            ;
; VGA_B[*]       ; rClk[0]                                            ; 9.861  ; 9.861  ; Fall       ; rClk[0]                                            ;
;  VGA_B[0]      ; rClk[0]                                            ; 8.860  ; 8.860  ; Fall       ; rClk[0]                                            ;
;  VGA_B[1]      ; rClk[0]                                            ; 9.861  ; 9.861  ; Fall       ; rClk[0]                                            ;
;  VGA_B[2]      ; rClk[0]                                            ; 9.184  ; 9.184  ; Fall       ; rClk[0]                                            ;
;  VGA_B[3]      ; rClk[0]                                            ; 9.538  ; 9.538  ; Fall       ; rClk[0]                                            ;
; VGA_G[*]       ; rClk[0]                                            ; 9.298  ; 9.298  ; Fall       ; rClk[0]                                            ;
;  VGA_G[0]      ; rClk[0]                                            ; 9.298  ; 9.298  ; Fall       ; rClk[0]                                            ;
;  VGA_G[1]      ; rClk[0]                                            ; 9.014  ; 9.014  ; Fall       ; rClk[0]                                            ;
;  VGA_G[2]      ; rClk[0]                                            ; 8.745  ; 8.745  ; Fall       ; rClk[0]                                            ;
;  VGA_G[3]      ; rClk[0]                                            ; 9.219  ; 9.219  ; Fall       ; rClk[0]                                            ;
; VGA_R[*]       ; rClk[0]                                            ; 9.695  ; 9.695  ; Fall       ; rClk[0]                                            ;
;  VGA_R[0]      ; rClk[0]                                            ; 9.191  ; 9.191  ; Fall       ; rClk[0]                                            ;
;  VGA_R[1]      ; rClk[0]                                            ; 9.695  ; 9.695  ; Fall       ; rClk[0]                                            ;
;  VGA_R[2]      ; rClk[0]                                            ; 9.281  ; 9.281  ; Fall       ; rClk[0]                                            ;
;  VGA_R[3]      ; rClk[0]                                            ; 8.931  ; 8.931  ; Fall       ; rClk[0]                                            ;
; DRAM_ADDR[*]   ; CLOCK_50                                           ; 6.433  ; 6.433  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[0]  ; CLOCK_50                                           ; 5.352  ; 5.352  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[1]  ; CLOCK_50                                           ; 6.182  ; 6.182  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[2]  ; CLOCK_50                                           ; 6.433  ; 6.433  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[3]  ; CLOCK_50                                           ; 6.312  ; 6.312  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[4]  ; CLOCK_50                                           ; 5.810  ; 5.810  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[5]  ; CLOCK_50                                           ; 5.801  ; 5.801  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[6]  ; CLOCK_50                                           ; 5.097  ; 5.097  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[7]  ; CLOCK_50                                           ; 4.595  ; 4.595  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[8]  ; CLOCK_50                                           ; 5.811  ; 5.811  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[9]  ; CLOCK_50                                           ; 4.578  ; 4.578  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[10] ; CLOCK_50                                           ; 5.698  ; 5.698  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[11] ; CLOCK_50                                           ; 5.194  ; 5.194  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_BA_0      ; CLOCK_50                                           ; 5.586  ; 5.586  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_BA_1      ; CLOCK_50                                           ; 6.024  ; 6.024  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CAS_N     ; CLOCK_50                                           ; 5.212  ; 5.212  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CS_N      ; CLOCK_50                                           ; 5.694  ; 5.694  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_DQ[*]     ; CLOCK_50                                           ; 8.540  ; 8.540  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[0]    ; CLOCK_50                                           ; 8.198  ; 8.198  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[1]    ; CLOCK_50                                           ; 8.311  ; 8.311  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[2]    ; CLOCK_50                                           ; 8.366  ; 8.366  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[3]    ; CLOCK_50                                           ; 7.566  ; 7.566  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[4]    ; CLOCK_50                                           ; 7.671  ; 7.671  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[5]    ; CLOCK_50                                           ; 7.641  ; 7.641  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[6]    ; CLOCK_50                                           ; 8.540  ; 8.540  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[7]    ; CLOCK_50                                           ; 7.686  ; 7.686  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[8]    ; CLOCK_50                                           ; 7.658  ; 7.658  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[9]    ; CLOCK_50                                           ; 7.315  ; 7.315  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[10]   ; CLOCK_50                                           ; 6.930  ; 6.930  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[11]   ; CLOCK_50                                           ; 7.112  ; 7.112  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[12]   ; CLOCK_50                                           ; 7.793  ; 7.793  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[13]   ; CLOCK_50                                           ; 7.799  ; 7.799  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[14]   ; CLOCK_50                                           ; 8.055  ; 8.055  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[15]   ; CLOCK_50                                           ; 7.426  ; 7.426  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_LDQM      ; CLOCK_50                                           ; 5.853  ; 5.853  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_RAS_N     ; CLOCK_50                                           ; 5.208  ; 5.208  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_UDQM      ; CLOCK_50                                           ; 5.232  ; 5.232  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_WE_N      ; CLOCK_50                                           ; 5.625  ; 5.625  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CLK       ; CLOCK_50                                           ; -1.928 ;        ; Rise       ; u6|altpll_component|pll|clk[1]                     ;
; DRAM_CLK       ; CLOCK_50                                           ;        ; -1.928 ; Fall       ; u6|altpll_component|pll|clk[1]                     ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                           ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port      ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; GPIO_1[*]      ; CLOCK_50                                           ; 10.092 ; 10.092 ; Rise       ; CLOCK_50                                           ;
;  GPIO_1[17]    ; CLOCK_50                                           ; 10.092 ; 10.092 ; Rise       ; CLOCK_50                                           ;
; LEDG[*]        ; GPIO_1[0]                                          ; 9.543  ; 9.543  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[0]       ; GPIO_1[0]                                          ; 9.889  ; 9.889  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[1]       ; GPIO_1[0]                                          ; 9.779  ; 9.779  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[2]       ; GPIO_1[0]                                          ; 9.741  ; 9.741  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[3]       ; GPIO_1[0]                                          ; 9.937  ; 9.937  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[4]       ; GPIO_1[0]                                          ; 10.013 ; 10.013 ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[5]       ; GPIO_1[0]                                          ; 9.543  ; 9.543  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[6]       ; GPIO_1[0]                                          ; 10.073 ; 10.073 ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[7]       ; GPIO_1[0]                                          ; 10.067 ; 10.067 ; Rise       ; GPIO_1[0]                                          ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 9.730  ; 7.950  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 9.730  ; 9.730  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 10.768 ; 7.950  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 7.950  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 7.950  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
; HEX0[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.548 ; 12.548 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.741 ; 12.741 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.861 ; 12.861 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.548 ; 12.548 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.548 ; 12.548 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.780 ; 12.780 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.895 ; 12.895 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.894 ; 12.894 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX1[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.269 ; 12.269 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.641 ; 12.641 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.271 ; 12.271 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.269 ; 12.269 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.276 ; 12.276 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.293 ; 12.293 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.654 ; 12.654 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.521 ; 12.521 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX2[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.169 ; 13.169 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.382 ; 13.382 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.169 ; 13.169 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.206 ; 13.206 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.206 ; 13.206 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.411 ; 13.411 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.507 ; 13.507 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.537 ; 13.537 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX3[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.729 ; 12.729 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.096 ; 13.096 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.294 ; 13.294 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.289 ; 13.289 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.100 ; 13.100 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 12.729 ; 12.729 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.106 ; 13.106 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.431 ; 13.431 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; GPIO_1[*]      ; rClk[0]                                            ; 4.469  ;        ; Rise       ; rClk[0]                                            ;
;  GPIO_1[16]    ; rClk[0]                                            ; 4.469  ;        ; Rise       ; rClk[0]                                            ;
; VGA_B[*]       ; rClk[0]                                            ; 9.628  ; 9.628  ; Rise       ; rClk[0]                                            ;
;  VGA_B[0]      ; rClk[0]                                            ; 9.628  ; 9.628  ; Rise       ; rClk[0]                                            ;
;  VGA_B[1]      ; rClk[0]                                            ; 10.193 ; 10.193 ; Rise       ; rClk[0]                                            ;
;  VGA_B[2]      ; rClk[0]                                            ; 9.932  ; 9.932  ; Rise       ; rClk[0]                                            ;
;  VGA_B[3]      ; rClk[0]                                            ; 9.898  ; 9.898  ; Rise       ; rClk[0]                                            ;
; VGA_G[*]       ; rClk[0]                                            ; 9.623  ; 9.623  ; Rise       ; rClk[0]                                            ;
;  VGA_G[0]      ; rClk[0]                                            ; 9.913  ; 9.913  ; Rise       ; rClk[0]                                            ;
;  VGA_G[1]      ; rClk[0]                                            ; 9.914  ; 9.914  ; Rise       ; rClk[0]                                            ;
;  VGA_G[2]      ; rClk[0]                                            ; 9.623  ; 9.623  ; Rise       ; rClk[0]                                            ;
;  VGA_G[3]      ; rClk[0]                                            ; 9.931  ; 9.931  ; Rise       ; rClk[0]                                            ;
; VGA_HS         ; rClk[0]                                            ; 8.322  ; 8.322  ; Rise       ; rClk[0]                                            ;
; VGA_R[*]       ; rClk[0]                                            ; 9.880  ; 9.880  ; Rise       ; rClk[0]                                            ;
;  VGA_R[0]      ; rClk[0]                                            ; 9.949  ; 9.949  ; Rise       ; rClk[0]                                            ;
;  VGA_R[1]      ; rClk[0]                                            ; 10.169 ; 10.169 ; Rise       ; rClk[0]                                            ;
;  VGA_R[2]      ; rClk[0]                                            ; 9.926  ; 9.926  ; Rise       ; rClk[0]                                            ;
;  VGA_R[3]      ; rClk[0]                                            ; 9.880  ; 9.880  ; Rise       ; rClk[0]                                            ;
; VGA_VS         ; rClk[0]                                            ; 7.566  ; 7.566  ; Rise       ; rClk[0]                                            ;
; GPIO_1[*]      ; rClk[0]                                            ;        ; 4.469  ; Fall       ; rClk[0]                                            ;
;  GPIO_1[16]    ; rClk[0]                                            ;        ; 4.469  ; Fall       ; rClk[0]                                            ;
; VGA_B[*]       ; rClk[0]                                            ; 8.860  ; 8.860  ; Fall       ; rClk[0]                                            ;
;  VGA_B[0]      ; rClk[0]                                            ; 8.860  ; 8.860  ; Fall       ; rClk[0]                                            ;
;  VGA_B[1]      ; rClk[0]                                            ; 9.861  ; 9.861  ; Fall       ; rClk[0]                                            ;
;  VGA_B[2]      ; rClk[0]                                            ; 9.184  ; 9.184  ; Fall       ; rClk[0]                                            ;
;  VGA_B[3]      ; rClk[0]                                            ; 9.538  ; 9.538  ; Fall       ; rClk[0]                                            ;
; VGA_G[*]       ; rClk[0]                                            ; 8.745  ; 8.745  ; Fall       ; rClk[0]                                            ;
;  VGA_G[0]      ; rClk[0]                                            ; 9.298  ; 9.298  ; Fall       ; rClk[0]                                            ;
;  VGA_G[1]      ; rClk[0]                                            ; 9.014  ; 9.014  ; Fall       ; rClk[0]                                            ;
;  VGA_G[2]      ; rClk[0]                                            ; 8.745  ; 8.745  ; Fall       ; rClk[0]                                            ;
;  VGA_G[3]      ; rClk[0]                                            ; 9.219  ; 9.219  ; Fall       ; rClk[0]                                            ;
; VGA_R[*]       ; rClk[0]                                            ; 8.931  ; 8.931  ; Fall       ; rClk[0]                                            ;
;  VGA_R[0]      ; rClk[0]                                            ; 9.191  ; 9.191  ; Fall       ; rClk[0]                                            ;
;  VGA_R[1]      ; rClk[0]                                            ; 9.695  ; 9.695  ; Fall       ; rClk[0]                                            ;
;  VGA_R[2]      ; rClk[0]                                            ; 9.281  ; 9.281  ; Fall       ; rClk[0]                                            ;
;  VGA_R[3]      ; rClk[0]                                            ; 8.931  ; 8.931  ; Fall       ; rClk[0]                                            ;
; DRAM_ADDR[*]   ; CLOCK_50                                           ; 4.578  ; 4.578  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[0]  ; CLOCK_50                                           ; 5.352  ; 5.352  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[1]  ; CLOCK_50                                           ; 6.182  ; 6.182  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[2]  ; CLOCK_50                                           ; 6.433  ; 6.433  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[3]  ; CLOCK_50                                           ; 6.312  ; 6.312  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[4]  ; CLOCK_50                                           ; 5.810  ; 5.810  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[5]  ; CLOCK_50                                           ; 5.801  ; 5.801  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[6]  ; CLOCK_50                                           ; 5.097  ; 5.097  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[7]  ; CLOCK_50                                           ; 4.595  ; 4.595  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[8]  ; CLOCK_50                                           ; 5.811  ; 5.811  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[9]  ; CLOCK_50                                           ; 4.578  ; 4.578  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[10] ; CLOCK_50                                           ; 5.698  ; 5.698  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[11] ; CLOCK_50                                           ; 5.194  ; 5.194  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_BA_0      ; CLOCK_50                                           ; 5.586  ; 5.586  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_BA_1      ; CLOCK_50                                           ; 6.024  ; 6.024  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CAS_N     ; CLOCK_50                                           ; 5.212  ; 5.212  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CS_N      ; CLOCK_50                                           ; 5.694  ; 5.694  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_DQ[*]     ; CLOCK_50                                           ; 5.510  ; 5.510  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[0]    ; CLOCK_50                                           ; 6.659  ; 6.659  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[1]    ; CLOCK_50                                           ; 6.853  ; 6.853  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[2]    ; CLOCK_50                                           ; 6.514  ; 6.514  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[3]    ; CLOCK_50                                           ; 6.263  ; 6.263  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[4]    ; CLOCK_50                                           ; 7.137  ; 7.137  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[5]    ; CLOCK_50                                           ; 6.843  ; 6.843  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[6]    ; CLOCK_50                                           ; 7.021  ; 7.021  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[7]    ; CLOCK_50                                           ; 6.894  ; 6.894  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[8]    ; CLOCK_50                                           ; 6.449  ; 6.449  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[9]    ; CLOCK_50                                           ; 5.510  ; 5.510  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[10]   ; CLOCK_50                                           ; 6.331  ; 6.331  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[11]   ; CLOCK_50                                           ; 6.430  ; 6.430  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[12]   ; CLOCK_50                                           ; 6.284  ; 6.284  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[13]   ; CLOCK_50                                           ; 6.002  ; 6.002  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[14]   ; CLOCK_50                                           ; 6.358  ; 6.358  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[15]   ; CLOCK_50                                           ; 5.909  ; 5.909  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_LDQM      ; CLOCK_50                                           ; 5.853  ; 5.853  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_RAS_N     ; CLOCK_50                                           ; 5.208  ; 5.208  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_UDQM      ; CLOCK_50                                           ; 5.232  ; 5.232  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_WE_N      ; CLOCK_50                                           ; 5.625  ; 5.625  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CLK       ; CLOCK_50                                           ; -1.928 ;        ; Rise       ; u6|altpll_component|pll|clk[1]                     ;
; DRAM_CLK       ; CLOCK_50                                           ;        ; -1.928 ; Fall       ; u6|altpll_component|pll|clk[1]                     ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.635 ;    ;    ; 4.635 ;
; SW[1]      ; LEDR[1]     ; 4.978 ;    ;    ; 4.978 ;
; SW[2]      ; LEDR[2]     ; 5.388 ;    ;    ; 5.388 ;
; SW[3]      ; LEDR[3]     ; 5.678 ;    ;    ; 5.678 ;
; SW[4]      ; LEDR[4]     ; 5.306 ;    ;    ; 5.306 ;
; SW[5]      ; LEDR[5]     ; 6.337 ;    ;    ; 6.337 ;
; SW[6]      ; LEDR[6]     ; 5.136 ;    ;    ; 5.136 ;
; SW[7]      ; LEDR[7]     ; 6.588 ;    ;    ; 6.588 ;
; SW[8]      ; LEDR[8]     ; 6.390 ;    ;    ; 6.390 ;
; SW[9]      ; LEDR[9]     ; 6.377 ;    ;    ; 6.377 ;
; UART_RXD   ; UART_TXD    ; 9.576 ;    ;    ; 9.576 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.635 ;    ;    ; 4.635 ;
; SW[1]      ; LEDR[1]     ; 4.978 ;    ;    ; 4.978 ;
; SW[2]      ; LEDR[2]     ; 5.388 ;    ;    ; 5.388 ;
; SW[3]      ; LEDR[3]     ; 5.678 ;    ;    ; 5.678 ;
; SW[4]      ; LEDR[4]     ; 5.306 ;    ;    ; 5.306 ;
; SW[5]      ; LEDR[5]     ; 6.337 ;    ;    ; 6.337 ;
; SW[6]      ; LEDR[6]     ; 5.136 ;    ;    ; 5.136 ;
; SW[7]      ; LEDR[7]     ; 6.588 ;    ;    ; 6.588 ;
; SW[8]      ; LEDR[8]     ; 6.390 ;    ;    ; 6.390 ;
; SW[9]      ; LEDR[9]     ; 6.377 ;    ;    ; 6.377 ;
; UART_RXD   ; UART_TXD    ; 9.576 ;    ;    ; 9.576 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------+
; Output Enable Times                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.740 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.740 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.740 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.084 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.084 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.108 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.078 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.118 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.118 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.432 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.432 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.109 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.109 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.074 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.074 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.074 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.074 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                            ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.740 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.740 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.740 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.084 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.084 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.108 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.078 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.118 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.118 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.432 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.432 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.109 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.109 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.074 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.074 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.074 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.074 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.740     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.740     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.740     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.084     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.084     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.108     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.078     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.118     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.118     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.432     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.432     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.109     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.109     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.074     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.074     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.074     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.074     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.740     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.740     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.740     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.084     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.084     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.108     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.078     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.118     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.118     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.432     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.432     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.109     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.109     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.074     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.074     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.074     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.074     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                     ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; GPIO_1[0]                                          ; -45.328 ; -13700.706    ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; -1.428  ; -74.120       ;
; rClk[0]                                            ; -1.364  ; -96.965       ;
; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; -1.359  ; -30.967       ;
; u13|m1|altpll_component|pll|clk[0]                 ; 0.002   ; 0.000         ;
; u6|altpll_component|pll|clk[0]                     ; 0.432   ; 0.000         ;
; CLOCK_50                                           ; 2.098   ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Hold Summary                                                     ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; -1.730 ; -3.448        ;
; GPIO_1[0]                                          ; -0.105 ; -0.137        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 0.215  ; 0.000         ;
; rClk[0]                                            ; 0.215  ; 0.000         ;
; u13|m1|altpll_component|pll|clk[0]                 ; 0.215  ; 0.000         ;
; u6|altpll_component|pll|clk[0]                     ; 0.215  ; 0.000         ;
; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.686  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Recovery Summary                              ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; rClk[0]                         ; -2.351 ; -168.821      ;
; GPIO_1[0]                       ; -2.053 ; -155.128      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -1.337 ; -31.212       ;
; u6|altpll_component|pll|clk[0]  ; -0.564 ; -80.782       ;
; CLOCK_50                        ; 17.597 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Removal Summary                              ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; GPIO_1[0]                       ; 0.302 ; 0.000         ;
; CLOCK_50                        ; 0.927 ; 0.000         ;
; rClk[0]                         ; 1.022 ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.365 ; 0.000         ;
; u6|altpll_component|pll|clk[0]  ; 4.159 ; 0.000         ;
+---------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; GPIO_1[0]                                          ; -1.880 ; -4608.849     ;
; rClk[0]                                            ; -1.880 ; -231.800      ;
; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; -1.880 ; -50.800       ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; -0.500 ; -72.000       ;
; u6|altpll_component|pll|clk[0]                     ; 1.873  ; 0.000         ;
; CLOCK_50                                           ; 9.000  ; 0.000         ;
; CLOCK_24[0]                                        ; 10.000 ; 0.000         ;
; u13|m1|altpll_component|pll|clk[0]                 ; 10.373 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'GPIO_1[0]'                                                                                                                                                                                                                               ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -45.328 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 46.550     ;
; -45.270 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 46.458     ;
; -45.206 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 46.428     ;
; -45.188 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 46.410     ;
; -45.140 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 46.362     ;
; -45.130 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 46.318     ;
; -45.125 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 46.313     ;
; -45.094 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 46.316     ;
; -45.066 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 46.288     ;
; -45.041 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 46.200     ;
; -45.036 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 46.224     ;
; -45.001 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 46.223     ;
; -45.000 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 46.222     ;
; -44.985 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 46.173     ;
; -44.972 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 46.194     ;
; -44.951 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 46.110     ;
; -44.906 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 46.128     ;
; -44.901 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 46.123     ;
; -44.901 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 46.060     ;
; -44.891 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 46.079     ;
; -44.861 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 46.083     ;
; -44.843 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 46.031     ;
; -44.811 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 45.970     ;
; -44.807 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 45.966     ;
; -44.779 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 46.001     ;
; -44.767 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.989     ;
; -44.734 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.956     ;
; -44.725 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.913     ;
; -44.717 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 45.876     ;
; -44.713 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.935     ;
; -44.698 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.886     ;
; -44.676 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.864     ;
; -44.614 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 45.773     ;
; -44.612 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.834     ;
; -44.595 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.817     ;
; -44.585 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.773     ;
; -44.574 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.796     ;
; -44.546 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.768     ;
; -44.537 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.725     ;
; -44.531 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.719     ;
; -44.524 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 45.683     ;
; -44.491 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.679     ;
; -44.473 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.695     ;
; -44.455 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.677     ;
; -44.447 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 45.606     ;
; -44.407 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.629     ;
; -44.407 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.629     ;
; -44.397 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.585     ;
; -44.392 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.580     ;
; -44.357 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 45.516     ;
; -44.333 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.555     ;
; -44.308 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 45.467     ;
; -44.298 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.486     ;
; -44.268 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.490     ;
; -44.267 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.489     ;
; -44.252 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.440     ;
; -44.245 ; entropy_filter:u12|m52[3]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.433     ;
; -44.234 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.456     ;
; -44.218 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 45.377     ;
; -44.176 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.364     ;
; -44.168 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 45.327     ;
; -44.131 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[7]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.319     ;
; -44.128 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.350     ;
; -44.120 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[0] ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.140     ; 45.012     ;
; -44.112 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.334     ;
; -44.105 ; entropy_filter:u12|m52[3]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.293     ;
; -44.086 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.308     ;
; -44.078 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 45.237     ;
; -44.067 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[1] ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.140     ; 44.959     ;
; -44.046 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.268     ;
; -44.031 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.219     ;
; -44.028 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.216     ;
; -44.011 ; entropy_filter:u12|m52[3]                                                                                                                  ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.199     ;
; -44.006 ; entropy_filter:u12|m52[2]                                                                                                                  ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.194     ;
; -43.992 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[6]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.180     ;
; -43.980 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[0] ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.140     ; 44.872     ;
; -43.973 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[4] ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.136     ; 44.869     ;
; -43.964 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.186     ;
; -43.951 ; entropy_filter:u12|m54[0]                                                                                                                  ; entropy_filter:u12|ofilter[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.173     ;
; -43.947 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 45.106     ;
; -43.946 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[2] ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.126      ; 45.104     ;
; -43.928 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[5] ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.136     ; 44.824     ;
; -43.927 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[1] ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.140     ; 44.819     ;
; -43.922 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[3] ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.126      ; 45.080     ;
; -43.907 ; entropy_filter:u12|m54[3]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.129     ;
; -43.898 ; entropy_filter:u12|m54[2]                                                                                                                  ; entropy_filter:u12|ofilter[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.120     ;
; -43.893 ; entropy_filter:u12|m53[0]                                                                                                                  ; entropy_filter:u12|ofilter[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.081     ;
; -43.886 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[0] ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.140     ; 44.778     ;
; -43.883 ; entropy_filter:u12|m53[1]                                                                                                                  ; entropy_filter:u12|ofilter[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.071     ;
; -43.866 ; entropy_filter:u12|m52[2]                                                                                                                  ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.054     ;
; -43.857 ; entropy_filter:u12|m53[2]                                                                                                                  ; entropy_filter:u12|ofilter[4]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 45.016     ;
; -43.852 ; entropy_filter:u12|m53[3]                                                                                                                  ; entropy_filter:u12|ofilter[5]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.040     ;
; -43.833 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[4] ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.136     ; 44.729     ;
; -43.833 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[1] ; entropy_filter:u12|ofilter[9]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.140     ; 44.725     ;
; -43.829 ; entropy_filter:u12|m54[1]                                                                                                                  ; entropy_filter:u12|ofilter[2]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.190      ; 45.051     ;
; -43.818 ; entropy_filter:u12|m52[3]                                                                                                                  ; entropy_filter:u12|ofilter[8]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.156      ; 45.006     ;
; -43.806 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[2] ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.126      ; 44.964     ;
; -43.799 ; entropy_filter:u12|counter[0][0]                                                                                                           ; entropy_filter:u12|ofilter[3]  ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.127      ; 44.958     ;
; -43.789 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[8] ; entropy_filter:u12|ofilter[11] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; 0.102      ; 44.923     ;
; -43.788 ; entropy_filter:u12|Line_Buffer_f:u0|altshift_taps:altshift_taps_component|shift_taps_kkn:auto_generated|altsyncram_om81:altsyncram2|q_b[5] ; entropy_filter:u12|ofilter[10] ; GPIO_1[0]    ; GPIO_1[0]   ; 1.000        ; -0.136     ; 44.684     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                             ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.428 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.207      ;
; -1.428 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.207      ;
; -1.415 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.194      ;
; -1.415 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.194      ;
; -1.410 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.191      ;
; -1.410 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.191      ;
; -1.410 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.191      ;
; -1.410 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.191      ;
; -1.410 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.191      ;
; -1.410 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.191      ;
; -1.410 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.191      ;
; -1.410 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.191      ;
; -1.410 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.191      ;
; -1.410 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.191      ;
; -1.410 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.191      ;
; -1.410 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.191      ;
; -1.405 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.185      ;
; -1.405 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.185      ;
; -1.405 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.185      ;
; -1.405 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.185      ;
; -1.400 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.177      ;
; -1.400 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.177      ;
; -1.400 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.177      ;
; -1.400 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.177      ;
; -1.400 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.177      ;
; -1.397 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.178      ;
; -1.397 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.178      ;
; -1.397 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.178      ;
; -1.397 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.178      ;
; -1.397 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.178      ;
; -1.397 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.178      ;
; -1.397 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.178      ;
; -1.397 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.178      ;
; -1.397 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.178      ;
; -1.397 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.178      ;
; -1.397 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.178      ;
; -1.397 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.178      ;
; -1.392 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.172      ;
; -1.392 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.172      ;
; -1.392 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.172      ;
; -1.392 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.172      ;
; -1.387 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.164      ;
; -1.387 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.164      ;
; -1.387 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.164      ;
; -1.387 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.164      ;
; -1.387 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.164      ;
; -1.382 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.149      ;
; -1.382 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.149      ;
; -1.374 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.141      ;
; -1.374 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.135      ;
; -1.374 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.141      ;
; -1.374 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.141      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.148      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.148      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.136      ;
; -1.369 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.136      ;
; -1.361 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.128      ;
; -1.361 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.122      ;
; -1.361 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.128      ;
; -1.361 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.128      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.132      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.132      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.132      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.132      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.132      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.132      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.132      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.132      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.132      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.132      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.132      ;
; -1.351 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.132      ;
; -1.346 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.126      ;
; -1.346 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.126      ;
; -1.346 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.126      ;
; -1.346 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.126      ;
; -1.341 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[5]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.118      ;
; -1.341 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[2]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.118      ;
; -1.341 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[8]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.118      ;
; -1.341 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[6]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.118      ;
; -1.341 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.118      ;
; -1.323 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[3]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.090      ;
; -1.323 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[12]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.090      ;
; -1.315 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[4]             ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.082      ;
; -1.315 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[21]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.076      ;
; -1.315 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.082      ;
; -1.315 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_DATA[11]            ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.265     ; 2.082      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.091      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.091      ;
; -1.296 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.075      ;
; -1.296 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.075      ;
; -1.294 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.075      ;
; -1.294 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.075      ;
; -1.294 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.075      ;
; -1.294 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.075      ;
; -1.294 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.075      ;
; -1.294 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.075      ;
; -1.294 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.075      ;
; -1.294 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.075      ;
; -1.294 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.251     ; 2.075      ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.364 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.396      ;
; -1.362 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.394      ;
; -1.352 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.384      ;
; -1.350 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.382      ;
; -1.281 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.316      ;
; -1.279 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.314      ;
; -1.278 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.313      ;
; -1.276 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.311      ;
; -1.276 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.311      ;
; -1.274 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.309      ;
; -1.271 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.306      ;
; -1.269 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.304      ;
; -1.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.271      ;
; -1.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.269      ;
; -1.234 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 2.265      ;
; -1.232 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 2.263      ;
; -1.225 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.044      ; 2.268      ;
; -1.225 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.044      ; 2.268      ;
; -1.225 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.044      ; 2.268      ;
; -1.225 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.044      ; 2.268      ;
; -1.224 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.256      ;
; -1.224 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.256      ;
; -1.213 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.044      ; 2.256      ;
; -1.213 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.044      ; 2.256      ;
; -1.213 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.044      ; 2.256      ;
; -1.213 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.044      ; 2.256      ;
; -1.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.244      ;
; -1.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.244      ;
; -1.211 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.243      ;
; -1.210 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.242      ;
; -1.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.241      ;
; -1.207 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.239      ;
; -1.205 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.237      ;
; -1.205 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.237      ;
; -1.199 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.231      ;
; -1.198 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.230      ;
; -1.197 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.229      ;
; -1.195 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.227      ;
; -1.195 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.227      ;
; -1.169 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 2.200      ;
; -1.167 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 2.198      ;
; -1.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.195      ;
; -1.158 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.193      ;
; -1.152 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.187      ;
; -1.150 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.185      ;
; -1.142 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.188      ;
; -1.142 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.188      ;
; -1.142 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.188      ;
; -1.142 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.188      ;
; -1.141 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.176      ;
; -1.141 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.176      ;
; -1.139 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.185      ;
; -1.139 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.185      ;
; -1.139 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.185      ;
; -1.139 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.185      ;
; -1.138 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.173      ;
; -1.138 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.173      ;
; -1.137 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.183      ;
; -1.137 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.183      ;
; -1.137 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.183      ;
; -1.137 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.183      ;
; -1.136 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.171      ;
; -1.136 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.171      ;
; -1.134 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.166      ;
; -1.132 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.178      ;
; -1.132 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.178      ;
; -1.132 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.178      ;
; -1.132 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.047      ; 2.178      ;
; -1.131 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.166      ;
; -1.131 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.166      ;
; -1.128 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.163      ;
; -1.127 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.162      ;
; -1.127 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.162      ;
; -1.126 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.161      ;
; -1.125 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.160      ;
; -1.125 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.160      ;
; -1.124 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 2.155      ;
; -1.124 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.159      ;
; -1.123 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.158      ;
; -1.123 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.158      ;
; -1.123 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.158      ;
; -1.122 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; -0.001     ; 2.153      ;
; -1.122 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.154      ;
; -1.122 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.157      ;
; -1.121 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.156      ;
; -1.121 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.156      ;
; -1.119 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 2.152      ;
; -1.119 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 2.152      ;
; -1.118 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.153      ;
; -1.117 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.152      ;
; -1.116 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.003      ; 2.151      ;
; -1.107 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 2.140      ;
; -1.107 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.001      ; 2.140      ;
; -1.100 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.044      ; 2.143      ;
; -1.100 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.044      ; 2.143      ;
; -1.100 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.044      ; 2.143      ;
; -1.100 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.044      ; 2.143      ;
; -1.099 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.131      ;
; -1.099 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                   ; rClk[0]      ; rClk[0]     ; 1.000        ; 0.000      ; 2.131      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]'                                                                                                                                                                                                                                     ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                                                                            ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.359 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.418      ;
; -1.348 ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.407      ;
; -1.305 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.364      ;
; -1.294 ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.353      ;
; -1.289 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.348      ;
; -1.284 ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.063      ; 2.346      ;
; -1.282 ; MIPS:u13|Idecode:ID|i[15] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.341      ;
; -1.278 ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.337      ;
; -1.275 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.334      ;
; -1.264 ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.323      ;
; -1.246 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.305      ;
; -1.230 ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.063      ; 2.292      ;
; -1.228 ; MIPS:u13|Idecode:ID|i[15] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.287      ;
; -1.224 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.283      ;
; -1.218 ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.281      ;
; -1.214 ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.063      ; 2.276      ;
; -1.212 ; MIPS:u13|Idecode:ID|i[15] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.271      ;
; -1.200 ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.063      ; 2.262      ;
; -1.198 ; MIPS:u13|Idecode:ID|i[15] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.257      ;
; -1.194 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.257      ;
; -1.193 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|i[29]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.229      ;
; -1.192 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.251      ;
; -1.190 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.253      ;
; -1.188 ; MIPS:u13|Idecode:ID|i[22] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.063      ; 2.250      ;
; -1.188 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.247      ;
; -1.181 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|i[31]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.217      ;
; -1.181 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.240      ;
; -1.176 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.235      ;
; -1.174 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.233      ;
; -1.173 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.236      ;
; -1.171 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[29]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.207      ;
; -1.170 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.229      ;
; -1.169 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.228      ;
; -1.164 ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.227      ;
; -1.162 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.221      ;
; -1.162 ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.221      ;
; -1.159 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[31]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.195      ;
; -1.158 ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.217      ;
; -1.157 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.220      ;
; -1.154 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|i[30]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.190      ;
; -1.154 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.213      ;
; -1.148 ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.211      ;
; -1.148 ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.211      ;
; -1.140 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.199      ;
; -1.140 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.203      ;
; -1.138 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|i[29]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.174      ;
; -1.138 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|i[29]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.174      ;
; -1.136 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.199      ;
; -1.134 ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.197      ;
; -1.134 ; MIPS:u13|Idecode:ID|i[22] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.063      ; 2.196      ;
; -1.134 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.193      ;
; -1.132 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[30]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.168      ;
; -1.127 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.186      ;
; -1.126 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|i[31]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.162      ;
; -1.126 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|i[31]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.162      ;
; -1.124 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.187      ;
; -1.124 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.187      ;
; -1.120 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.179      ;
; -1.120 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.183      ;
; -1.119 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.182      ;
; -1.118 ; MIPS:u13|Idecode:ID|i[22] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.063      ; 2.180      ;
; -1.118 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.177      ;
; -1.117 ; MIPS:u13|Idecode:ID|i[19] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.063      ; 2.179      ;
; -1.113 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|i[26]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.149      ;
; -1.111 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.170      ;
; -1.110 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.173      ;
; -1.109 ; MIPS:u13|Idecode:ID|i[23] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.172      ;
; -1.108 ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.167      ;
; -1.106 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.169      ;
; -1.104 ; MIPS:u13|Idecode:ID|i[22] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.063      ; 2.166      ;
; -1.104 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.163      ;
; -1.104 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.163      ;
; -1.103 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.166      ;
; -1.103 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.166      ;
; -1.099 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|i[30]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.135      ;
; -1.099 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|i[30]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.135      ;
; -1.097 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.156      ;
; -1.094 ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.063      ; 2.156      ;
; -1.094 ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.157      ;
; -1.093 ; MIPS:u13|Idecode:ID|i[8]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.156      ;
; -1.092 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.151      ;
; -1.092 ; MIPS:u13|Idecode:ID|i[15] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.151      ;
; -1.092 ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.151      ;
; -1.091 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[26]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.127      ;
; -1.090 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.149      ;
; -1.090 ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.153      ;
; -1.089 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.152      ;
; -1.087 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|i[23]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.000      ; 2.119      ;
; -1.087 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.150      ;
; -1.083 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|i[28]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.119      ;
; -1.079 ; MIPS:u13|Idecode:ID|i[14] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.142      ;
; -1.078 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|i[29]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.114      ;
; -1.078 ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.141      ;
; -1.078 ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.060      ; 2.137      ;
; -1.077 ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.140      ;
; -1.073 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.136      ;
; -1.066 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|i[31]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.004      ; 2.102      ;
; -1.065 ; MIPS:u13|Idecode:ID|i[21] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.063      ; 2.127      ;
; -1.065 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[23]                                                                                          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.000      ; 2.097      ;
; -1.064 ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1.000        ; 0.064      ; 2.127      ;
+--------+---------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'u13|m1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                  ; Launch Clock                                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.002  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]                                                         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; u13|m1|altpll_component|pll|clk[0] ; 0.500        ; -0.276     ; 0.395      ;
; 0.502  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]                                                         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; u13|m1|altpll_component|pll|clk[0] ; 1.000        ; -0.276     ; 0.395      ;
; 7.216  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg0  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.157     ; 4.771      ;
; 7.216  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg1  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.157     ; 4.771      ;
; 7.216  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg2  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.157     ; 4.771      ;
; 7.216  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg3  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.157     ; 4.771      ;
; 7.216  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg4  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.157     ; 4.771      ;
; 7.216  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg5  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.157     ; 4.771      ;
; 7.216  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg6  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.157     ; 4.771      ;
; 7.216  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a1~porta_address_reg7  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.157     ; 4.771      ;
; 7.296  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg0  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.158     ; 4.690      ;
; 7.296  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg1  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.158     ; 4.690      ;
; 7.296  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg2  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.158     ; 4.690      ;
; 7.296  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg3  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.158     ; 4.690      ;
; 7.296  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg4  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.158     ; 4.690      ;
; 7.296  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg5  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.158     ; 4.690      ;
; 7.296  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg6  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.158     ; 4.690      ;
; 7.296  ; MIPS:u13|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ram_block1a0~porta_address_reg7  ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.158     ; 4.690      ;
; 9.297  ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:17:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.091     ; 2.756      ;
; 9.374  ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:28:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.087     ; 2.683      ;
; 9.375  ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:31:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.087     ; 2.682      ;
; 9.429  ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:30:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.099     ; 2.616      ;
; 9.463  ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:26:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.099     ; 2.582      ;
; 9.465  ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:19:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.081     ; 2.598      ;
; 9.493  ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:27:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.099     ; 2.552      ;
; 9.529  ; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[8]                                                         ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.081     ; 2.534      ;
; 9.553  ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:29:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.087     ; 2.504      ;
; 9.557  ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:16:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.091     ; 2.496      ;
; 9.571  ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:18:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.081     ; 2.492      ;
; 9.593  ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:14:stage_i|q                                               ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.088     ; 2.463      ;
; 9.596  ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:12:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.098     ; 2.450      ;
; 9.616  ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:11:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.098     ; 2.430      ;
; 9.627  ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:14:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.098     ; 2.419      ;
; 9.654  ; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[4]                                                         ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.091     ; 2.399      ;
; 9.673  ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:11:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.091     ; 2.380      ;
; 9.684  ; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[2]                                                         ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.091     ; 2.369      ;
; 9.685  ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:12:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.091     ; 2.368      ;
; 9.737  ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:13:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.087     ; 2.320      ;
; 9.762  ; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[6]                                                         ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.086     ; 2.296      ;
; 9.776  ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:16:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.091     ; 2.277      ;
; 9.777  ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:13:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.086     ; 2.281      ;
; 9.781  ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:14:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.087     ; 2.276      ;
; 9.823  ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:13:stage_i|q                                               ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.088     ; 2.233      ;
; 9.825  ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:12:stage_i|q                                               ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.088     ; 2.231      ;
; 9.825  ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:31:stage_i|q                                               ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.082     ; 2.237      ;
; 9.848  ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:19:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.081     ; 2.215      ;
; 9.848  ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:17:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.091     ; 2.205      ;
; 9.910  ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:11:stage_i|q                                               ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.092     ; 2.142      ;
; 9.918  ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:18:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.081     ; 2.145      ;
; 10.013 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:15:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.086     ; 2.045      ;
; 10.023 ; MIPS:u13|dff_1bit:Regwrite_control_C|q                                                                     ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.086     ; 2.035      ;
; 10.031 ; MIPS:u13|dff_1bit:MemRead_control_B|q                                                                      ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.087     ; 2.026      ;
; 10.109 ; MIPS:u13|dff_1bit:MemRead_control_C|q                                                                      ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.087     ; 1.948      ;
; 10.111 ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:20:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.087     ; 1.946      ;
; 10.150 ; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[10]                                                        ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.087     ; 1.907      ;
; 10.227 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:20:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.087     ; 1.830      ;
; 10.259 ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:15:stage_i|q                                                 ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.087     ; 1.798      ;
; 10.272 ; MIPS:u13|dff_1bit:Regwrite_control_B|q                                                                     ; MIPS:u13|HAZARD:HAZ|data_hazard_en                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.086     ; 1.786      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg       ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:29:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:29:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:29:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:29:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:29:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:29:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:29:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:29:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:29:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg       ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:28:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:28:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:28:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:28:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:28:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:28:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:28:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:28:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:28:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg       ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:15:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:15:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:15:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:15:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:15:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:15:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:15:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:15:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:15:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg       ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg5 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg6 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg7 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:14:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_we_reg       ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg0 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg1 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg2 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg3 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
; 10.521 ; MIPS:u13|dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ram_block1a0~porta_address_reg4 ; MIPS:u13|N_dff:read_data_D|dff_1bit:\N_dffs:13:stage_i|q ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 12.500       ; -0.018     ; 1.960      ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.432 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mRD           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.538      ;
; 0.432 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.538      ;
; 0.432 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.538      ;
; 0.436 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.534      ;
; 0.436 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.534      ;
; 0.436 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mWR           ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.062     ; 1.534      ;
; 0.445 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.530      ;
; 0.445 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.530      ;
; 0.445 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.530      ;
; 0.445 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 1.530      ;
; 0.534 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.439      ;
; 0.534 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.439      ;
; 0.534 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.059     ; 1.439      ;
; 0.543 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.431      ;
; 0.543 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.431      ;
; 0.543 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.431      ;
; 0.543 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.431      ;
; 0.543 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.431      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.621 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.055     ; 1.356      ;
; 0.628 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.346      ;
; 0.628 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.346      ;
; 0.628 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 1.346      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.671 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.063     ; 1.298      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.673 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.303      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 0.803 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                       ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 1.173      ;
; 5.062 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mRD           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 2.964      ;
; 5.062 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|RD_MASK[0]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 2.964      ;
; 5.062 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|RD_MASK[1]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 2.964      ;
; 5.066 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 2.960      ;
; 5.066 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 2.960      ;
; 5.066 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mWR           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 2.960      ;
; 5.075 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[8]      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 2.956      ;
; 5.075 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[10]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 2.956      ;
; 5.075 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[11]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 2.956      ;
; 5.075 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; Sdram_Control_4Port:u7|mADDR[12]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 2.956      ;
; 5.104 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mRD           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 2.922      ;
; 5.104 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|RD_MASK[0]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 2.922      ;
; 5.104 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|RD_MASK[1]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 2.922      ;
; 5.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|WR_MASK[0]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 2.918      ;
; 5.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|WR_MASK[1]    ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 2.918      ;
; 5.108 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mWR           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.006     ; 2.918      ;
; 5.117 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[8]      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 2.914      ;
; 5.117 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[10]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 2.914      ;
; 5.117 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0] ; Sdram_Control_4Port:u7|mADDR[11]     ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 2.914      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                        ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 2.098  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 1.792      ; 0.367      ;
; 2.110  ; rClk[0]                         ; rClk[0]                         ; rClk[0]                         ; CLOCK_50    ; 0.500        ; 1.804      ; 0.367      ;
; 2.598  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 1.792      ; 0.367      ;
; 2.610  ; rClk[0]                         ; rClk[0]                         ; rClk[0]                         ; CLOCK_50    ; 1.000        ; 1.804      ; 0.367      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[16]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[17]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[18]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[19]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[20]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[21]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[22]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[23]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[25]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[26]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[27]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[28]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[29]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[30]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[31]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.286 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[24]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.746      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[11]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[12]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[13]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[14]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.295 ; Reset_Delay:u2|Cont[27]         ; Reset_Delay:u2|Cont[15]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.742      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[16]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[17]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[18]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[19]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[20]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[21]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[22]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[23]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[25]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[26]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[27]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[28]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[29]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[30]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[31]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.372 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[24]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.660      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[11]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[12]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[13]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[14]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.381 ; Reset_Delay:u2|Cont[26]         ; Reset_Delay:u2|Cont[15]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.656      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[16]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[17]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[18]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[19]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[20]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[21]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[22]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[23]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[25]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[26]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[27]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[28]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[29]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[30]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[31]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.396 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[24]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.636      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[11]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[12]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[13]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[14]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.405 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[15]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.005      ; 2.632      ;
; 17.519 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[16]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[17]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.513      ;
; 17.519 ; Reset_Delay:u2|Cont[25]         ; Reset_Delay:u2|Cont[18]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; 0.000      ; 2.513      ;
+--------+---------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                           ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.730 ; rClk[0]                                  ; rClk[0]                                  ; rClk[0]                         ; CLOCK_50    ; 0.000        ; 1.804      ; 0.367      ;
; -1.718 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.792      ; 0.367      ;
; -1.230 ; rClk[0]                                  ; rClk[0]                                  ; rClk[0]                         ; CLOCK_50    ; -0.500       ; 1.804      ; 0.367      ;
; -1.218 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 1.792      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Reset_Delay:u2|oRST_1                    ; Reset_Delay:u2|oRST_1                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; I2C_CCD_Config:u8|senosr_exposure[2]     ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.240  ; I2C_CCD_Config:u8|senosr_exposure[15]    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.243  ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.328  ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.353  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.355  ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.369  ; I2C_CCD_Config:u8|senosr_exposure[4]     ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; I2C_CCD_Config:u8|senosr_exposure[6]     ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|senosr_exposure[9]     ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; I2C_CCD_Config:u8|senosr_exposure[11]    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; I2C_CCD_Config:u8|senosr_exposure[13]    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.438  ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.590      ;
; 0.440  ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.592      ;
; 0.440  ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.592      ;
; 0.441  ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.593      ;
; 0.443  ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.595      ;
; 0.444  ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.596      ;
; 0.445  ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.597      ;
; 0.448  ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.448  ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.449  ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.601      ;
; 0.449  ; I2C_CCD_Config:u8|senosr_exposure[5]     ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.601      ;
; 0.451  ; I2C_CCD_Config:u8|senosr_exposure[10]    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.603      ;
; 0.452  ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.604      ;
; 0.452  ; I2C_CCD_Config:u8|senosr_exposure[8]     ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.604      ;
; 0.475  ; I2C_CCD_Config:u8|senosr_exposure[14]    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.627      ;
; 0.491  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.643      ;
; 0.493  ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.494  ; I2C_CCD_Config:u8|senosr_exposure[3]     ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.497  ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.105 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.403      ; 0.450      ;
; -0.032 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.403      ; 0.523      ;
; 0.071  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.403      ; 0.626      ;
; 0.116  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.330      ; 0.598      ;
; 0.127  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.240      ; 0.519      ;
; 0.154  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.451      ; 0.757      ;
; 0.170  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.289      ; 0.611      ;
; 0.179  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.320      ; 0.651      ;
; 0.184  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.381      ; 0.717      ;
; 0.191  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.320      ; 0.663      ;
; 0.207  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.231      ; 0.590      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Histogram:u11|Blue_out[10]                                                                                                                                   ; Histogram:u11|Blue_out[10]                                                                                                                                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.367      ;
; 0.217  ; Histogram:u11|his_in[15][9]                                                                                                                                  ; Histogram:u11|his_out[15][9]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.102      ; 0.471      ;
; 0.220  ; Histogram:u11|his_in[15][6]                                                                                                                                  ; Histogram:u11|his_out[15][6]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.099      ; 0.471      ;
; 0.223  ; Histogram:u11|his_in[15][2]                                                                                                                                  ; Histogram:u11|his_out[15][2]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.099      ; 0.474      ;
; 0.224  ; Histogram:u11|his_in[15][8]                                                                                                                                  ; Histogram:u11|his_out[15][8]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.102      ; 0.478      ;
; 0.228  ; Histogram:u11|his_in[15][0]                                                                                                                                  ; Histogram:u11|his_out[15][0]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.099      ; 0.479      ;
; 0.236  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.388      ;
; 0.238  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.473      ; 0.866      ;
; 0.241  ; Histogram:u11|his_in[15][3]                                                                                                                                  ; Histogram:u11|his_out[15][3]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.102      ; 0.495      ;
; 0.242  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; entropy_filter:u12|m32[1]                                                                                                                                    ; entropy_filter:u12|m33[1]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                    ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.396      ;
; 0.246  ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.398      ;
; 0.249  ; entropy_filter:u12|m13[2]                                                                                                                                    ; entropy_filter:u12|m14[2]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; entropy_filter:u12|m33[1]                                                                                                                                    ; entropy_filter:u12|m34[1]                                                                                                                                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.402      ;
; 0.252  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.404      ;
; 0.253  ; Histogram:u11|his_in[11][19]                                                                                                                                 ; Histogram:u11|his_out[11][19]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.066      ; 0.471      ;
; 0.254  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.406      ;
; 0.254  ; Histogram:u11|his_in[6][16]                                                                                                                                  ; Histogram:u11|his_out[6][16]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.069      ; 0.475      ;
; 0.257  ; Histogram:u11|his_in[6][11]                                                                                                                                  ; Histogram:u11|his_out[6][11]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.069      ; 0.478      ;
; 0.259  ; Histogram:u11|his_in[11][14]                                                                                                                                 ; Histogram:u11|his_out[11][14]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.066      ; 0.477      ;
; 0.261  ; Histogram:u11|his_in[6][18]                                                                                                                                  ; Histogram:u11|his_out[6][18]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.069      ; 0.482      ;
; 0.268  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.320      ; 0.740      ;
; 0.279  ; Histogram:u11|his_in[0][13]                                                                                                                                  ; Histogram:u11|his_out[0][13]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.184      ; 0.615      ;
; 0.283  ; Histogram:u11|his_in[9][17]                                                                                                                                  ; Histogram:u11|his_out[9][17]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.029      ; 0.464      ;
; 0.291  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.443      ;
; 0.292  ; Histogram:u11|his_in[9][19]                                                                                                                                  ; Histogram:u11|his_out[9][19]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.029      ; 0.473      ;
; 0.294  ; Histogram:u11|his_in[12][13]                                                                                                                                 ; Histogram:u11|his_out[12][13]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.032      ; 0.478      ;
; 0.295  ; Histogram:u11|his_in[9][11]                                                                                                                                  ; Histogram:u11|his_out[9][11]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.029      ; 0.476      ;
; 0.295  ; Histogram:u11|his_in[9][14]                                                                                                                                  ; Histogram:u11|his_out[9][14]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.029      ; 0.476      ;
; 0.295  ; Histogram:u11|his_in[9][16]                                                                                                                                  ; Histogram:u11|his_out[9][16]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.029      ; 0.476      ;
; 0.297  ; Histogram:u11|his_in[15][7]                                                                                                                                  ; Histogram:u11|his_out[15][7]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.102      ; 0.551      ;
; 0.299  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a11~porta_datain_reg1    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.452      ;
; 0.299  ; Histogram:u11|his_in[15][4]                                                                                                                                  ; Histogram:u11|his_out[15][4]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.099      ; 0.550      ;
; 0.299  ; Histogram:u11|his_in[9][18]                                                                                                                                  ; Histogram:u11|his_out[9][18]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.029      ; 0.480      ;
; 0.300  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[7]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a7~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.453      ;
; 0.300  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[9]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a9~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.453      ;
; 0.302  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a4~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.455      ;
; 0.302  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a6~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.455      ;
; 0.304  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.231      ; 0.687      ;
; 0.305  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a2~porta_datain_reg1     ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.458      ;
; 0.306  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ram_block3a10~porta_datain_reg1    ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.015      ; 0.459      ;
; 0.306  ; Histogram:u11|his_in[11][1]                                                                                                                                  ; Histogram:u11|his_out[11][1]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.005      ; 0.463      ;
; 0.312  ; Histogram:u11|his_in[10][1]                                                                                                                                  ; Histogram:u11|his_out[10][1]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.006      ; 0.470      ;
; 0.312  ; Histogram:u11|his_in[12][2]                                                                                                                                  ; Histogram:u11|his_out[12][2]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.011      ; 0.475      ;
; 0.312  ; Histogram:u11|his_in[12][5]                                                                                                                                  ; Histogram:u11|his_out[12][5]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.011      ; 0.475      ;
; 0.313  ; Histogram:u11|his_in[3][17]                                                                                                                                  ; Histogram:u11|his_out[3][17]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.013      ; 0.478      ;
; 0.313  ; Histogram:u11|his_in[12][8]                                                                                                                                  ; Histogram:u11|his_out[12][8]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.011      ; 0.476      ;
; 0.314  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.466      ;
; 0.315  ; Histogram:u11|his_in[11][3]                                                                                                                                  ; Histogram:u11|his_out[11][3]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.005      ; 0.472      ;
; 0.316  ; Histogram:u11|his_in[14][19]                                                                                                                                 ; Histogram:u11|his_out[14][19]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.006      ; 0.474      ;
; 0.316  ; Histogram:u11|his_in[12][3]                                                                                                                                  ; Histogram:u11|his_out[12][3]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.011      ; 0.479      ;
; 0.317  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.000      ; 0.469      ;
; 0.317  ; Histogram:u11|his_in[13][11]                                                                                                                                 ; Histogram:u11|his_out[13][11]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.007      ; 0.476      ;
; 0.317  ; Histogram:u11|his_in[13][20]                                                                                                                                 ; Histogram:u11|his_out[13][20]                                                                                                                                ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.007      ; 0.476      ;
; 0.317  ; Histogram:u11|his_in[12][6]                                                                                                                                  ; Histogram:u11|his_out[12][6]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.011      ; 0.480      ;
; 0.317  ; Histogram:u11|his_in[12][7]                                                                                                                                  ; Histogram:u11|his_out[12][7]                                                                                                                                 ; GPIO_1[0]    ; GPIO_1[0]   ; 0.000        ; 0.011      ; 0.480      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.263 ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.416      ;
; 0.265 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.417      ;
; 0.266 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.418      ;
; 0.321 ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.472      ;
; 0.330 ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.481      ;
; 0.339 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.491      ;
; 0.374 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.526      ;
; 0.378 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.533      ;
; 0.388 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.540      ;
; 0.391 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.543      ;
; 0.404 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.556      ;
; 0.410 ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 0.566      ;
; 0.429 ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.002     ; 0.579      ;
; 0.439 ; I2C_CCD_Config:u8|mI2C_DATA[7]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.590      ;
; 0.447 ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.015      ; 0.614      ;
; 0.452 ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.015      ; 0.619      ;
; 0.454 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.609      ;
; 0.462 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.614      ;
; 0.470 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.622      ;
; 0.473 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.625      ;
; 0.482 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.639      ;
; 0.482 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.639      ;
; 0.482 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.639      ;
; 0.491 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.643      ;
; 0.506 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.658      ;
; 0.514 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.671      ;
; 0.516 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.673      ;
; 0.518 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.670      ;
; 0.523 ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 0.679      ;
; 0.527 ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 0.683      ;
; 0.527 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.684      ;
; 0.528 ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.683      ;
; 0.531 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.683      ;
; 0.535 ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.003      ; 0.690      ;
; 0.535 ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.015      ; 0.702      ;
; 0.537 ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.014      ; 0.703      ;
; 0.539 ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.015      ; 0.706      ;
; 0.542 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.007      ; 0.701      ;
; 0.542 ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.004      ; 0.698      ;
; 0.543 ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.015      ; 0.710      ;
; 0.547 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 0.705      ;
; 0.547 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.700      ;
; 0.551 ; I2C_CCD_Config:u8|mI2C_DATA[9]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.015      ; 0.718      ;
; 0.555 ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.015      ; 0.722      ;
; 0.555 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.712      ;
; 0.559 ; I2C_CCD_Config:u8|mI2C_DATA[15]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.015      ; 0.726      ;
; 0.566 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.718      ;
; 0.573 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.726      ;
; 0.582 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.739      ;
; 0.582 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.739      ;
; 0.588 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.740      ;
; 0.590 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.742      ;
; 0.591 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.748      ;
; 0.594 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.747      ;
; 0.598 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.016     ; 0.734      ;
; 0.601 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.758      ;
; 0.602 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.754      ;
; 0.606 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.763      ;
; 0.607 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.764      ;
; 0.607 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.759      ;
; 0.609 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.766      ;
; 0.609 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.766      ;
; 0.610 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.767      ;
; 0.610 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.767      ;
; 0.619 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.005      ; 0.776      ;
; 0.620 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.773      ;
; 0.623 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.007      ; 0.782      ;
; 0.623 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.007      ; 0.782      ;
; 0.625 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.007      ; 0.784      ;
; 0.626 ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.001     ; 0.777      ;
; 0.626 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.778      ;
; 0.626 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.778      ;
; 0.635 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 0.793      ;
; 0.640 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.792      ;
; 0.642 ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.013      ; 0.807      ;
; 0.642 ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.012      ; 0.806      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_DATA[4]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.013      ; 0.821      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.013      ; 0.821      ;
; 0.664 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.001      ; 0.817      ;
; 0.672 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.824      ;
; 0.674 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.006      ; 0.832      ;
; 0.680 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.832      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                          ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.387      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.395      ;
; 0.250 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.402      ;
; 0.258 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.410      ;
; 0.289 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.441      ;
; 0.291 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.443      ;
; 0.303 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.455      ;
; 0.309 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.462      ;
; 0.320 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.472      ;
; 0.321 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                          ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.473      ;
; 0.321 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.474      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.478      ;
; 0.329 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.482      ;
; 0.332 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.484      ;
; 0.335 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.487      ;
; 0.335 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.488      ;
; 0.339 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.491      ;
; 0.340 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.492      ;
; 0.344 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.496      ;
; 0.358 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                           ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.529      ;
; 0.382 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                          ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.538      ;
; 0.388 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.540      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.543      ;
; 0.404 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.557      ;
; 0.417 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.065      ; 0.620      ;
; 0.422 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.003     ; 0.571      ;
; 0.423 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.576      ;
; 0.424 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.001      ; 0.577      ;
; 0.433 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                             ; rClk[0]      ; rClk[0]     ; 0.000        ; -0.001     ; 0.584      ;
; 0.433 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; rClk[0]      ; rClk[0]     ; 0.000        ; 0.000      ; 0.585      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'u13|m1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                            ; Launch Clock                                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+
; 0.215 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[0]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[0]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; MIPS:u13|dff_1bit:RegDst_control_B|q                       ; MIPS:u13|dff_1bit:RegDst_control_C|q                                                                               ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.387      ;
; 0.237 ; MIPS:u13|dff_1bit:RegDst_control_C|q                       ; MIPS:u13|dff_1bit:RegDst_control_D|q                                                                               ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.240 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:14:stage_i|q  ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:14:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:16:stage_i|q ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:16:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:5:stage_i|q  ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:5:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:19:stage_i|q ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:19:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.248 ; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[2]         ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:16:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.252 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:19:stage_i|q ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:19:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.301 ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:20:stage_i|q ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[9]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.453      ;
; 0.325 ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:17:stage_i|q ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:17:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:16:stage_i|q ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:16:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; MIPS:u13|dff_1bit:MemWrite_control_B|q                     ; MIPS:u13|dff_1bit:MemWrite_C|q                                                                                     ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.475      ;
; 0.330 ; MIPS:u13|dff_1bit:MemtoReg_control_C|q                     ; MIPS:u13|dff_1bit:MemtoReg_control_D|q                                                                             ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.483      ;
; 0.330 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:17:stage_i|q ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:17:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:16:stage_i|q ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:16:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:22:stage_i|q ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:22:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:15:stage_i|q ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:15:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:13:stage_i|q ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:13:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:21:stage_i|q ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:21:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.485      ;
; 0.335 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:2:stage_i|q  ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:2:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.487      ;
; 0.339 ; MIPS:u13|Idecode:ID|register_array_rtl_2_bypass[8]         ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:19:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.491      ;
; 0.340 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:31:stage_i|q ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:31:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.492      ;
; 0.341 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:20:stage_i|q ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:20:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.493      ;
; 0.353 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[12]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[12]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.354 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[3]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[3]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[5]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[5]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[7]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[7]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[13]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[13]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[0]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[1]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[14]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[14]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[21]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[21]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[9]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[9]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[10]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[10]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[11]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[11]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[16]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[16]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[19]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[19]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.367 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[2]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[2]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[20]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[20]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[22]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[22]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[1]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[1]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[4]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[4]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[6]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[6]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[15]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[15]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[8]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[8]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[17]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[17]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[18]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[18]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.378 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]                                                                 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.276     ; 0.395      ;
; 0.378 ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:15:stage_i|q ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[9]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:3:stage_i|q   ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[39]                                                                ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.387 ; MIPS:u13|dff_1bit:Regwrite_control_D|q                     ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[0]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:18:stage_i|q ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[5]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.388 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:24:stage_i|q  ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[18]                                                                ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.388 ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:18:stage_i|q ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[0]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.390 ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:16:stage_i|q ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[1]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.542      ;
; 0.394 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:25:stage_i|q  ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[17]                                                                ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.546      ;
; 0.398 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:31:stage_i|q  ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[11]                                                                ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.550      ;
; 0.401 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:1:stage_i|q   ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_2|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.609      ;
; 0.404 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:23:stage_i|q  ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.612      ;
; 0.406 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:0:stage_i|q   ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:0:stage_i|q                                                           ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.557      ;
; 0.406 ; MIPS:u13|Ifetch:IFE|PC[3]                                  ; MIPS:u13|Ifetch:IFE|PC[3]                                                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.558      ;
; 0.409 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:9:stage_i|q  ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:9:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.561      ;
; 0.410 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:18:stage_i|q ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:18:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.562      ;
; 0.412 ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:20:stage_i|q ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:20:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.564      ;
; 0.416 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:11:stage_i|q ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:11:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.568      ;
; 0.417 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:17:stage_i|q ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:17:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.569      ;
; 0.417 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:31:stage_i|q  ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:31:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.568      ;
; 0.417 ; MIPS:u13|N_dff:Instruction_B|dff_1bit:\N_dffs:18:stage_i|q ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:18:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.569      ;
; 0.420 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:8:stage_i|q  ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:8:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.572      ;
; 0.449 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:15:stage_i|q ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:15:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.596      ;
; 0.449 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:28:stage_i|q  ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:28:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.589      ;
; 0.473 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:12:stage_i|q  ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[30]                                                                ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.625      ;
; 0.478 ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:29:stage_i|q  ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[13]                                                                ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.631      ;
; 0.491 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[12]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[13]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[0]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[2]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:14:stage_i|q ; MIPS:u13|Idecode:ID|register_array_rtl_1_bypass[7]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[5]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[6]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[7]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[8]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[13]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[14]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[21]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[22]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[14]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[15]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[9]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[10]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[10]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[11]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[16]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[17]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.501 ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:14:stage_i|q ; MIPS:u13|N_dff:Sign_Extend_2_B|dff_1bit:\N_dffs:14:stage_i|q                                                       ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 0.643      ;
; 0.503 ; MIPS:u13|N_dff:ALU_result_C|dff_1bit:\N_dffs:18:stage_i|q  ; MIPS:u13|N_dff:ALU_result_D|dff_1bit:\N_dffs:18:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.654      ;
; 0.505 ; MIPS:u13|N_dff:Instruction_C|dff_1bit:\N_dffs:12:stage_i|q ; MIPS:u13|N_dff:Instruction_D|dff_1bit:\N_dffs:12:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; MIPS:u13|dff_1bit:MemRead_control_B|q                      ; MIPS:u13|dff_1bit:MemRead_control_C|q                                                                              ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[22]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[2]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[3]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[20]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[21]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[1]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[2]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:18:stage_i|q ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:18:stage_i|q                                                         ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.509 ; MIPS:u13|N_dff:Instruction_A|dff_1bit:\N_dffs:27:stage_i|q ; MIPS:u13|dff_1bit:MemWrite_control_B|q                                                                             ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[4]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[5]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[6]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[7]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[15]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[16]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; MIPS:u13|N_dff:read_data_2_B|dff_1bit:\N_dffs:7:stage_i|q  ; MIPS:u13|N_dff:read_data_2_C|dff_1bit:\N_dffs:7:stage_i|q                                                          ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[8]          ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[9]                                                                  ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[18]         ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[19]                                                                 ; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
+-------+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Read                                                                                                                                  ; Sdram_Control_4Port:u7|Read                                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                        ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[20]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                  ; Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                                                        ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|command:command1|CAS_N                                                                                                                ; Sdram_Control_4Port:u7|CAS_N                                                                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                ; Sdram_Control_4Port:u7|BA[1]                                                                                                                                                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                                      ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                               ; Sdram_Control_4Port:u7|SA[10]                                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.455      ;
; 0.245 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                           ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                          ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.457      ;
; 0.249 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; Sdram_Control_4Port:u7|mDATAOUT[9]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.461      ;
; 0.250 ; Sdram_Control_4Port:u7|mDATAOUT[8]                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2 ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.461      ;
; 0.250 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                  ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; Sdram_Control_4Port:u7|Write                                                                                                                                 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.256 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                                                   ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                             ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.409      ;
; 0.258 ; Sdram_Control_4Port:u7|PM_STOP                                                                                                                               ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                       ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
; 0.258 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                              ; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]'                                                                                                                                            ;
+-------+---------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.686 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.838      ;
; 0.688 ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.840      ;
; 0.688 ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.840      ;
; 0.689 ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.841      ;
; 0.689 ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.841      ;
; 0.689 ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.841      ;
; 0.691 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.843      ;
; 0.693 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.845      ;
; 0.696 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.848      ;
; 0.700 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.852      ;
; 0.704 ; MIPS:u13|Idecode:ID|i[12] ; MIPS:u13|Idecode:ID|i[12] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.856      ;
; 0.739 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.891      ;
; 0.742 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.894      ;
; 0.744 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.896      ;
; 0.747 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.899      ;
; 0.749 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.901      ;
; 0.764 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.916      ;
; 0.765 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.917      ;
; 0.776 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 0.924      ;
; 0.779 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 0.927      ;
; 0.781 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.933      ;
; 0.781 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 0.929      ;
; 0.784 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 0.932      ;
; 0.786 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 0.934      ;
; 0.798 ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.950      ;
; 0.806 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.958      ;
; 0.808 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[10] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.960      ;
; 0.812 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[8]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.964      ;
; 0.812 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[14] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.964      ;
; 0.820 ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.972      ;
; 0.824 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.976      ;
; 0.827 ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.979      ;
; 0.828 ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|i[12] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.980      ;
; 0.829 ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.981      ;
; 0.829 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.981      ;
; 0.830 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|i[17] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.982      ;
; 0.830 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.982      ;
; 0.838 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.990      ;
; 0.843 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 0.991      ;
; 0.844 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 0.996      ;
; 0.845 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[10] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 0.993      ;
; 0.849 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[8]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 0.997      ;
; 0.849 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[14] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 0.997      ;
; 0.855 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.007      ;
; 0.856 ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.008      ;
; 0.859 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.011      ;
; 0.862 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[12] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.014      ;
; 0.862 ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.014      ;
; 0.863 ; MIPS:u13|Idecode:ID|i[16] ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.015      ;
; 0.867 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.019      ;
; 0.868 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.020      ;
; 0.871 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.023      ;
; 0.871 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.023      ;
; 0.872 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 1.025      ;
; 0.872 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.024      ;
; 0.889 ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.041      ;
; 0.890 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.042      ;
; 0.892 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 1.040      ;
; 0.896 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 1.044      ;
; 0.899 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[12] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 1.047      ;
; 0.900 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.052      ;
; 0.901 ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.053      ;
; 0.907 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 1.060      ;
; 0.908 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 1.056      ;
; 0.908 ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.004     ; 1.056      ;
; 0.909 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|i[30] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.061      ;
; 0.912 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.064      ;
; 0.913 ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.065      ;
; 0.918 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 1.069      ;
; 0.920 ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.072      ;
; 0.921 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 1.072      ;
; 0.923 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 1.074      ;
; 0.926 ; MIPS:u13|Idecode:ID|i[10] ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.078      ;
; 0.926 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 1.077      ;
; 0.928 ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 1.079      ;
; 0.929 ; MIPS:u13|Idecode:ID|i[8]  ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.081      ;
; 0.929 ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.081      ;
; 0.930 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.082      ;
; 0.930 ; MIPS:u13|Idecode:ID|i[25] ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.082      ;
; 0.932 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 1.085      ;
; 0.932 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 1.085      ;
; 0.936 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|i[31] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.088      ;
; 0.945 ; MIPS:u13|Idecode:ID|i[24] ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.097      ;
; 0.948 ; MIPS:u13|Idecode:ID|i[27] ; MIPS:u13|Idecode:ID|i[29] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.100      ;
; 0.952 ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|i[20] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.104      ;
; 0.954 ; MIPS:u13|Idecode:ID|i[8]  ; MIPS:u13|Idecode:ID|i[8]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.106      ;
; 0.955 ; MIPS:u13|Idecode:ID|i[18] ; MIPS:u13|Idecode:ID|i[19] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.003     ; 1.104      ;
; 0.958 ; MIPS:u13|Idecode:ID|i[14] ; MIPS:u13|Idecode:ID|i[14] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.110      ;
; 0.960 ; MIPS:u13|Idecode:ID|i[10] ; MIPS:u13|Idecode:ID|i[10] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.112      ;
; 0.962 ; MIPS:u13|Idecode:ID|i[10] ; MIPS:u13|Idecode:ID|i[12] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.114      ;
; 0.963 ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|i[13] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.115      ;
; 0.963 ; MIPS:u13|Idecode:ID|i[26] ; MIPS:u13|Idecode:ID|i[28] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.115      ;
; 0.965 ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|i[7]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 1.116      ;
; 0.965 ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 1.116      ;
; 0.965 ; MIPS:u13|Idecode:ID|i[0]  ; MIPS:u13|Idecode:ID|i[5]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 1.118      ;
; 0.967 ; MIPS:u13|Idecode:ID|i[4]  ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 1.120      ;
; 0.967 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.001      ; 1.120      ;
; 0.968 ; MIPS:u13|Idecode:ID|i[1]  ; MIPS:u13|Idecode:ID|i[2]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.120      ;
; 0.969 ; MIPS:u13|Idecode:ID|i[9]  ; MIPS:u13|Idecode:ID|i[11] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; 0.000      ; 1.121      ;
; 0.970 ; MIPS:u13|Idecode:ID|i[6]  ; MIPS:u13|Idecode:ID|i[3]  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 0.000        ; -0.001     ; 1.121      ;
+-------+---------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.351 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.298     ; 2.552      ;
; -2.351 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.298     ; 2.552      ;
; -2.351 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.298     ; 2.552      ;
; -2.351 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.298     ; 2.552      ;
; -2.351 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.302     ; 2.548      ;
; -2.351 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.302     ; 2.548      ;
; -2.351 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.302     ; 2.548      ;
; -2.351 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.302     ; 2.548      ;
; -2.351 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.302     ; 2.548      ;
; -2.351 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.302     ; 2.548      ;
; -2.351 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.302     ; 2.548      ;
; -2.351 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.302     ; 2.548      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.349     ; 2.251      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.352     ; 2.248      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.352     ; 2.248      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.352     ; 2.248      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.352     ; 2.248      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.352     ; 2.248      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.352     ; 2.248      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.351     ; 2.249      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.351     ; 2.249      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.350     ; 2.250      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.349     ; 2.251      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.349     ; 2.251      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.349     ; 2.251      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.341     ; 2.259      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.341     ; 2.259      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.341     ; 2.259      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.341     ; 2.259      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.341     ; 2.259      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.341     ; 2.259      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.342     ; 2.258      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.342     ; 2.258      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.343     ; 2.257      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.342     ; 2.258      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.342     ; 2.258      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.342     ; 2.258      ;
; -2.068 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; rClk[0]     ; 0.500        ; -0.345     ; 2.255      ;
; -1.568 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.349     ; 2.251      ;
; -1.568 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.342     ; 2.258      ;
; -0.378 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.350     ; 1.060      ;
; -0.365 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                    ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.344     ; 1.053      ;
; -0.292 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.001      ; 0.825      ;
; -0.292 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.001      ; 0.825      ;
; -0.283 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.815      ;
; -0.283 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.815      ;
; -0.283 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.815      ;
; -0.283 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.815      ;
; -0.283 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.815      ;
; -0.280 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.812      ;
; -0.280 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.812      ;
; -0.280 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.812      ;
; -0.280 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.812      ;
; -0.280 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.812      ;
; -0.280 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.812      ;
; -0.280 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.812      ;
; -0.280 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.812      ;
; -0.280 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.812      ;
; -0.280 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; rClk[0]      ; rClk[0]     ; 0.500        ; 0.000      ; 0.812      ;
; -0.278 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.350     ; 0.960      ;
; -0.278 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.350     ; 0.960      ;
; -0.278 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.350     ; 0.960      ;
; -0.278 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.350     ; 0.960      ;
; -0.278 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.350     ; 0.960      ;
; -0.278 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.350     ; 0.960      ;
; -0.278 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                   ; CLOCK_50     ; rClk[0]     ; 1.000        ; -0.350     ; 0.960      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.053 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.310     ; 2.275      ;
; -2.053 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.310     ; 2.275      ;
; -2.053 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.310     ; 2.275      ;
; -2.053 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.310     ; 2.275      ;
; -2.053 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.310     ; 2.275      ;
; -2.053 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.310     ; 2.275      ;
; -1.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.215     ; 2.274      ;
; -1.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.215     ; 2.274      ;
; -1.957 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.215     ; 2.274      ;
; -1.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.203     ; 2.267      ;
; -1.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.203     ; 2.267      ;
; -1.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.203     ; 2.267      ;
; -1.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.193     ; 2.269      ;
; -1.930 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.193     ; 2.269      ;
; -1.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.171     ; 2.271      ;
; -1.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.171     ; 2.271      ;
; -1.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.171     ; 2.271      ;
; -1.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.171     ; 2.271      ;
; -1.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.171     ; 2.271      ;
; -1.910 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.171     ; 2.271      ;
; -1.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.167     ; 2.272      ;
; -1.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.167     ; 2.272      ;
; -1.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.167     ; 2.272      ;
; -1.907 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.167     ; 2.272      ;
; -1.845 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.113     ; 2.264      ;
; -1.845 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.108     ; 2.269      ;
; -1.845 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.113     ; 2.264      ;
; -1.845 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.113     ; 2.264      ;
; -1.845 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.113     ; 2.264      ;
; -1.845 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.113     ; 2.264      ;
; -1.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.084     ; 2.270      ;
; -1.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.084     ; 2.270      ;
; -1.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.084     ; 2.270      ;
; -1.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.084     ; 2.270      ;
; -1.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.080     ; 2.274      ;
; -1.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.084     ; 2.270      ;
; -1.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.084     ; 2.270      ;
; -1.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.080     ; 2.274      ;
; -1.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.080     ; 2.274      ;
; -1.822 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.084     ; 2.270      ;
; -1.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.029     ; 2.268      ;
; -1.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.029     ; 2.268      ;
; -1.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.029     ; 2.268      ;
; -1.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.029     ; 2.268      ;
; -1.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.029     ; 2.268      ;
; -1.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; -0.029     ; 2.268      ;
; -1.680 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.054      ; 2.266      ;
; -1.680 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.054      ; 2.266      ;
; -1.680 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.054      ; 2.266      ;
; -1.680 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.054      ; 2.266      ;
; -1.680 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.054      ; 2.266      ;
; -1.678 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.030      ; 2.240      ;
; -1.678 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.030      ; 2.240      ;
; -1.678 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.030      ; 2.240      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.039      ; 2.245      ;
; -1.644 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.077      ; 2.253      ;
; -1.644 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.077      ; 2.253      ;
; -1.644 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.077      ; 2.253      ;
; -1.644 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.077      ; 2.253      ;
; -1.590 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.149      ; 2.271      ;
; -1.590 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.149      ; 2.271      ;
; -1.590 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.149      ; 2.271      ;
; -1.507 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.228      ; 2.267      ;
; -1.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.236      ; 2.272      ;
; -1.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.236      ; 2.272      ;
; -1.504 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.236      ; 2.272      ;
; -1.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.246      ; 2.267      ;
; -1.488 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.243      ; 2.263      ;
; -1.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.262      ; 2.254      ;
; -1.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.270      ; 2.240      ;
; -1.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.270      ; 2.240      ;
; -1.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.270      ; 2.240      ;
; -1.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.270      ; 2.240      ;
; -1.361 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.352      ; 2.245      ;
; -1.361 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; 0.500        ; 0.366      ; 2.259      ;
; -0.055 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.189      ; 1.276      ;
; -0.055 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.189      ; 1.276      ;
; -0.055 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.189      ; 1.276      ;
; -0.055 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.189      ; 1.276      ;
; -0.055 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.189      ; 1.276      ;
; -0.055 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.189      ; 1.276      ;
; -0.055 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.189      ; 1.276      ;
; -0.055 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.189      ; 1.276      ;
; -0.055 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.189      ; 1.276      ;
; -0.055 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.189      ; 1.276      ;
; -0.055 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.189      ; 1.276      ;
; -0.055 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 1.000        ; 0.189      ; 1.276      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                 ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.337 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.116      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.104      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.104      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.104      ;
; -1.324 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.103      ;
; -1.322 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 2.106      ;
; -1.322 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 2.106      ;
; -1.322 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 2.106      ;
; -1.322 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 2.106      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 2.088      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 2.088      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 2.088      ;
; -1.312 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 2.088      ;
; -1.311 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.091      ;
; -1.311 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.091      ;
; -1.311 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.091      ;
; -1.310 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.087      ;
; -1.310 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.087      ;
; -1.310 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.087      ;
; -1.310 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.087      ;
; -1.310 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.087      ;
; -1.309 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 2.093      ;
; -1.309 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 2.093      ;
; -1.309 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 2.093      ;
; -1.309 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 2.093      ;
; -1.299 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 2.075      ;
; -1.299 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 2.075      ;
; -1.299 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 2.075      ;
; -1.299 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 2.075      ;
; -1.297 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.074      ;
; -1.297 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.074      ;
; -1.297 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.074      ;
; -1.297 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.074      ;
; -1.297 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.074      ;
; -1.278 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.057      ;
; -1.275 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.036      ;
; -1.275 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.036      ;
; -1.275 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.036      ;
; -1.275 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.036      ;
; -1.275 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.036      ;
; -1.275 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.036      ;
; -1.265 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.045      ;
; -1.265 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.045      ;
; -1.265 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 2.045      ;
; -1.263 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 2.047      ;
; -1.263 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 2.047      ;
; -1.263 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 2.047      ;
; -1.263 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 2.047      ;
; -1.262 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.023      ;
; -1.262 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.023      ;
; -1.262 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.023      ;
; -1.262 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.023      ;
; -1.262 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.023      ;
; -1.262 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 2.023      ;
; -1.253 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 2.029      ;
; -1.253 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 2.029      ;
; -1.253 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 2.029      ;
; -1.253 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 2.029      ;
; -1.251 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.028      ;
; -1.251 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.028      ;
; -1.251 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.028      ;
; -1.251 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.028      ;
; -1.251 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 2.028      ;
; -1.221 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 2.000      ;
; -1.216 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 1.977      ;
; -1.216 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 1.977      ;
; -1.216 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 1.977      ;
; -1.216 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 1.977      ;
; -1.216 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 1.977      ;
; -1.216 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.271     ; 1.977      ;
; -1.208 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 1.988      ;
; -1.208 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 1.988      ;
; -1.208 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 1.988      ;
; -1.206 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 1.990      ;
; -1.206 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 1.990      ;
; -1.206 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 1.990      ;
; -1.206 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 1.990      ;
; -1.205 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 1.984      ;
; -1.202 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.253     ; 1.981      ;
; -1.196 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 1.972      ;
; -1.196 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 1.972      ;
; -1.196 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 1.972      ;
; -1.196 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.256     ; 1.972      ;
; -1.194 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 1.971      ;
; -1.194 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 1.971      ;
; -1.194 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 1.971      ;
; -1.194 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 1.971      ;
; -1.194 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.255     ; 1.971      ;
; -1.192 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 1.972      ;
; -1.192 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 1.972      ;
; -1.192 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 1.972      ;
; -1.190 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 1.974      ;
; -1.190 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 1.974      ;
; -1.190 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 1.974      ;
; -1.190 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 1.974      ;
; -1.189 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 1.969      ;
; -1.189 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 1.969      ;
; -1.189 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.252     ; 1.969      ;
; -1.187 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 1.971      ;
; -1.187 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; -0.248     ; 1.971      ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                    ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.006     ; 2.557      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.006     ; 2.557      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.006     ; 2.557      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.006     ; 2.557      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.006     ; 2.557      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.006     ; 2.557      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.006     ; 2.557      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.556      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.556      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.556      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.556      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.556      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.556      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.556      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.556      ;
; -0.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.007     ; 2.556      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.004     ; 2.558      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.004     ; 2.558      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.004     ; 2.558      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.004     ; 2.558      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.004     ; 2.558      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.004     ; 2.558      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.004     ; 2.558      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.005     ; 2.557      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.005     ; 2.557      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.005     ; 2.557      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.005     ; 2.557      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.005     ; 2.557      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.005     ; 2.557      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.005     ; 2.557      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.005     ; 2.557      ;
; -0.563 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.005     ; 2.557      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.058     ; 2.267      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.053     ; 2.272      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.057     ; 2.268      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.269      ;
; -0.292 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.268      ;
; -0.292 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.268      ;
; -0.292 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.268      ;
; -0.292 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.268      ;
; -0.292 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.268      ;
; -0.292 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.268      ;
; -0.292 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.268      ;
; -0.292 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.268      ;
; -0.292 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.268      ;
; -0.292 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.268      ;
; -0.292 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.056     ; 2.268      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.053     ; 2.260      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 2.259      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 2.259      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 2.259      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 2.259      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 2.259      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 2.259      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.053     ; 2.260      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.053     ; 2.260      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 2.259      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 2.259      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.053     ; 2.260      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 2.259      ;
; -0.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.054     ; 2.259      ;
; -0.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.053     ; 2.259      ;
; -0.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.052     ; 2.260      ;
; -0.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.052     ; 2.260      ;
; -0.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.052     ; 2.260      ;
; -0.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 4.000        ; -2.052     ; 2.260      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                     ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.597 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.450      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.610 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.437      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.656 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.391      ;
; 17.694 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.349      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.336      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.713 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.334      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.318      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.732 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.315      ;
; 17.753 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 2.290      ;
; 17.770 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.277      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'GPIO_1[0]'                                                                                                                                                                                                                                    ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.302 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.282      ; 0.736      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.282      ; 0.736      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.282      ; 0.736      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.282      ; 0.736      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.282      ; 0.736      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.282      ; 0.736      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.282      ; 0.736      ;
; 0.302 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.282      ; 0.736      ;
; 0.632 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.348      ; 1.132      ;
; 0.632 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.348      ; 1.132      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.676 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.235      ; 1.063      ;
; 0.912 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.187      ; 1.251      ;
; 0.929 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.195      ; 1.276      ;
; 0.929 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.195      ; 1.276      ;
; 0.929 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.195      ; 1.276      ;
; 0.929 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.195      ; 1.276      ;
; 0.929 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.195      ; 1.276      ;
; 0.929 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                 ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.195      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 0.935 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[0]   ; 0.000        ; 0.189      ; 1.276      ;
; 2.241 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.352      ; 2.245      ;
; 2.241 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.366      ; 2.259      ;
; 2.318 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.270      ; 2.240      ;
; 2.318 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.270      ; 2.240      ;
; 2.318 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.270      ; 2.240      ;
; 2.318 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.270      ; 2.240      ;
; 2.340 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.262      ; 2.254      ;
; 2.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.243      ; 2.263      ;
; 2.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.246      ; 2.267      ;
; 2.384 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.236      ; 2.272      ;
; 2.384 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.236      ; 2.272      ;
; 2.384 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.236      ; 2.272      ;
; 2.387 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.228      ; 2.267      ;
; 2.470 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.149      ; 2.271      ;
; 2.470 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.149      ; 2.271      ;
; 2.470 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.149      ; 2.271      ;
; 2.524 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.077      ; 2.253      ;
; 2.524 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.077      ; 2.253      ;
; 2.524 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.077      ; 2.253      ;
; 2.524 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.077      ; 2.253      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.554 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.039      ; 2.245      ;
; 2.558 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.030      ; 2.240      ;
; 2.558 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.030      ; 2.240      ;
; 2.558 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.030      ; 2.240      ;
; 2.560 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.054      ; 2.266      ;
; 2.560 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.054      ; 2.266      ;
; 2.560 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.054      ; 2.266      ;
; 2.560 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.054      ; 2.266      ;
; 2.560 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; 0.054      ; 2.266      ;
; 2.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.029     ; 2.268      ;
; 2.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.029     ; 2.268      ;
; 2.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.029     ; 2.268      ;
; 2.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.029     ; 2.268      ;
; 2.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.029     ; 2.268      ;
; 2.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.029     ; 2.268      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.084     ; 2.270      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.084     ; 2.270      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.084     ; 2.270      ;
; 2.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; CLOCK_50     ; GPIO_1[0]   ; -0.500       ; -0.084     ; 2.270      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.927 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.071      ;
; 0.927 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.071      ;
; 0.927 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.071      ;
; 0.927 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.071      ;
; 0.927 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.071      ;
; 0.927 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.071      ;
; 0.927 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.071      ;
; 0.927 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.071      ;
; 0.927 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.071      ;
; 0.927 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.071      ;
; 0.927 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.071      ;
; 0.927 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.071      ;
; 0.927 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.008     ; 1.071      ;
; 0.928 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.074      ;
; 0.928 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.074      ;
; 0.928 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.074      ;
; 0.928 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.074      ;
; 0.928 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.074      ;
; 0.928 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.074      ;
; 0.928 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.074      ;
; 0.928 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.074      ;
; 0.928 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.074      ;
; 0.928 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.074      ;
; 0.928 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.074      ;
; 0.928 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.074      ;
; 0.928 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.074      ;
; 0.937 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.077      ;
; 0.937 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.077      ;
; 0.937 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.077      ;
; 0.937 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.077      ;
; 0.937 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.077      ;
; 0.937 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.077      ;
; 0.937 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.077      ;
; 0.937 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.077      ;
; 0.937 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.077      ;
; 0.937 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.077      ;
; 0.937 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.077      ;
; 0.937 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.077      ;
; 0.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.087      ;
; 0.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.087      ;
; 0.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.087      ;
; 0.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.087      ;
; 0.946 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.087      ;
; 1.504 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.016      ; 1.672      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.020      ; 1.773      ;
; 1.731 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.900      ;
; 1.778 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.947      ;
; 1.790 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 1.953      ;
; 1.793 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 1.962      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.828 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.001      ;
; 1.853 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 2.022      ;
; 1.859 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 2.028      ;
; 1.865 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 2.028      ;
; 1.866 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 2.029      ;
; 1.869 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 2.038      ;
; 1.871 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 2.040      ;
; 1.873 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.017      ; 2.042      ;
; 1.875 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.048      ;
; 1.875 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.048      ;
; 1.875 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.048      ;
; 1.875 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.048      ;
; 1.875 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.048      ;
; 1.875 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.048      ;
; 1.875 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.048      ;
; 1.875 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.048      ;
; 1.875 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.048      ;
; 1.875 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.048      ;
; 1.875 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.048      ;
; 1.875 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.048      ;
; 1.875 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.021      ; 2.048      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'rClk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.022 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.345     ; 0.829      ;
; 1.022 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.345     ; 0.829      ;
; 1.022 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.345     ; 0.829      ;
; 1.022 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.345     ; 0.829      ;
; 1.022 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.345     ; 0.829      ;
; 1.022 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.345     ; 0.829      ;
; 1.022 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.345     ; 0.829      ;
; 1.022 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.345     ; 0.829      ;
; 1.022 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.345     ; 0.829      ;
; 1.022 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.345     ; 0.829      ;
; 1.022 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.345     ; 0.829      ;
; 1.022 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.345     ; 0.829      ;
; 1.022 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.345     ; 0.829      ;
; 1.081 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.733      ;
; 1.081 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.733      ;
; 1.081 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.733      ;
; 1.081 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.733      ;
; 1.081 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.733      ;
; 1.088 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.740      ;
; 1.088 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.740      ;
; 1.158 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.350     ; 0.960      ;
; 1.158 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.350     ; 0.960      ;
; 1.158 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.350     ; 0.960      ;
; 1.158 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.350     ; 0.960      ;
; 1.158 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.350     ; 0.960      ;
; 1.158 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.350     ; 0.960      ;
; 1.158 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.350     ; 0.960      ;
; 1.158 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.350     ; 0.960      ;
; 1.158 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.350     ; 0.960      ;
; 1.158 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.350     ; 0.960      ;
; 1.158 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.350     ; 0.960      ;
; 1.158 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.350     ; 0.960      ;
; 1.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                      ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.812      ;
; 1.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.812      ;
; 1.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.812      ;
; 1.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.812      ;
; 1.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.812      ;
; 1.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.812      ;
; 1.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.812      ;
; 1.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.812      ;
; 1.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.812      ;
; 1.160 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.812      ;
; 1.163 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.815      ;
; 1.163 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.815      ;
; 1.163 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.815      ;
; 1.163 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.815      ;
; 1.163 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.000      ; 0.815      ;
; 1.172 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.001      ; 0.825      ;
; 1.172 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; rClk[0]      ; rClk[0]     ; -0.500       ; 0.001      ; 0.825      ;
; 1.245 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.344     ; 1.053      ;
; 1.258 ; Reset_Delay:u2|oRST_2                                                                                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.350     ; 1.060      ;
; 2.448 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.349     ; 2.251      ;
; 2.448 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; rClk[0]     ; 0.000        ; -0.342     ; 2.258      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.349     ; 2.251      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.352     ; 2.248      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.352     ; 2.248      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.352     ; 2.248      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.352     ; 2.248      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.352     ; 2.248      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.352     ; 2.248      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.351     ; 2.249      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.351     ; 2.249      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.350     ; 2.250      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.349     ; 2.251      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.345     ; 2.255      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.345     ; 2.255      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.345     ; 2.255      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.349     ; 2.251      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.349     ; 2.251      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.345     ; 2.255      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.345     ; 2.255      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.345     ; 2.255      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.345     ; 2.255      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.345     ; 2.255      ;
; 2.948 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; rClk[0]     ; -0.500       ; -0.345     ; 2.255      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                          ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.365 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.263     ; 1.254      ;
; 1.473 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.266     ; 1.359      ;
; 1.473 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.266     ; 1.359      ;
; 1.473 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.266     ; 1.359      ;
; 1.473 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.266     ; 1.359      ;
; 1.473 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.266     ; 1.359      ;
; 1.473 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.266     ; 1.359      ;
; 1.508 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.250     ; 1.410      ;
; 1.508 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.250     ; 1.410      ;
; 1.508 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.250     ; 1.410      ;
; 1.508 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.250     ; 1.410      ;
; 1.508 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.250     ; 1.410      ;
; 1.510 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.251     ; 1.411      ;
; 1.510 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.251     ; 1.411      ;
; 1.510 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.251     ; 1.411      ;
; 1.510 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.251     ; 1.411      ;
; 1.520 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.243     ; 1.429      ;
; 1.520 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.243     ; 1.429      ;
; 1.520 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.243     ; 1.429      ;
; 1.520 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.243     ; 1.429      ;
; 1.522 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.247     ; 1.427      ;
; 1.522 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.247     ; 1.427      ;
; 1.522 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.247     ; 1.427      ;
; 1.535 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.248     ; 1.439      ;
; 1.592 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.262     ; 1.482      ;
; 1.639 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.262     ; 1.529      ;
; 1.651 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.268     ; 1.535      ;
; 1.654 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.262     ; 1.544      ;
; 1.700 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.587      ;
; 1.700 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.587      ;
; 1.700 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.587      ;
; 1.700 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.587      ;
; 1.700 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.587      ;
; 1.700 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.587      ;
; 1.714 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.262     ; 1.604      ;
; 1.720 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.262     ; 1.610      ;
; 1.726 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.268     ; 1.610      ;
; 1.727 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.268     ; 1.611      ;
; 1.730 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.262     ; 1.620      ;
; 1.732 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.262     ; 1.622      ;
; 1.734 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.262     ; 1.624      ;
; 1.735 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.249     ; 1.638      ;
; 1.735 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.249     ; 1.638      ;
; 1.735 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.249     ; 1.638      ;
; 1.735 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.249     ; 1.638      ;
; 1.735 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.249     ; 1.638      ;
; 1.737 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.250     ; 1.639      ;
; 1.737 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.250     ; 1.639      ;
; 1.737 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.250     ; 1.639      ;
; 1.737 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.250     ; 1.639      ;
; 1.747 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.242     ; 1.657      ;
; 1.747 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.242     ; 1.657      ;
; 1.747 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.242     ; 1.657      ;
; 1.747 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.242     ; 1.657      ;
; 1.747 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.634      ;
; 1.747 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.634      ;
; 1.747 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.634      ;
; 1.747 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.634      ;
; 1.747 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.634      ;
; 1.747 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.634      ;
; 1.749 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.246     ; 1.655      ;
; 1.749 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.246     ; 1.655      ;
; 1.749 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.246     ; 1.655      ;
; 1.759 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.271     ; 1.640      ;
; 1.759 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.271     ; 1.640      ;
; 1.759 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.271     ; 1.640      ;
; 1.759 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.271     ; 1.640      ;
; 1.759 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.271     ; 1.640      ;
; 1.759 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.271     ; 1.640      ;
; 1.760 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.262     ; 1.650      ;
; 1.762 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.247     ; 1.667      ;
; 1.762 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.649      ;
; 1.762 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.649      ;
; 1.762 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.649      ;
; 1.762 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.649      ;
; 1.762 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.649      ;
; 1.762 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.265     ; 1.649      ;
; 1.776 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.268     ; 1.660      ;
; 1.778 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.262     ; 1.668      ;
; 1.780 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.274     ; 1.658      ;
; 1.780 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.262     ; 1.670      ;
; 1.782 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.249     ; 1.685      ;
; 1.782 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.249     ; 1.685      ;
; 1.782 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.249     ; 1.685      ;
; 1.782 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.249     ; 1.685      ;
; 1.782 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.249     ; 1.685      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.250     ; 1.686      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.250     ; 1.686      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.250     ; 1.686      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.250     ; 1.686      ;
; 1.791 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.262     ; 1.681      ;
; 1.793 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.268     ; 1.677      ;
; 1.794 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.255     ; 1.691      ;
; 1.794 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.255     ; 1.691      ;
; 1.794 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.255     ; 1.691      ;
; 1.794 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.255     ; 1.691      ;
; 1.794 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.255     ; 1.691      ;
; 1.794 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.242     ; 1.704      ;
; 1.794 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.242     ; 1.704      ;
; 1.794 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; -0.242     ; 1.704      ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                  ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.249      ;
; 4.159 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.056     ; 2.255      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.053     ; 2.259      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.052     ; 2.260      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.052     ; 2.260      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.052     ; 2.260      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.052     ; 2.260      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.053     ; 2.259      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.053     ; 2.259      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.053     ; 2.259      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.052     ; 2.260      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.053     ; 2.259      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.053     ; 2.259      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.053     ; 2.259      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.053     ; 2.259      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.053     ; 2.259      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.054     ; 2.258      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.052     ; 2.260      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.052     ; 2.260      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.051     ; 2.261      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.254      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.254      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.254      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.254      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 2.253      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 2.253      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 2.253      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 2.253      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.059     ; 2.253      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.254      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.254      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.058     ; 2.254      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.250      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.250      ;
; 4.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; CLOCK_50     ; u6|altpll_component|pll|clk[0] ; 0.000        ; -2.062     ; 2.250      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'GPIO_1[0]'                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; GPIO_1[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'rClk[0]'                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; rClk[0] ; Fall       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]                            ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[0]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[0]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[10]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[10]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[11]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[11]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[12]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[12]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[13]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[13]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[14]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[14]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[15]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[15]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[16]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[16]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[17]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[17]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[18]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[18]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[19]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[19]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[1]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[1]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[20]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[20]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[21]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[21]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[22]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[22]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[23]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[23]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[24]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[24]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[25]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[25]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[26]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[26]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[27]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[27]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[28]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[28]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[29]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[29]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[2]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[2]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[30]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[30]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[31]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[31]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[3]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[3]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[4]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[4]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[5]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[5]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[6]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[6]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[7]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[7]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[8]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[8]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[9]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; MIPS:u13|Idecode:ID|i[9]                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|Counter_unit|q_int[23]|regout                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|Counter_unit|q_int[23]|regout                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|Counter_unit|q_int[23]~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|Counter_unit|q_int[23]~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|Counter_unit|q_int[23]~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|Counter_unit|q_int[23]~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[0]|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[0]|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[10]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[10]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[11]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[11]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[12]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[12]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[13]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[13]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[14]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[14]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[15]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[15]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[16]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[16]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[17]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[17]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[18]|clk                                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; Rise       ; u13|ID|i[18]|clk                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                          ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                         ;
; 1.873 ; 4.000        ; 2.127          ; High Pulse Width ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
; 1.873 ; 4.000        ; 2.127          ; Low Pulse Width  ; u6|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                         ;
+-------+--------------+----------------+------------------+--------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_24[0]'                                                                               ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_24[0] ; Rise       ; CLOCK_24[0]|combout                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_24[0] ; Rise       ; CLOCK_24[0]|combout                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_24[0] ; Rise       ; u13|m1|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_24[0] ; Rise       ; u13|m1|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_24[0] ; Rise       ; u13|m1|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_24[0] ; Rise       ; u13|m1|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_24[0] ; Rise       ; CLOCK_24[0]                          ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u13|m1|altpll_component|pll|clk[0]'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_0|altsyncram_6rc1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; u13|m1|altpll_component|pll|clk[0] ; Rise       ; MIPS:u13|Idecode:ID|altsyncram:register_array_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
+--------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; 3.157  ; 3.157  ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; 3.157  ; 3.157  ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 1.325  ; 1.325  ; Rise       ; CLOCK_50                        ;
;  SW[9]       ; CLOCK_50                        ; 1.325  ; 1.325  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; -0.731 ; -0.731 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; -0.824 ; -0.824 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; -0.839 ; -0.839 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; -0.741 ; -0.741 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; -0.813 ; -0.813 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; -0.829 ; -0.829 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; -0.831 ; -0.831 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; -0.737 ; -0.737 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; -0.741 ; -0.741 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; -0.839 ; -0.839 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; -0.731 ; -0.731 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; -0.839 ; -0.839 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; -0.813 ; -0.813 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; -0.896 ; -0.896 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; -0.857 ; -0.857 ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; 2.221  ; 2.221  ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; 2.221  ; 2.221  ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; 2.014  ; 2.014  ; Rise       ; GPIO_1[0]                       ;
; SW[*]        ; GPIO_1[0]                       ; 0.536  ; 0.536  ; Fall       ; GPIO_1[0]                       ;
;  SW[0]       ; GPIO_1[0]                       ; 0.478  ; 0.478  ; Fall       ; GPIO_1[0]                       ;
;  SW[1]       ; GPIO_1[0]                       ; 0.536  ; 0.536  ; Fall       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 2.866  ; 2.866  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 2.866  ; 2.866  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.008  ; 1.008  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.008  ; 1.008  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 4.060  ; 4.060  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 4.060  ; 4.060  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 4.060  ; 4.060  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 3.936  ; 3.936  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 3.871  ; 3.871  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 3.936  ; 3.936  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 3.875  ; 3.875  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 3.827  ; 3.827  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 3.811  ; 3.811  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; -2.157 ; -2.157 ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; -2.157 ; -2.157 ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.175  ; 0.175  ; Rise       ; CLOCK_50                        ;
;  SW[9]       ; CLOCK_50                        ; 0.175  ; 0.175  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; 0.982  ; 0.982  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; 0.925  ; 0.925  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; 0.940  ; 0.940  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; 0.842  ; 0.842  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; 0.914  ; 0.914  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; 0.930  ; 0.930  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; 0.932  ; 0.932  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; 0.838  ; 0.838  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; 0.842  ; 0.842  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; 0.940  ; 0.940  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; 0.832  ; 0.832  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; 0.940  ; 0.940  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; 0.914  ; 0.914  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; 0.982  ; 0.982  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; 0.943  ; 0.943  ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; -1.894 ; -1.894 ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; -2.101 ; -2.101 ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; -1.894 ; -1.894 ; Rise       ; GPIO_1[0]                       ;
; SW[*]        ; GPIO_1[0]                       ; 0.459  ; 0.459  ; Fall       ; GPIO_1[0]                       ;
;  SW[0]       ; GPIO_1[0]                       ; 0.459  ; 0.459  ; Fall       ; GPIO_1[0]                       ;
;  SW[1]       ; GPIO_1[0]                       ; 0.308  ; 0.308  ; Fall       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.575 ; -2.575 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.575 ; -2.575 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.060 ; -0.060 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.060 ; -0.060 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -3.691 ; -3.691 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -3.940 ; -3.940 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -3.940 ; -3.940 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -3.816 ; -3.816 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -3.751 ; -3.751 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -3.816 ; -3.816 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -3.755 ; -3.755 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -3.707 ; -3.707 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -3.691 ; -3.691 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                   ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port      ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; GPIO_1[*]      ; CLOCK_50                                           ; 5.024  ; 5.024  ; Rise       ; CLOCK_50                                           ;
;  GPIO_1[17]    ; CLOCK_50                                           ; 5.024  ; 5.024  ; Rise       ; CLOCK_50                                           ;
; LEDG[*]        ; GPIO_1[0]                                          ; 4.647  ; 4.647  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[0]       ; GPIO_1[0]                                          ; 4.582  ; 4.582  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[1]       ; GPIO_1[0]                                          ; 4.534  ; 4.534  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[2]       ; GPIO_1[0]                                          ; 4.508  ; 4.508  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[3]       ; GPIO_1[0]                                          ; 4.599  ; 4.599  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[4]       ; GPIO_1[0]                                          ; 4.647  ; 4.647  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[5]       ; GPIO_1[0]                                          ; 4.480  ; 4.480  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[6]       ; GPIO_1[0]                                          ; 4.643  ; 4.643  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[7]       ; GPIO_1[0]                                          ; 4.640  ; 4.640  ; Rise       ; GPIO_1[0]                                          ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 5.545  ; 5.545  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 4.769  ; 4.769  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 5.545  ; 5.545  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 3.422  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 3.422  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
; HEX0[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.079  ; 7.079  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.985  ; 6.985  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.062  ; 7.062  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.953  ; 6.953  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.945  ; 6.945  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.033  ; 7.033  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.077  ; 7.077  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.079  ; 7.079  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX1[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.991  ; 6.991  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.987  ; 6.987  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.821  ; 6.821  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.828  ; 6.828  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.832  ; 6.832  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.840  ; 6.840  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.991  ; 6.991  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.938  ; 6.938  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX2[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.073  ; 7.073  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.995  ; 6.995  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.921  ; 6.921  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.957  ; 6.957  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.962  ; 6.962  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.013  ; 7.013  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.051  ; 7.051  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.073  ; 7.073  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX3[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.172  ; 7.172  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.030  ; 7.030  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.172  ; 7.172  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.168  ; 7.168  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.019  ; 7.019  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.872  ; 6.872  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.024  ; 7.024  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 7.149  ; 7.149  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; GPIO_1[*]      ; rClk[0]                                            ; 2.096  ;        ; Rise       ; rClk[0]                                            ;
;  GPIO_1[16]    ; rClk[0]                                            ; 2.096  ;        ; Rise       ; rClk[0]                                            ;
; VGA_B[*]       ; rClk[0]                                            ; 6.104  ; 6.104  ; Rise       ; rClk[0]                                            ;
;  VGA_B[0]      ; rClk[0]                                            ; 5.899  ; 5.899  ; Rise       ; rClk[0]                                            ;
;  VGA_B[1]      ; rClk[0]                                            ; 6.104  ; 6.104  ; Rise       ; rClk[0]                                            ;
;  VGA_B[2]      ; rClk[0]                                            ; 6.018  ; 6.018  ; Rise       ; rClk[0]                                            ;
;  VGA_B[3]      ; rClk[0]                                            ; 5.983  ; 5.983  ; Rise       ; rClk[0]                                            ;
; VGA_G[*]       ; rClk[0]                                            ; 6.016  ; 6.016  ; Rise       ; rClk[0]                                            ;
;  VGA_G[0]      ; rClk[0]                                            ; 6.003  ; 6.003  ; Rise       ; rClk[0]                                            ;
;  VGA_G[1]      ; rClk[0]                                            ; 6.002  ; 6.002  ; Rise       ; rClk[0]                                            ;
;  VGA_G[2]      ; rClk[0]                                            ; 5.894  ; 5.894  ; Rise       ; rClk[0]                                            ;
;  VGA_G[3]      ; rClk[0]                                            ; 6.016  ; 6.016  ; Rise       ; rClk[0]                                            ;
; VGA_HS         ; rClk[0]                                            ; 4.260  ; 4.260  ; Rise       ; rClk[0]                                            ;
; VGA_R[*]       ; rClk[0]                                            ; 6.087  ; 6.087  ; Rise       ; rClk[0]                                            ;
;  VGA_R[0]      ; rClk[0]                                            ; 6.025  ; 6.025  ; Rise       ; rClk[0]                                            ;
;  VGA_R[1]      ; rClk[0]                                            ; 6.087  ; 6.087  ; Rise       ; rClk[0]                                            ;
;  VGA_R[2]      ; rClk[0]                                            ; 6.014  ; 6.014  ; Rise       ; rClk[0]                                            ;
;  VGA_R[3]      ; rClk[0]                                            ; 5.973  ; 5.973  ; Rise       ; rClk[0]                                            ;
; VGA_VS         ; rClk[0]                                            ; 3.984  ; 3.984  ; Rise       ; rClk[0]                                            ;
; GPIO_1[*]      ; rClk[0]                                            ;        ; 2.096  ; Fall       ; rClk[0]                                            ;
;  GPIO_1[16]    ; rClk[0]                                            ;        ; 2.096  ; Fall       ; rClk[0]                                            ;
; VGA_B[*]       ; rClk[0]                                            ; 4.869  ; 4.869  ; Fall       ; rClk[0]                                            ;
;  VGA_B[0]      ; rClk[0]                                            ; 4.483  ; 4.483  ; Fall       ; rClk[0]                                            ;
;  VGA_B[1]      ; rClk[0]                                            ; 4.869  ; 4.869  ; Fall       ; rClk[0]                                            ;
;  VGA_B[2]      ; rClk[0]                                            ; 4.615  ; 4.615  ; Fall       ; rClk[0]                                            ;
;  VGA_B[3]      ; rClk[0]                                            ; 4.752  ; 4.752  ; Fall       ; rClk[0]                                            ;
; VGA_G[*]       ; rClk[0]                                            ; 4.674  ; 4.674  ; Fall       ; rClk[0]                                            ;
;  VGA_G[0]      ; rClk[0]                                            ; 4.674  ; 4.674  ; Fall       ; rClk[0]                                            ;
;  VGA_G[1]      ; rClk[0]                                            ; 4.568  ; 4.568  ; Fall       ; rClk[0]                                            ;
;  VGA_G[2]      ; rClk[0]                                            ; 4.483  ; 4.483  ; Fall       ; rClk[0]                                            ;
;  VGA_G[3]      ; rClk[0]                                            ; 4.635  ; 4.635  ; Fall       ; rClk[0]                                            ;
; VGA_R[*]       ; rClk[0]                                            ; 4.781  ; 4.781  ; Fall       ; rClk[0]                                            ;
;  VGA_R[0]      ; rClk[0]                                            ; 4.609  ; 4.609  ; Fall       ; rClk[0]                                            ;
;  VGA_R[1]      ; rClk[0]                                            ; 4.781  ; 4.781  ; Fall       ; rClk[0]                                            ;
;  VGA_R[2]      ; rClk[0]                                            ; 4.687  ; 4.687  ; Fall       ; rClk[0]                                            ;
;  VGA_R[3]      ; rClk[0]                                            ; 4.533  ; 4.533  ; Fall       ; rClk[0]                                            ;
; DRAM_ADDR[*]   ; CLOCK_50                                           ; 2.588  ; 2.588  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[0]  ; CLOCK_50                                           ; 2.198  ; 2.198  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[1]  ; CLOCK_50                                           ; 2.489  ; 2.489  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[2]  ; CLOCK_50                                           ; 2.588  ; 2.588  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[3]  ; CLOCK_50                                           ; 2.520  ; 2.520  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[4]  ; CLOCK_50                                           ; 2.290  ; 2.290  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[5]  ; CLOCK_50                                           ; 2.286  ; 2.286  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[6]  ; CLOCK_50                                           ; 2.041  ; 2.041  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[7]  ; CLOCK_50                                           ; 1.874  ; 1.874  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[8]  ; CLOCK_50                                           ; 2.291  ; 2.291  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[9]  ; CLOCK_50                                           ; 1.863  ; 1.863  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[10] ; CLOCK_50                                           ; 2.279  ; 2.279  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[11] ; CLOCK_50                                           ; 2.091  ; 2.091  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_BA_0      ; CLOCK_50                                           ; 2.273  ; 2.273  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_BA_1      ; CLOCK_50                                           ; 2.490  ; 2.490  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CAS_N     ; CLOCK_50                                           ; 2.108  ; 2.108  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CS_N      ; CLOCK_50                                           ; 2.263  ; 2.263  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_DQ[*]     ; CLOCK_50                                           ; 3.391  ; 3.391  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[0]    ; CLOCK_50                                           ; 3.249  ; 3.249  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[1]    ; CLOCK_50                                           ; 3.319  ; 3.319  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[2]    ; CLOCK_50                                           ; 3.300  ; 3.300  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[3]    ; CLOCK_50                                           ; 2.996  ; 2.996  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[4]    ; CLOCK_50                                           ; 3.034  ; 3.034  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[5]    ; CLOCK_50                                           ; 3.005  ; 3.005  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[6]    ; CLOCK_50                                           ; 3.391  ; 3.391  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[7]    ; CLOCK_50                                           ; 3.049  ; 3.049  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[8]    ; CLOCK_50                                           ; 2.984  ; 2.984  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[9]    ; CLOCK_50                                           ; 2.880  ; 2.880  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[10]   ; CLOCK_50                                           ; 2.720  ; 2.720  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[11]   ; CLOCK_50                                           ; 2.826  ; 2.826  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[12]   ; CLOCK_50                                           ; 3.058  ; 3.058  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[13]   ; CLOCK_50                                           ; 3.060  ; 3.060  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[14]   ; CLOCK_50                                           ; 3.152  ; 3.152  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[15]   ; CLOCK_50                                           ; 2.942  ; 2.942  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_LDQM      ; CLOCK_50                                           ; 2.336  ; 2.336  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_RAS_N     ; CLOCK_50                                           ; 2.101  ; 2.101  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_UDQM      ; CLOCK_50                                           ; 2.116  ; 2.116  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_WE_N      ; CLOCK_50                                           ; 2.258  ; 2.258  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CLK       ; CLOCK_50                                           ; -3.119 ;        ; Rise       ; u6|altpll_component|pll|clk[1]                     ;
; DRAM_CLK       ; CLOCK_50                                           ;        ; -3.119 ; Fall       ; u6|altpll_component|pll|clk[1]                     ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                           ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port      ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; GPIO_1[*]      ; CLOCK_50                                           ; 5.024  ; 5.024  ; Rise       ; CLOCK_50                                           ;
;  GPIO_1[17]    ; CLOCK_50                                           ; 5.024  ; 5.024  ; Rise       ; CLOCK_50                                           ;
; LEDG[*]        ; GPIO_1[0]                                          ; 4.480  ; 4.480  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[0]       ; GPIO_1[0]                                          ; 4.582  ; 4.582  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[1]       ; GPIO_1[0]                                          ; 4.534  ; 4.534  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[2]       ; GPIO_1[0]                                          ; 4.508  ; 4.508  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[3]       ; GPIO_1[0]                                          ; 4.599  ; 4.599  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[4]       ; GPIO_1[0]                                          ; 4.647  ; 4.647  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[5]       ; GPIO_1[0]                                          ; 4.480  ; 4.480  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[6]       ; GPIO_1[0]                                          ; 4.643  ; 4.643  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[7]       ; GPIO_1[0]                                          ; 4.640  ; 4.640  ; Rise       ; GPIO_1[0]                                          ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 4.769  ; 3.422  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 4.769  ; 4.769  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 5.125  ; 3.422  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 3.422  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 3.422  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
; HEX0[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.535  ; 6.535  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.581  ; 6.581  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.644  ; 6.644  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.535  ; 6.535  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.535  ; 6.535  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.610  ; 6.610  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.669  ; 6.669  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.670  ; 6.670  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX1[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.399  ; 6.399  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.567  ; 6.567  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.399  ; 6.399  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.403  ; 6.403  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.413  ; 6.413  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.417  ; 6.417  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.564  ; 6.564  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.514  ; 6.514  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX2[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.765  ; 6.765  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.833  ; 6.833  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.765  ; 6.765  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.803  ; 6.803  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.803  ; 6.803  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.861  ; 6.861  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.893  ; 6.893  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.922  ; 6.922  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX3[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.550  ; 6.550  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.704  ; 6.704  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.853  ; 6.853  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.853  ; 6.853  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.707  ; 6.707  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.550  ; 6.550  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.711  ; 6.711  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.839  ; 6.839  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; GPIO_1[*]      ; rClk[0]                                            ; 2.096  ;        ; Rise       ; rClk[0]                                            ;
;  GPIO_1[16]    ; rClk[0]                                            ; 2.096  ;        ; Rise       ; rClk[0]                                            ;
; VGA_B[*]       ; rClk[0]                                            ; 4.846  ; 4.846  ; Rise       ; rClk[0]                                            ;
;  VGA_B[0]      ; rClk[0]                                            ; 4.846  ; 4.846  ; Rise       ; rClk[0]                                            ;
;  VGA_B[1]      ; rClk[0]                                            ; 5.050  ; 5.050  ; Rise       ; rClk[0]                                            ;
;  VGA_B[2]      ; rClk[0]                                            ; 4.964  ; 4.964  ; Rise       ; rClk[0]                                            ;
;  VGA_B[3]      ; rClk[0]                                            ; 4.929  ; 4.929  ; Rise       ; rClk[0]                                            ;
; VGA_G[*]       ; rClk[0]                                            ; 4.840  ; 4.840  ; Rise       ; rClk[0]                                            ;
;  VGA_G[0]      ; rClk[0]                                            ; 4.949  ; 4.949  ; Rise       ; rClk[0]                                            ;
;  VGA_G[1]      ; rClk[0]                                            ; 4.947  ; 4.947  ; Rise       ; rClk[0]                                            ;
;  VGA_G[2]      ; rClk[0]                                            ; 4.840  ; 4.840  ; Rise       ; rClk[0]                                            ;
;  VGA_G[3]      ; rClk[0]                                            ; 4.963  ; 4.963  ; Rise       ; rClk[0]                                            ;
; VGA_HS         ; rClk[0]                                            ; 4.260  ; 4.260  ; Rise       ; rClk[0]                                            ;
; VGA_R[*]       ; rClk[0]                                            ; 4.918  ; 4.918  ; Rise       ; rClk[0]                                            ;
;  VGA_R[0]      ; rClk[0]                                            ; 4.969  ; 4.969  ; Rise       ; rClk[0]                                            ;
;  VGA_R[1]      ; rClk[0]                                            ; 5.033  ; 5.033  ; Rise       ; rClk[0]                                            ;
;  VGA_R[2]      ; rClk[0]                                            ; 4.960  ; 4.960  ; Rise       ; rClk[0]                                            ;
;  VGA_R[3]      ; rClk[0]                                            ; 4.918  ; 4.918  ; Rise       ; rClk[0]                                            ;
; VGA_VS         ; rClk[0]                                            ; 3.984  ; 3.984  ; Rise       ; rClk[0]                                            ;
; GPIO_1[*]      ; rClk[0]                                            ;        ; 2.096  ; Fall       ; rClk[0]                                            ;
;  GPIO_1[16]    ; rClk[0]                                            ;        ; 2.096  ; Fall       ; rClk[0]                                            ;
; VGA_B[*]       ; rClk[0]                                            ; 4.483  ; 4.483  ; Fall       ; rClk[0]                                            ;
;  VGA_B[0]      ; rClk[0]                                            ; 4.483  ; 4.483  ; Fall       ; rClk[0]                                            ;
;  VGA_B[1]      ; rClk[0]                                            ; 4.869  ; 4.869  ; Fall       ; rClk[0]                                            ;
;  VGA_B[2]      ; rClk[0]                                            ; 4.615  ; 4.615  ; Fall       ; rClk[0]                                            ;
;  VGA_B[3]      ; rClk[0]                                            ; 4.752  ; 4.752  ; Fall       ; rClk[0]                                            ;
; VGA_G[*]       ; rClk[0]                                            ; 4.483  ; 4.483  ; Fall       ; rClk[0]                                            ;
;  VGA_G[0]      ; rClk[0]                                            ; 4.674  ; 4.674  ; Fall       ; rClk[0]                                            ;
;  VGA_G[1]      ; rClk[0]                                            ; 4.568  ; 4.568  ; Fall       ; rClk[0]                                            ;
;  VGA_G[2]      ; rClk[0]                                            ; 4.483  ; 4.483  ; Fall       ; rClk[0]                                            ;
;  VGA_G[3]      ; rClk[0]                                            ; 4.635  ; 4.635  ; Fall       ; rClk[0]                                            ;
; VGA_R[*]       ; rClk[0]                                            ; 4.533  ; 4.533  ; Fall       ; rClk[0]                                            ;
;  VGA_R[0]      ; rClk[0]                                            ; 4.609  ; 4.609  ; Fall       ; rClk[0]                                            ;
;  VGA_R[1]      ; rClk[0]                                            ; 4.781  ; 4.781  ; Fall       ; rClk[0]                                            ;
;  VGA_R[2]      ; rClk[0]                                            ; 4.687  ; 4.687  ; Fall       ; rClk[0]                                            ;
;  VGA_R[3]      ; rClk[0]                                            ; 4.533  ; 4.533  ; Fall       ; rClk[0]                                            ;
; DRAM_ADDR[*]   ; CLOCK_50                                           ; 1.863  ; 1.863  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[0]  ; CLOCK_50                                           ; 2.198  ; 2.198  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[1]  ; CLOCK_50                                           ; 2.489  ; 2.489  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[2]  ; CLOCK_50                                           ; 2.588  ; 2.588  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[3]  ; CLOCK_50                                           ; 2.520  ; 2.520  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[4]  ; CLOCK_50                                           ; 2.290  ; 2.290  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[5]  ; CLOCK_50                                           ; 2.286  ; 2.286  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[6]  ; CLOCK_50                                           ; 2.041  ; 2.041  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[7]  ; CLOCK_50                                           ; 1.874  ; 1.874  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[8]  ; CLOCK_50                                           ; 2.291  ; 2.291  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[9]  ; CLOCK_50                                           ; 1.863  ; 1.863  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[10] ; CLOCK_50                                           ; 2.279  ; 2.279  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[11] ; CLOCK_50                                           ; 2.091  ; 2.091  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_BA_0      ; CLOCK_50                                           ; 2.273  ; 2.273  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_BA_1      ; CLOCK_50                                           ; 2.490  ; 2.490  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CAS_N     ; CLOCK_50                                           ; 2.108  ; 2.108  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CS_N      ; CLOCK_50                                           ; 2.263  ; 2.263  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_DQ[*]     ; CLOCK_50                                           ; 2.210  ; 2.210  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[0]    ; CLOCK_50                                           ; 2.662  ; 2.662  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[1]    ; CLOCK_50                                           ; 2.759  ; 2.759  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[2]    ; CLOCK_50                                           ; 2.602  ; 2.602  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[3]    ; CLOCK_50                                           ; 2.532  ; 2.532  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[4]    ; CLOCK_50                                           ; 2.845  ; 2.845  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[5]    ; CLOCK_50                                           ; 2.720  ; 2.720  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[6]    ; CLOCK_50                                           ; 2.814  ; 2.814  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[7]    ; CLOCK_50                                           ; 2.771  ; 2.771  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[8]    ; CLOCK_50                                           ; 2.565  ; 2.565  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[9]    ; CLOCK_50                                           ; 2.210  ; 2.210  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[10]   ; CLOCK_50                                           ; 2.504  ; 2.504  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[11]   ; CLOCK_50                                           ; 2.575  ; 2.575  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[12]   ; CLOCK_50                                           ; 2.502  ; 2.502  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[13]   ; CLOCK_50                                           ; 2.396  ; 2.396  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[14]   ; CLOCK_50                                           ; 2.524  ; 2.524  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[15]   ; CLOCK_50                                           ; 2.401  ; 2.401  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_LDQM      ; CLOCK_50                                           ; 2.336  ; 2.336  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_RAS_N     ; CLOCK_50                                           ; 2.101  ; 2.101  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_UDQM      ; CLOCK_50                                           ; 2.116  ; 2.116  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_WE_N      ; CLOCK_50                                           ; 2.258  ; 2.258  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CLK       ; CLOCK_50                                           ; -3.119 ;        ; Rise       ; u6|altpll_component|pll|clk[1]                     ;
; DRAM_CLK       ; CLOCK_50                                           ;        ; -3.119 ; Fall       ; u6|altpll_component|pll|clk[1]                     ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.289 ;    ;    ; 2.289 ;
; SW[1]      ; LEDR[1]     ; 2.423 ;    ;    ; 2.423 ;
; SW[2]      ; LEDR[2]     ; 2.612 ;    ;    ; 2.612 ;
; SW[3]      ; LEDR[3]     ; 2.777 ;    ;    ; 2.777 ;
; SW[4]      ; LEDR[4]     ; 2.628 ;    ;    ; 2.628 ;
; SW[5]      ; LEDR[5]     ; 2.920 ;    ;    ; 2.920 ;
; SW[6]      ; LEDR[6]     ; 2.511 ;    ;    ; 2.511 ;
; SW[7]      ; LEDR[7]     ; 3.199 ;    ;    ; 3.199 ;
; SW[8]      ; LEDR[8]     ; 3.045 ;    ;    ; 3.045 ;
; SW[9]      ; LEDR[9]     ; 3.039 ;    ;    ; 3.039 ;
; UART_RXD   ; UART_TXD    ; 5.014 ;    ;    ; 5.014 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.289 ;    ;    ; 2.289 ;
; SW[1]      ; LEDR[1]     ; 2.423 ;    ;    ; 2.423 ;
; SW[2]      ; LEDR[2]     ; 2.612 ;    ;    ; 2.612 ;
; SW[3]      ; LEDR[3]     ; 2.777 ;    ;    ; 2.777 ;
; SW[4]      ; LEDR[4]     ; 2.628 ;    ;    ; 2.628 ;
; SW[5]      ; LEDR[5]     ; 2.920 ;    ;    ; 2.920 ;
; SW[6]      ; LEDR[6]     ; 2.511 ;    ;    ; 2.511 ;
; SW[7]      ; LEDR[7]     ; 3.199 ;    ;    ; 3.199 ;
; SW[8]      ; LEDR[8]     ; 3.045 ;    ;    ; 3.045 ;
; SW[9]      ; LEDR[9]     ; 3.039 ;    ;    ; 3.039 ;
; UART_RXD   ; UART_TXD    ; 5.014 ;    ;    ; 5.014 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------+
; Output Enable Times                                                                    ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.488 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.488 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.488 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.620 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.620 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.642 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.612 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.652 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.652 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.761 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.761 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.640 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.640 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.610 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.610 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.610 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.610 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                            ;
+--------------+------------+-------+------+------------+--------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                ;
+--------------+------------+-------+------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.488 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.488 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.488 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.620 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.620 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.642 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.612 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.652 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.652 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.761 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.761 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.640 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.640 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.610 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.610 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.610 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.610 ;      ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.488     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.488     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.488     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.620     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.620     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.642     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.612     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.652     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.652     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.761     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.761     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.640     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.640     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.610     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.610     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.610     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.610     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                ;
+--------------+------------+-----------+-----------+------------+--------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.488     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.488     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.488     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.620     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.620     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.642     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.612     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.652     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.652     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.761     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.761     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.640     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.640     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.610     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.610     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.610     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.610     ;           ; Rise       ; u6|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------+------------+--------+-----------+---------+---------------------+
; Clock                                               ; Setup      ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+------------+--------+-----------+---------+---------------------+
; Worst-case Slack                                    ; -126.372   ; -2.703 ; -4.527    ; -0.340  ; -2.333              ;
;  CLOCK_24[0]                                        ; N/A        ; N/A    ; N/A       ; N/A     ; 10.000              ;
;  CLOCK_50                                           ; 2.098      ; -2.703 ; 13.979    ; 0.927   ; 8.889               ;
;  GPIO_1[0]                                          ; -126.372   ; -0.258 ; -3.309    ; -0.340  ; -2.333              ;
;  I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; -4.910     ; 0.215  ; -4.526    ; 1.365   ; -0.611              ;
;  MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; -4.986     ; 0.686  ; N/A       ; N/A     ; -2.064              ;
;  rClk[0]                                            ; -5.489     ; 0.215  ; -4.527    ; 1.022   ; -2.064              ;
;  u13|m1|altpll_component|pll|clk[0]                 ; -9.732     ; 0.215  ; N/A       ; N/A     ; 9.936               ;
;  u6|altpll_component|pll|clk[0]                     ; -2.507     ; 0.215  ; -3.173    ; 4.159   ; 1.436               ;
; Design-wide TNS                                     ; -39468.385 ; -5.706 ; -1430.579 ; -2.72   ; -6153.447           ;
;  CLOCK_24[0]                                        ; N/A        ; N/A    ; N/A       ; N/A     ; 0.000               ;
;  CLOCK_50                                           ; 0.000      ; -5.392 ; 0.000     ; 0.000   ; 0.000               ;
;  GPIO_1[0]                                          ; -38336.606 ; -0.314 ; -235.572  ; -2.720  ; -5736.461           ;
;  I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; -286.628   ; 0.000  ; -106.927  ; 0.000   ; -87.984             ;
;  MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; -135.301   ; 0.000  ; N/A       ; N/A     ; -59.744             ;
;  rClk[0]                                            ; -425.040   ; 0.000  ; -378.648  ; 0.000   ; -269.258            ;
;  u13|m1|altpll_component|pll|clk[0]                 ; -128.643   ; 0.000  ; N/A       ; N/A     ; 0.000               ;
;  u6|altpll_component|pll|clk[0]                     ; -156.167   ; 0.000  ; -709.432  ; 0.000   ; 0.000               ;
+-----------------------------------------------------+------------+--------+-----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                     ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; 7.560  ; 7.560  ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; 7.560  ; 7.560  ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 4.784  ; 4.784  ; Rise       ; CLOCK_50                        ;
;  SW[9]       ; CLOCK_50                        ; 4.784  ; 4.784  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; -0.731 ; -0.731 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; -0.824 ; -0.824 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; -0.839 ; -0.839 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; -0.741 ; -0.741 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; -0.813 ; -0.813 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; -0.829 ; -0.829 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; -0.831 ; -0.831 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; -0.737 ; -0.737 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; -0.741 ; -0.741 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; -0.839 ; -0.839 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; -0.731 ; -0.731 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; -0.839 ; -0.839 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; -0.813 ; -0.813 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; -0.896 ; -0.896 ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; -0.857 ; -0.857 ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; 3.872  ; 3.872  ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; 3.872  ; 3.872  ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; 3.371  ; 3.371  ; Rise       ; GPIO_1[0]                       ;
; SW[*]        ; GPIO_1[0]                       ; 2.128  ; 2.128  ; Fall       ; GPIO_1[0]                       ;
;  SW[0]       ; GPIO_1[0]                       ; 1.840  ; 1.840  ; Fall       ; GPIO_1[0]                       ;
;  SW[1]       ; GPIO_1[0]                       ; 2.128  ; 2.128  ; Fall       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.210  ; 6.210  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 6.210  ; 6.210  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.672  ; 3.672  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 3.672  ; 3.672  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 7.074  ; 7.074  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 7.070  ; 7.070  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 7.074  ; 7.074  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 6.789  ; 6.789  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 6.674  ; 6.674  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 6.790  ; 6.790  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 6.687  ; 6.687  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 6.597  ; 6.597  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 6.570  ; 6.570  ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+
; KEY[*]       ; CLOCK_50                        ; -2.157 ; -2.157 ; Rise       ; CLOCK_50                        ;
;  KEY[1]      ; CLOCK_50                        ; -2.157 ; -2.157 ; Rise       ; CLOCK_50                        ;
; SW[*]        ; CLOCK_50                        ; 0.175  ; 0.175  ; Rise       ; CLOCK_50                        ;
;  SW[9]       ; CLOCK_50                        ; 0.175  ; 0.175  ; Rise       ; CLOCK_50                        ;
; GPIO_1[*]    ; GPIO_1[0]                       ; 2.240  ; 2.240  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[1]   ; GPIO_1[0]                       ; 2.127  ; 2.127  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[3]   ; GPIO_1[0]                       ; 2.161  ; 2.161  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[4]   ; GPIO_1[0]                       ; 1.938  ; 1.938  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[5]   ; GPIO_1[0]                       ; 2.021  ; 2.021  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[6]   ; GPIO_1[0]                       ; 2.151  ; 2.151  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[7]   ; GPIO_1[0]                       ; 2.072  ; 2.072  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[8]   ; GPIO_1[0]                       ; 1.895  ; 1.895  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[9]   ; GPIO_1[0]                       ; 1.938  ; 1.938  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[10]  ; GPIO_1[0]                       ; 2.161  ; 2.161  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[11]  ; GPIO_1[0]                       ; 1.928  ; 1.928  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[12]  ; GPIO_1[0]                       ; 2.161  ; 2.161  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[13]  ; GPIO_1[0]                       ; 2.021  ; 2.021  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[21]  ; GPIO_1[0]                       ; 2.240  ; 2.240  ; Rise       ; GPIO_1[0]                       ;
;  GPIO_1[22]  ; GPIO_1[0]                       ; 2.156  ; 2.156  ; Rise       ; GPIO_1[0]                       ;
; KEY[*]       ; GPIO_1[0]                       ; -1.894 ; -1.894 ; Rise       ; GPIO_1[0]                       ;
;  KEY[2]      ; GPIO_1[0]                       ; -2.101 ; -2.101 ; Rise       ; GPIO_1[0]                       ;
;  KEY[3]      ; GPIO_1[0]                       ; -1.894 ; -1.894 ; Rise       ; GPIO_1[0]                       ;
; SW[*]        ; GPIO_1[0]                       ; 0.627  ; 0.627  ; Fall       ; GPIO_1[0]                       ;
;  SW[0]       ; GPIO_1[0]                       ; 0.627  ; 0.627  ; Fall       ; GPIO_1[0]                       ;
;  SW[1]       ; GPIO_1[0]                       ; 0.308  ; 0.308  ; Fall       ; GPIO_1[0]                       ;
; GPIO_1[*]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.575 ; -2.575 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  GPIO_1[23]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -2.575 ; -2.575 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; SW[*]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.060 ; -0.060 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
;  SW[8]       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; -0.060 ; -0.060 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -3.691 ; -3.691 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -3.940 ; -3.940 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -3.940 ; -3.940 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -3.816 ; -3.816 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -3.751 ; -3.751 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -3.816 ; -3.816 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -3.755 ; -3.755 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -3.707 ; -3.707 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -3.691 ; -3.691 ; Rise       ; u6|altpll_component|pll|clk[0]  ;
+--------------+---------------------------------+--------+--------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                   ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port      ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; GPIO_1[*]      ; CLOCK_50                                           ; 10.092 ; 10.092 ; Rise       ; CLOCK_50                                           ;
;  GPIO_1[17]    ; CLOCK_50                                           ; 10.092 ; 10.092 ; Rise       ; CLOCK_50                                           ;
; LEDG[*]        ; GPIO_1[0]                                          ; 10.073 ; 10.073 ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[0]       ; GPIO_1[0]                                          ; 9.889  ; 9.889  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[1]       ; GPIO_1[0]                                          ; 9.779  ; 9.779  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[2]       ; GPIO_1[0]                                          ; 9.741  ; 9.741  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[3]       ; GPIO_1[0]                                          ; 9.937  ; 9.937  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[4]       ; GPIO_1[0]                                          ; 10.013 ; 10.013 ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[5]       ; GPIO_1[0]                                          ; 9.543  ; 9.543  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[6]       ; GPIO_1[0]                                          ; 10.073 ; 10.073 ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[7]       ; GPIO_1[0]                                          ; 10.067 ; 10.067 ; Rise       ; GPIO_1[0]                                          ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 11.960 ; 11.960 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 9.730  ; 9.730  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 11.960 ; 11.960 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 7.950  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 7.950  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
; HEX0[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.030 ; 14.030 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.841 ; 13.841 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.000 ; 14.000 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.683 ; 13.683 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.650 ; 13.650 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.882 ; 13.882 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.027 ; 14.027 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.030 ; 14.030 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX1[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.784 ; 13.784 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.780 ; 13.780 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.402 ; 13.402 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.375 ; 13.375 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.384 ; 13.384 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.418 ; 13.418 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.784 ; 13.784 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.668 ; 13.668 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX2[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.034 ; 14.034 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.881 ; 13.881 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.661 ; 13.661 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.695 ; 13.695 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.677 ; 13.677 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.908 ; 13.908 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.002 ; 14.002 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.034 ; 14.034 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX3[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.309 ; 14.309 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.982 ; 13.982 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.180 ; 14.180 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.171 ; 14.171 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.950 ; 13.950 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.614 ; 13.614 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 13.986 ; 13.986 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 14.309 ; 14.309 ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; GPIO_1[*]      ; rClk[0]                                            ; 4.469  ;        ; Rise       ; rClk[0]                                            ;
;  GPIO_1[16]    ; rClk[0]                                            ; 4.469  ;        ; Rise       ; rClk[0]                                            ;
; VGA_B[*]       ; rClk[0]                                            ; 13.140 ; 13.140 ; Rise       ; rClk[0]                                            ;
;  VGA_B[0]      ; rClk[0]                                            ; 12.574 ; 12.574 ; Rise       ; rClk[0]                                            ;
;  VGA_B[1]      ; rClk[0]                                            ; 13.140 ; 13.140 ; Rise       ; rClk[0]                                            ;
;  VGA_B[2]      ; rClk[0]                                            ; 12.879 ; 12.879 ; Rise       ; rClk[0]                                            ;
;  VGA_B[3]      ; rClk[0]                                            ; 12.845 ; 12.845 ; Rise       ; rClk[0]                                            ;
; VGA_G[*]       ; rClk[0]                                            ; 12.878 ; 12.878 ; Rise       ; rClk[0]                                            ;
;  VGA_G[0]      ; rClk[0]                                            ; 12.864 ; 12.864 ; Rise       ; rClk[0]                                            ;
;  VGA_G[1]      ; rClk[0]                                            ; 12.868 ; 12.868 ; Rise       ; rClk[0]                                            ;
;  VGA_G[2]      ; rClk[0]                                            ; 12.571 ; 12.571 ; Rise       ; rClk[0]                                            ;
;  VGA_G[3]      ; rClk[0]                                            ; 12.878 ; 12.878 ; Rise       ; rClk[0]                                            ;
; VGA_HS         ; rClk[0]                                            ; 8.322  ; 8.322  ; Rise       ; rClk[0]                                            ;
; VGA_R[*]       ; rClk[0]                                            ; 13.117 ; 13.117 ; Rise       ; rClk[0]                                            ;
;  VGA_R[0]      ; rClk[0]                                            ; 12.897 ; 12.897 ; Rise       ; rClk[0]                                            ;
;  VGA_R[1]      ; rClk[0]                                            ; 13.117 ; 13.117 ; Rise       ; rClk[0]                                            ;
;  VGA_R[2]      ; rClk[0]                                            ; 12.872 ; 12.872 ; Rise       ; rClk[0]                                            ;
;  VGA_R[3]      ; rClk[0]                                            ; 12.831 ; 12.831 ; Rise       ; rClk[0]                                            ;
; VGA_VS         ; rClk[0]                                            ; 7.566  ; 7.566  ; Rise       ; rClk[0]                                            ;
; GPIO_1[*]      ; rClk[0]                                            ;        ; 4.469  ; Fall       ; rClk[0]                                            ;
;  GPIO_1[16]    ; rClk[0]                                            ;        ; 4.469  ; Fall       ; rClk[0]                                            ;
; VGA_B[*]       ; rClk[0]                                            ; 9.861  ; 9.861  ; Fall       ; rClk[0]                                            ;
;  VGA_B[0]      ; rClk[0]                                            ; 8.860  ; 8.860  ; Fall       ; rClk[0]                                            ;
;  VGA_B[1]      ; rClk[0]                                            ; 9.861  ; 9.861  ; Fall       ; rClk[0]                                            ;
;  VGA_B[2]      ; rClk[0]                                            ; 9.184  ; 9.184  ; Fall       ; rClk[0]                                            ;
;  VGA_B[3]      ; rClk[0]                                            ; 9.538  ; 9.538  ; Fall       ; rClk[0]                                            ;
; VGA_G[*]       ; rClk[0]                                            ; 9.298  ; 9.298  ; Fall       ; rClk[0]                                            ;
;  VGA_G[0]      ; rClk[0]                                            ; 9.298  ; 9.298  ; Fall       ; rClk[0]                                            ;
;  VGA_G[1]      ; rClk[0]                                            ; 9.014  ; 9.014  ; Fall       ; rClk[0]                                            ;
;  VGA_G[2]      ; rClk[0]                                            ; 8.745  ; 8.745  ; Fall       ; rClk[0]                                            ;
;  VGA_G[3]      ; rClk[0]                                            ; 9.219  ; 9.219  ; Fall       ; rClk[0]                                            ;
; VGA_R[*]       ; rClk[0]                                            ; 9.695  ; 9.695  ; Fall       ; rClk[0]                                            ;
;  VGA_R[0]      ; rClk[0]                                            ; 9.191  ; 9.191  ; Fall       ; rClk[0]                                            ;
;  VGA_R[1]      ; rClk[0]                                            ; 9.695  ; 9.695  ; Fall       ; rClk[0]                                            ;
;  VGA_R[2]      ; rClk[0]                                            ; 9.281  ; 9.281  ; Fall       ; rClk[0]                                            ;
;  VGA_R[3]      ; rClk[0]                                            ; 8.931  ; 8.931  ; Fall       ; rClk[0]                                            ;
; DRAM_ADDR[*]   ; CLOCK_50                                           ; 6.433  ; 6.433  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[0]  ; CLOCK_50                                           ; 5.352  ; 5.352  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[1]  ; CLOCK_50                                           ; 6.182  ; 6.182  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[2]  ; CLOCK_50                                           ; 6.433  ; 6.433  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[3]  ; CLOCK_50                                           ; 6.312  ; 6.312  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[4]  ; CLOCK_50                                           ; 5.810  ; 5.810  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[5]  ; CLOCK_50                                           ; 5.801  ; 5.801  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[6]  ; CLOCK_50                                           ; 5.097  ; 5.097  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[7]  ; CLOCK_50                                           ; 4.595  ; 4.595  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[8]  ; CLOCK_50                                           ; 5.811  ; 5.811  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[9]  ; CLOCK_50                                           ; 4.578  ; 4.578  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[10] ; CLOCK_50                                           ; 5.698  ; 5.698  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[11] ; CLOCK_50                                           ; 5.194  ; 5.194  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_BA_0      ; CLOCK_50                                           ; 5.586  ; 5.586  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_BA_1      ; CLOCK_50                                           ; 6.024  ; 6.024  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CAS_N     ; CLOCK_50                                           ; 5.212  ; 5.212  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CS_N      ; CLOCK_50                                           ; 5.694  ; 5.694  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_DQ[*]     ; CLOCK_50                                           ; 8.540  ; 8.540  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[0]    ; CLOCK_50                                           ; 8.198  ; 8.198  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[1]    ; CLOCK_50                                           ; 8.311  ; 8.311  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[2]    ; CLOCK_50                                           ; 8.366  ; 8.366  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[3]    ; CLOCK_50                                           ; 7.566  ; 7.566  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[4]    ; CLOCK_50                                           ; 7.671  ; 7.671  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[5]    ; CLOCK_50                                           ; 7.641  ; 7.641  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[6]    ; CLOCK_50                                           ; 8.540  ; 8.540  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[7]    ; CLOCK_50                                           ; 7.686  ; 7.686  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[8]    ; CLOCK_50                                           ; 7.658  ; 7.658  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[9]    ; CLOCK_50                                           ; 7.315  ; 7.315  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[10]   ; CLOCK_50                                           ; 6.930  ; 6.930  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[11]   ; CLOCK_50                                           ; 7.112  ; 7.112  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[12]   ; CLOCK_50                                           ; 7.793  ; 7.793  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[13]   ; CLOCK_50                                           ; 7.799  ; 7.799  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[14]   ; CLOCK_50                                           ; 8.055  ; 8.055  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[15]   ; CLOCK_50                                           ; 7.426  ; 7.426  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_LDQM      ; CLOCK_50                                           ; 5.853  ; 5.853  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_RAS_N     ; CLOCK_50                                           ; 5.208  ; 5.208  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_UDQM      ; CLOCK_50                                           ; 5.232  ; 5.232  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_WE_N      ; CLOCK_50                                           ; 5.625  ; 5.625  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CLK       ; CLOCK_50                                           ; -1.928 ;        ; Rise       ; u6|altpll_component|pll|clk[1]                     ;
; DRAM_CLK       ; CLOCK_50                                           ;        ; -1.928 ; Fall       ; u6|altpll_component|pll|clk[1]                     ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                           ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port      ; Clock Port                                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+
; GPIO_1[*]      ; CLOCK_50                                           ; 5.024  ; 5.024  ; Rise       ; CLOCK_50                                           ;
;  GPIO_1[17]    ; CLOCK_50                                           ; 5.024  ; 5.024  ; Rise       ; CLOCK_50                                           ;
; LEDG[*]        ; GPIO_1[0]                                          ; 4.480  ; 4.480  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[0]       ; GPIO_1[0]                                          ; 4.582  ; 4.582  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[1]       ; GPIO_1[0]                                          ; 4.534  ; 4.534  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[2]       ; GPIO_1[0]                                          ; 4.508  ; 4.508  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[3]       ; GPIO_1[0]                                          ; 4.599  ; 4.599  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[4]       ; GPIO_1[0]                                          ; 4.647  ; 4.647  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[5]       ; GPIO_1[0]                                          ; 4.480  ; 4.480  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[6]       ; GPIO_1[0]                                          ; 4.643  ; 4.643  ; Rise       ; GPIO_1[0]                                          ;
;  LEDG[7]       ; GPIO_1[0]                                          ; 4.640  ; 4.640  ; Rise       ; GPIO_1[0]                                          ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 4.769  ; 3.422  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[23]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 4.769  ; 4.769  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 5.125  ; 3.422  ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
; GPIO_1[*]      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 3.422  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
;  GPIO_1[24]    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 3.422  ;        ; Fall       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ;
; HEX0[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.535  ; 6.535  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.581  ; 6.581  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.644  ; 6.644  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.535  ; 6.535  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.535  ; 6.535  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.610  ; 6.610  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.669  ; 6.669  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX0[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.670  ; 6.670  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX1[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.399  ; 6.399  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.567  ; 6.567  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.399  ; 6.399  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.403  ; 6.403  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.413  ; 6.413  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.417  ; 6.417  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.564  ; 6.564  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX1[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.514  ; 6.514  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX2[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.765  ; 6.765  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.833  ; 6.833  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.765  ; 6.765  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.803  ; 6.803  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.803  ; 6.803  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.861  ; 6.861  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.893  ; 6.893  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX2[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.922  ; 6.922  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; HEX3[*]        ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.550  ; 6.550  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[0]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.704  ; 6.704  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[1]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.853  ; 6.853  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[2]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.853  ; 6.853  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[3]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.707  ; 6.707  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[4]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.550  ; 6.550  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[5]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.711  ; 6.711  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
;  HEX3[6]       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 6.839  ; 6.839  ; Rise       ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ;
; GPIO_1[*]      ; rClk[0]                                            ; 2.096  ;        ; Rise       ; rClk[0]                                            ;
;  GPIO_1[16]    ; rClk[0]                                            ; 2.096  ;        ; Rise       ; rClk[0]                                            ;
; VGA_B[*]       ; rClk[0]                                            ; 4.846  ; 4.846  ; Rise       ; rClk[0]                                            ;
;  VGA_B[0]      ; rClk[0]                                            ; 4.846  ; 4.846  ; Rise       ; rClk[0]                                            ;
;  VGA_B[1]      ; rClk[0]                                            ; 5.050  ; 5.050  ; Rise       ; rClk[0]                                            ;
;  VGA_B[2]      ; rClk[0]                                            ; 4.964  ; 4.964  ; Rise       ; rClk[0]                                            ;
;  VGA_B[3]      ; rClk[0]                                            ; 4.929  ; 4.929  ; Rise       ; rClk[0]                                            ;
; VGA_G[*]       ; rClk[0]                                            ; 4.840  ; 4.840  ; Rise       ; rClk[0]                                            ;
;  VGA_G[0]      ; rClk[0]                                            ; 4.949  ; 4.949  ; Rise       ; rClk[0]                                            ;
;  VGA_G[1]      ; rClk[0]                                            ; 4.947  ; 4.947  ; Rise       ; rClk[0]                                            ;
;  VGA_G[2]      ; rClk[0]                                            ; 4.840  ; 4.840  ; Rise       ; rClk[0]                                            ;
;  VGA_G[3]      ; rClk[0]                                            ; 4.963  ; 4.963  ; Rise       ; rClk[0]                                            ;
; VGA_HS         ; rClk[0]                                            ; 4.260  ; 4.260  ; Rise       ; rClk[0]                                            ;
; VGA_R[*]       ; rClk[0]                                            ; 4.918  ; 4.918  ; Rise       ; rClk[0]                                            ;
;  VGA_R[0]      ; rClk[0]                                            ; 4.969  ; 4.969  ; Rise       ; rClk[0]                                            ;
;  VGA_R[1]      ; rClk[0]                                            ; 5.033  ; 5.033  ; Rise       ; rClk[0]                                            ;
;  VGA_R[2]      ; rClk[0]                                            ; 4.960  ; 4.960  ; Rise       ; rClk[0]                                            ;
;  VGA_R[3]      ; rClk[0]                                            ; 4.918  ; 4.918  ; Rise       ; rClk[0]                                            ;
; VGA_VS         ; rClk[0]                                            ; 3.984  ; 3.984  ; Rise       ; rClk[0]                                            ;
; GPIO_1[*]      ; rClk[0]                                            ;        ; 2.096  ; Fall       ; rClk[0]                                            ;
;  GPIO_1[16]    ; rClk[0]                                            ;        ; 2.096  ; Fall       ; rClk[0]                                            ;
; VGA_B[*]       ; rClk[0]                                            ; 4.483  ; 4.483  ; Fall       ; rClk[0]                                            ;
;  VGA_B[0]      ; rClk[0]                                            ; 4.483  ; 4.483  ; Fall       ; rClk[0]                                            ;
;  VGA_B[1]      ; rClk[0]                                            ; 4.869  ; 4.869  ; Fall       ; rClk[0]                                            ;
;  VGA_B[2]      ; rClk[0]                                            ; 4.615  ; 4.615  ; Fall       ; rClk[0]                                            ;
;  VGA_B[3]      ; rClk[0]                                            ; 4.752  ; 4.752  ; Fall       ; rClk[0]                                            ;
; VGA_G[*]       ; rClk[0]                                            ; 4.483  ; 4.483  ; Fall       ; rClk[0]                                            ;
;  VGA_G[0]      ; rClk[0]                                            ; 4.674  ; 4.674  ; Fall       ; rClk[0]                                            ;
;  VGA_G[1]      ; rClk[0]                                            ; 4.568  ; 4.568  ; Fall       ; rClk[0]                                            ;
;  VGA_G[2]      ; rClk[0]                                            ; 4.483  ; 4.483  ; Fall       ; rClk[0]                                            ;
;  VGA_G[3]      ; rClk[0]                                            ; 4.635  ; 4.635  ; Fall       ; rClk[0]                                            ;
; VGA_R[*]       ; rClk[0]                                            ; 4.533  ; 4.533  ; Fall       ; rClk[0]                                            ;
;  VGA_R[0]      ; rClk[0]                                            ; 4.609  ; 4.609  ; Fall       ; rClk[0]                                            ;
;  VGA_R[1]      ; rClk[0]                                            ; 4.781  ; 4.781  ; Fall       ; rClk[0]                                            ;
;  VGA_R[2]      ; rClk[0]                                            ; 4.687  ; 4.687  ; Fall       ; rClk[0]                                            ;
;  VGA_R[3]      ; rClk[0]                                            ; 4.533  ; 4.533  ; Fall       ; rClk[0]                                            ;
; DRAM_ADDR[*]   ; CLOCK_50                                           ; 1.863  ; 1.863  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[0]  ; CLOCK_50                                           ; 2.198  ; 2.198  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[1]  ; CLOCK_50                                           ; 2.489  ; 2.489  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[2]  ; CLOCK_50                                           ; 2.588  ; 2.588  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[3]  ; CLOCK_50                                           ; 2.520  ; 2.520  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[4]  ; CLOCK_50                                           ; 2.290  ; 2.290  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[5]  ; CLOCK_50                                           ; 2.286  ; 2.286  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[6]  ; CLOCK_50                                           ; 2.041  ; 2.041  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[7]  ; CLOCK_50                                           ; 1.874  ; 1.874  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[8]  ; CLOCK_50                                           ; 2.291  ; 2.291  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[9]  ; CLOCK_50                                           ; 1.863  ; 1.863  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[10] ; CLOCK_50                                           ; 2.279  ; 2.279  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_ADDR[11] ; CLOCK_50                                           ; 2.091  ; 2.091  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_BA_0      ; CLOCK_50                                           ; 2.273  ; 2.273  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_BA_1      ; CLOCK_50                                           ; 2.490  ; 2.490  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CAS_N     ; CLOCK_50                                           ; 2.108  ; 2.108  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CS_N      ; CLOCK_50                                           ; 2.263  ; 2.263  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_DQ[*]     ; CLOCK_50                                           ; 2.210  ; 2.210  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[0]    ; CLOCK_50                                           ; 2.662  ; 2.662  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[1]    ; CLOCK_50                                           ; 2.759  ; 2.759  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[2]    ; CLOCK_50                                           ; 2.602  ; 2.602  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[3]    ; CLOCK_50                                           ; 2.532  ; 2.532  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[4]    ; CLOCK_50                                           ; 2.845  ; 2.845  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[5]    ; CLOCK_50                                           ; 2.720  ; 2.720  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[6]    ; CLOCK_50                                           ; 2.814  ; 2.814  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[7]    ; CLOCK_50                                           ; 2.771  ; 2.771  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[8]    ; CLOCK_50                                           ; 2.565  ; 2.565  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[9]    ; CLOCK_50                                           ; 2.210  ; 2.210  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[10]   ; CLOCK_50                                           ; 2.504  ; 2.504  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[11]   ; CLOCK_50                                           ; 2.575  ; 2.575  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[12]   ; CLOCK_50                                           ; 2.502  ; 2.502  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[13]   ; CLOCK_50                                           ; 2.396  ; 2.396  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[14]   ; CLOCK_50                                           ; 2.524  ; 2.524  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
;  DRAM_DQ[15]   ; CLOCK_50                                           ; 2.401  ; 2.401  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_LDQM      ; CLOCK_50                                           ; 2.336  ; 2.336  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_RAS_N     ; CLOCK_50                                           ; 2.101  ; 2.101  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_UDQM      ; CLOCK_50                                           ; 2.116  ; 2.116  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_WE_N      ; CLOCK_50                                           ; 2.258  ; 2.258  ; Rise       ; u6|altpll_component|pll|clk[0]                     ;
; DRAM_CLK       ; CLOCK_50                                           ; -3.119 ;        ; Rise       ; u6|altpll_component|pll|clk[1]                     ;
; DRAM_CLK       ; CLOCK_50                                           ;        ; -3.119 ; Fall       ; u6|altpll_component|pll|clk[1]                     ;
+----------------+----------------------------------------------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.635 ;    ;    ; 4.635 ;
; SW[1]      ; LEDR[1]     ; 4.978 ;    ;    ; 4.978 ;
; SW[2]      ; LEDR[2]     ; 5.388 ;    ;    ; 5.388 ;
; SW[3]      ; LEDR[3]     ; 5.678 ;    ;    ; 5.678 ;
; SW[4]      ; LEDR[4]     ; 5.306 ;    ;    ; 5.306 ;
; SW[5]      ; LEDR[5]     ; 6.337 ;    ;    ; 6.337 ;
; SW[6]      ; LEDR[6]     ; 5.136 ;    ;    ; 5.136 ;
; SW[7]      ; LEDR[7]     ; 6.588 ;    ;    ; 6.588 ;
; SW[8]      ; LEDR[8]     ; 6.390 ;    ;    ; 6.390 ;
; SW[9]      ; LEDR[9]     ; 6.377 ;    ;    ; 6.377 ;
; UART_RXD   ; UART_TXD    ; 9.576 ;    ;    ; 9.576 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 2.289 ;    ;    ; 2.289 ;
; SW[1]      ; LEDR[1]     ; 2.423 ;    ;    ; 2.423 ;
; SW[2]      ; LEDR[2]     ; 2.612 ;    ;    ; 2.612 ;
; SW[3]      ; LEDR[3]     ; 2.777 ;    ;    ; 2.777 ;
; SW[4]      ; LEDR[4]     ; 2.628 ;    ;    ; 2.628 ;
; SW[5]      ; LEDR[5]     ; 2.920 ;    ;    ; 2.920 ;
; SW[6]      ; LEDR[6]     ; 2.511 ;    ;    ; 2.511 ;
; SW[7]      ; LEDR[7]     ; 3.199 ;    ;    ; 3.199 ;
; SW[8]      ; LEDR[8]     ; 3.045 ;    ;    ; 3.045 ;
; SW[9]      ; LEDR[9]     ; 3.039 ;    ;    ; 3.039 ;
; UART_RXD   ; UART_TXD    ; 5.014 ;    ;    ; 5.014 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+--------------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths     ; FR Paths ; RF Paths     ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+--------------+----------+
; CLOCK_50                                           ; CLOCK_50                                           ; 3184         ; 0        ; 0            ; 0        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; CLOCK_50                                           ; 1            ; 1        ; 0            ; 0        ;
; rClk[0]                                            ; CLOCK_50                                           ; 1            ; 1        ; 0            ; 0        ;
; CLOCK_50                                           ; GPIO_1[0]                                          ; > 2147483647 ; 0        ; > 2147483647 ; 0        ;
; GPIO_1[0]                                          ; GPIO_1[0]                                          ; > 2147483647 ; 0        ; > 2147483647 ; 2346     ;
; u6|altpll_component|pll|clk[0]                     ; GPIO_1[0]                                          ; 0            ; 0        ; 20           ; 0        ;
; CLOCK_50                                           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 1360         ; 0        ; 0            ; 0        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 973          ; 0        ; 0            ; 0        ;
; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1727         ; 0        ; 0            ; 0        ;
; rClk[0]                                            ; rClk[0]                                            ; 594          ; 0        ; 78           ; 1928     ;
; u6|altpll_component|pll|clk[0]                     ; rClk[0]                                            ; 0            ; 0        ; 20           ; 0        ;
; CLOCK_50                                           ; u6|altpll_component|pll|clk[0]                     ; 141          ; 0        ; 0            ; 0        ;
; GPIO_1[0]                                          ; u6|altpll_component|pll|clk[0]                     ; 0            ; 20       ; 0            ; 0        ;
; rClk[0]                                            ; u6|altpll_component|pll|clk[0]                     ; 0            ; 20       ; 0            ; 0        ;
; u6|altpll_component|pll|clk[0]                     ; u6|altpll_component|pll|clk[0]                     ; 12909        ; 0        ; 0            ; 0        ;
; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; u13|m1|altpll_component|pll|clk[0]                 ; 1            ; 1        ; 0            ; 0        ;
; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0]                 ; 2064347560   ; 412      ; 1126         ; 35       ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+--------------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths     ; FR Paths ; RF Paths     ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+--------------+----------+
; CLOCK_50                                           ; CLOCK_50                                           ; 3184         ; 0        ; 0            ; 0        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; CLOCK_50                                           ; 1            ; 1        ; 0            ; 0        ;
; rClk[0]                                            ; CLOCK_50                                           ; 1            ; 1        ; 0            ; 0        ;
; CLOCK_50                                           ; GPIO_1[0]                                          ; > 2147483647 ; 0        ; > 2147483647 ; 0        ;
; GPIO_1[0]                                          ; GPIO_1[0]                                          ; > 2147483647 ; 0        ; > 2147483647 ; 2346     ;
; u6|altpll_component|pll|clk[0]                     ; GPIO_1[0]                                          ; 0            ; 0        ; 20           ; 0        ;
; CLOCK_50                                           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 1360         ; 0        ; 0            ; 0        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                    ; 973          ; 0        ; 0            ; 0        ;
; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; 1727         ; 0        ; 0            ; 0        ;
; rClk[0]                                            ; rClk[0]                                            ; 594          ; 0        ; 78           ; 1928     ;
; u6|altpll_component|pll|clk[0]                     ; rClk[0]                                            ; 0            ; 0        ; 20           ; 0        ;
; CLOCK_50                                           ; u6|altpll_component|pll|clk[0]                     ; 141          ; 0        ; 0            ; 0        ;
; GPIO_1[0]                                          ; u6|altpll_component|pll|clk[0]                     ; 0            ; 20       ; 0            ; 0        ;
; rClk[0]                                            ; u6|altpll_component|pll|clk[0]                     ; 0            ; 20       ; 0            ; 0        ;
; u6|altpll_component|pll|clk[0]                     ; u6|altpll_component|pll|clk[0]                     ; 12909        ; 0        ; 0            ; 0        ;
; MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] ; u13|m1|altpll_component|pll|clk[0]                 ; 1            ; 1        ; 0            ; 0        ;
; u13|m1|altpll_component|pll|clk[0]                 ; u13|m1|altpll_component|pll|clk[0]                 ; 2064347560   ; 412      ; 1126         ; 35       ;
+----------------------------------------------------+----------------------------------------------------+--------------+----------+--------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                           ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; CLOCK_50                        ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; GPIO_1[0]                       ; 48       ; 0        ; 88       ; 0        ;
; CLOCK_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 672      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; rClk[0]                         ; 29       ; 0        ; 72       ; 0        ;
; rClk[0]                        ; rClk[0]                         ; 0        ; 0        ; 30       ; 0        ;
; CLOCK_50                       ; u6|altpll_component|pll|clk[0]  ; 252      ; 0        ; 2        ; 0        ;
; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0]  ; 0        ; 30       ; 0        ; 0        ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                            ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                       ; CLOCK_50                        ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; GPIO_1[0]                       ; 48       ; 0        ; 88       ; 0        ;
; CLOCK_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 672      ; 0        ; 0        ; 0        ;
; CLOCK_50                       ; rClk[0]                         ; 29       ; 0        ; 72       ; 0        ;
; rClk[0]                        ; rClk[0]                         ; 0        ; 0        ; 30       ; 0        ;
; CLOCK_50                       ; u6|altpll_component|pll|clk[0]  ; 252      ; 0        ; 2        ; 0        ;
; u6|altpll_component|pll|clk[0] ; u6|altpll_component|pll|clk[0]  ; 0        ; 30       ; 0        ; 0        ;
+--------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 38    ; 38   ;
; Unconstrained Input Port Paths  ; 173   ; 173  ;
; Unconstrained Output Ports      ; 102   ; 102  ;
; Unconstrained Output Port Paths ; 508   ; 508  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Jun 21 19:02:27 2018
Info: Command: quartus_sta DE1_D5M -c DE1_D5M
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_m2o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE1_D5M.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_24[0] CLOCK_24[0]
    Info (332110): create_generated_clock -source {u13|m1|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u13|m1|altpll_component|pll|clk[0]} {u13|m1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {u6|altpll_component|pll|clk[0]} {u6|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -phase -135.00 -duty_cycle 50.00 -name {u6|altpll_component|pll|clk[1]} {u6|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23]
    Info (332105): create_clock -period 1.000 -name GPIO_1[0] GPIO_1[0]
    Info (332105): create_clock -period 1.000 -name rClk[0] rClk[0]
    Info (332105): create_clock -period 1.000 -name I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -126.372
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -126.372    -38336.606 GPIO_1[0] 
    Info (332119):    -9.732      -128.643 u13|m1|altpll_component|pll|clk[0] 
    Info (332119):    -5.489      -425.040 rClk[0] 
    Info (332119):    -4.986      -135.301 MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] 
    Info (332119):    -4.910      -286.628 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -2.507      -156.167 u6|altpll_component|pll|clk[0] 
    Info (332119):     2.941         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -2.703
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.703        -5.392 CLOCK_50 
    Info (332119):    -0.258        -0.314 GPIO_1[0] 
    Info (332119):     0.263         0.000 u13|m1|altpll_component|pll|clk[0] 
    Info (332119):     0.445         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     0.445         0.000 rClk[0] 
    Info (332119):     0.445         0.000 u6|altpll_component|pll|clk[0] 
    Info (332119):     1.883         0.000 MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] 
Info (332146): Worst-case recovery slack is -4.527
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.527      -378.648 rClk[0] 
    Info (332119):    -4.526      -106.927 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -3.309      -235.572 GPIO_1[0] 
    Info (332119):    -3.173      -709.432 u6|altpll_component|pll|clk[0] 
    Info (332119):    13.979         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is -0.340
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.340        -2.720 GPIO_1[0] 
    Info (332119):     1.671         0.000 rClk[0] 
    Info (332119):     2.067         0.000 CLOCK_50 
    Info (332119):     2.946         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     5.170         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -2.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.333     -5736.461 GPIO_1[0] 
    Info (332119):    -2.064      -269.258 rClk[0] 
    Info (332119):    -2.064       -59.744 MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] 
    Info (332119):    -0.611       -87.984 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     1.436         0.000 u6|altpll_component|pll|clk[0] 
    Info (332119):     8.889         0.000 CLOCK_50 
    Info (332119):     9.936         0.000 u13|m1|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_24[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -45.328
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -45.328    -13700.706 GPIO_1[0] 
    Info (332119):    -1.428       -74.120 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -1.364       -96.965 rClk[0] 
    Info (332119):    -1.359       -30.967 MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] 
    Info (332119):     0.002         0.000 u13|m1|altpll_component|pll|clk[0] 
    Info (332119):     0.432         0.000 u6|altpll_component|pll|clk[0] 
    Info (332119):     2.098         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.730
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.730        -3.448 CLOCK_50 
    Info (332119):    -0.105        -0.137 GPIO_1[0] 
    Info (332119):     0.215         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     0.215         0.000 rClk[0] 
    Info (332119):     0.215         0.000 u13|m1|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 u6|altpll_component|pll|clk[0] 
    Info (332119):     0.686         0.000 MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] 
Info (332146): Worst-case recovery slack is -2.351
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.351      -168.821 rClk[0] 
    Info (332119):    -2.053      -155.128 GPIO_1[0] 
    Info (332119):    -1.337       -31.212 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -0.564       -80.782 u6|altpll_component|pll|clk[0] 
    Info (332119):    17.597         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.302
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.302         0.000 GPIO_1[0] 
    Info (332119):     0.927         0.000 CLOCK_50 
    Info (332119):     1.022         0.000 rClk[0] 
    Info (332119):     1.365         0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     4.159         0.000 u6|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -4608.849 GPIO_1[0] 
    Info (332119):    -1.880      -231.800 rClk[0] 
    Info (332119):    -1.880       -50.800 MIPS:u13|Idecode:ID|counter:Counter_unit|q_int[23] 
    Info (332119):    -0.500       -72.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     1.873         0.000 u6|altpll_component|pll|clk[0] 
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):    10.000         0.000 CLOCK_24[0] 
    Info (332119):    10.373         0.000 u13|m1|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 524 megabytes
    Info: Processing ended: Thu Jun 21 19:02:42 2018
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:15


