Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_fsm_div_behav xil_defaultlib.test_top_fsm_div xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLOCK_ENABLE' [D:/schemotechnika/prac3_all_files/prac_4/prac_4.srcs/designs/top_fsm_div.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLOCK_ENABLE' [D:/schemotechnika/prac3_all_files/prac_4/prac_4.srcs/designs/top_fsm_div.v:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/schemotechnika/prac3_all_files/prac_4/prac_4.srcs/designs/filter.v" Line 1. Module FILTER(size=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/schemotechnika/prac3_all_files/prac_4/prac_4.srcs/designs/filter.v" Line 1. Module FILTER(size=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/schemotechnika/prac3_all_files/prac_4/prac_4.srcs/designs/clk_div.v" Line 1. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/schemotechnika/prac3_all_files/prac_4/prac_4.srcs/designs/filter.v" Line 1. Module FILTER(size=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/schemotechnika/prac3_all_files/prac_4/prac_4.srcs/designs/filter.v" Line 1. Module FILTER(size=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/schemotechnika/prac3_all_files/prac_4/prac_4.srcs/designs/clk_div.v" Line 1. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4328] File: D:/schemotechnika/prac3_all_files/prac_4/prac_4.srcs/testbenches/test_top_fsm_div_set/test_top_fsm_div.v Line: 290 : Sensitivity on input argument "an_number" of task "test_segs" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FILTER(size=4)
Compiling module xil_defaultlib.fsm_div
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.top_fsm_div
Compiling module xil_defaultlib.test_top_fsm_div
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_fsm_div_behav
