Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 26 20:00:13 2025
| Host         : DESKTOP-G2JF73K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s6
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      8 |            7 |
|     12 |            1 |
|     13 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              91 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |             131 |           38 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|    Clock Signal    |                                             Enable Signal                                            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | ds1302_test_inst/ds1302_wr_ctrl_inst/ds1302_io_convert_inst/cs_ctrl_i_1_n_0                          | sys_rst_IBUF     |                1 |              1 |
|  sys_clk_IBUF_BUFG | ds1302_test_inst/ds1302_wr_ctrl_inst/read_addr                                                       | sys_rst_IBUF     |                1 |              4 |
|  sys_clk_IBUF_BUFG | seg_inst/bcd[3]_i_1_n_0                                                                              |                  |                2 |              4 |
|  sys_clk_IBUF_BUFG | ds1302_test_inst/ds1302_wr_ctrl_inst/ds1302_io_convert_inst/spi_master_inst/miso_shift[7]_i_1_n_0    | sys_rst_IBUF     |                2 |              8 |
|  sys_clk_IBUF_BUFG | ds1302_test_inst/ds1302_wr_ctrl_inst/ds1302_io_convert_inst/spi_master_inst/mosi_shift[7]_i_1_n_0    | sys_rst_IBUF     |                3 |              8 |
|  sys_clk_IBUF_BUFG | ds1302_test_inst/ds1302_wr_ctrl_inst/ds1302_io_convert_inst/spi_master_inst/E[0]                     | sys_rst_IBUF     |                2 |              8 |
|  sys_clk_IBUF_BUFG | ds1302_test_inst/ds1302_wr_ctrl_inst/ds1302_io_convert_inst/send_data[7]_i_1_n_0                     | sys_rst_IBUF     |                2 |              8 |
|  sys_clk_IBUF_BUFG | ds1302_test_inst/ds1302_wr_ctrl_inst/ds1302_io_convert_inst/FSM_onehot_state_reg[2]_1[0]             | sys_rst_IBUF     |                2 |              8 |
|  sys_clk_IBUF_BUFG | ds1302_test_inst/ds1302_wr_ctrl_inst/ds1302_io_convert_inst/E[0]                                     | sys_rst_IBUF     |                3 |              8 |
|  sys_clk_IBUF_BUFG | ds1302_test_inst/ds1302_wr_ctrl_inst/ds1302_io_convert_inst/FSM_onehot_state_reg[2]_2[0]             | sys_rst_IBUF     |                1 |              8 |
|  sys_clk_IBUF_BUFG | seg_inst/bits                                                                                        | sys_rst_IBUF     |                2 |             12 |
|  sys_clk_IBUF_BUFG | ds1302_test_inst/ds1302_wr_ctrl_inst/ds1302_io_convert_inst/FSM_onehot_state_reg[2]_0[0]             | sys_rst_IBUF     |                3 |             13 |
|  sys_clk_IBUF_BUFG | seg_inst/counter_0                                                                                   | sys_rst_IBUF     |                8 |             16 |
|  sys_clk_IBUF_BUFG | ds1302_test_inst/ds1302_wr_ctrl_inst/ds1302_io_convert_inst/spi_master_inst/spi_edge_cnt[27]_i_1_n_0 | sys_rst_IBUF     |                8 |             29 |
|  sys_clk_IBUF_BUFG |                                                                                                      | sys_rst_IBUF     |               23 |             91 |
+--------------------+------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+


