/*<simulation_settings>
<ftestbench_cmd>quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off ContestJudge -c ContestJudge --vector_source="C:/Users/gnkea/Documents/School Stuff/ECE2031/ContestJudge/ContestJudge_sim.vwf" --testbench_file="C:/Users/gnkea/Documents/School Stuff/ECE2031/ContestJudge/simulation/qsim/ContestJudge_sim.vwf.vht"</ftestbench_cmd>
<ttestbench_cmd>quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off ContestJudge -c ContestJudge --vector_source="C:/Users/gnkea/Documents/School Stuff/ECE2031/ContestJudge/ContestJudge_sim.vwf" --testbench_file="C:/Users/gnkea/Documents/School Stuff/ECE2031/ContestJudge/simulation/qsim/ContestJudge_sim.vwf.vht"</ttestbench_cmd>
<fnetlist_cmd>quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/gnkea/Documents/School Stuff/ECE2031/ContestJudge/simulation/qsim/" ContestJudge -c ContestJudge</fnetlist_cmd>
<tnetlist_cmd>quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/gnkea/Documents/School Stuff/ECE2031/ContestJudge/simulation/qsim/" ContestJudge -c ContestJudge</tnetlist_cmd>
<modelsim_script>onerror {exit -code 1}
vlib work
vcom -work work ContestJudge.vho
vcom -work work ContestJudge_sim.vwf.vht
vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.ContestJudge_vhd_vec_tst
vcd file -direction ContestJudge.msim.vcd
vcd add -internal ContestJudge_vhd_vec_tst/*
vcd add -internal ContestJudge_vhd_vec_tst/i1/*
proc simTimestamp {} {
    echo "Simulation time: $::now ps"
    if { [string equal running [runStatus]] } {
        after 2500 simTimestamp
    }
}
after 2500 simTimestamp
run -all
quit -f
</modelsim_script>
<modelsim_script_timing>onerror {exit -code 1}
vlib work
vcom -work work ContestJudge.vho
vcom -work work ContestJudge_sim.vwf.vht
vsim -novopt -c -t 1ps -sdfmax ContestJudge_vhd_vec_tst/i1=ContestJudge_vhd.sdo -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.ContestJudge_vhd_vec_tst
vcd file -direction ContestJudge.msim.vcd
vcd add -internal ContestJudge_vhd_vec_tst/*
vcd add -internal ContestJudge_vhd_vec_tst/i1/*
proc simTimestamp {} {
    echo "Simulation time: $::now ps"
    if { [string equal running [runStatus]] } {
        after 2500 simTimestamp
    }
}
after 2500 simTimestamp
run -all
quit -f
</modelsim_script_timing>
<hdl_lang>vhdl</hdl_lang>
</simulation_settings>*/
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 100000.0;
	SIMULATION_TIME = 100000.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 500.0;
	GRID_DUTY_CYCLE = 50;
}

USER_TYPE("__STATE")
{
	VALUES = "Undefined", "STATE.idle", "STATE.high1", "STATE.high2", "STATE.low2";
}

SIGNAL("clock")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("resetn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("WL")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("CL")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("CR")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("WR")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

TRANSITION_LIST("clock")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 200;
			LEVEL 0 FOR 250.0;
			LEVEL 1 FOR 250.0;
		}
	}
}

TRANSITION_LIST("resetn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 6500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 7500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 8000.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 22000.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 8500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 14000.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 9500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 19500.0;
	}
}

TRANSITION_LIST("WL")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

TRANSITION_LIST("CL")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
		LEVEL 1 FOR 4000.0;
		LEVEL 0 FOR 3000.0;
		LEVEL 1 FOR 2500.0;
		LEVEL 0 FOR 6000.0;
		LEVEL 1 FOR 5000.0;
		LEVEL 0 FOR 5000.0;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 4500.0;
		LEVEL 1 FOR 4500.0;
		LEVEL 0 FOR 4000.0;
		LEVEL 1 FOR 3500.0;
		LEVEL 0 FOR 2000.0;
		LEVEL 1 FOR 3500.0;
		LEVEL 0 FOR 2500.0;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 2000.0;
		LEVEL 1 FOR 2000.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 2000.0;
		LEVEL 0 FOR 2000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 5500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 2500.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 1500.0;
	}
}

TRANSITION_LIST("CR")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 2000.0;
		LEVEL 1 FOR 2500.0;
		LEVEL 0 FOR 4500.0;
		LEVEL 1 FOR 5000.0;
		LEVEL 0 FOR 5500.0;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 4500.0;
		LEVEL 1 FOR 6000.0;
		LEVEL 0 FOR 2000.0;
		LEVEL 1 FOR 7500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 2000.0;
		LEVEL 0 FOR 3500.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 2000.0;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 2500.0;
		LEVEL 1 FOR 2000.0;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 2500.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 2000.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 6500.0;
		LEVEL 1 FOR 1000.0;
		LEVEL 0 FOR 500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 3000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1500.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 2000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 1000.0;
		LEVEL 1 FOR 500.0;
		LEVEL 0 FOR 2000.0;
		LEVEL 1 FOR 1500.0;
		LEVEL 0 FOR 500.0;
	}
}

TRANSITION_LIST("WR")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 100000.0;
	}
}

DISPLAY_LINE
{
	CHANNEL = "resetn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "clock";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "CL";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "CR";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "WL";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "WR";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}
;
