18:32:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
18:32:19 INFO  : Registering command handlers for Vitis TCF services
18:32:21 INFO  : XSCT server has started successfully.
18:32:21 INFO  : Successfully done setting XSCT server connection channel  
18:32:21 INFO  : plnx-install-location is set to ''
18:32:21 INFO  : Successfully done query RDI_DATADIR 
18:32:21 INFO  : Successfully done setting workspace for the tool. 
18:32:21 INFO  : Platform repository initialization has completed.
18:33:02 INFO  : Result from executing command 'getProjects': conv_accel_hw
18:33:02 INFO  : Result from executing command 'getPlatforms': 
18:33:09 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:33:12 INFO  : (SwPlatform)  Successfully done add_library 
18:33:13 INFO  : (SwPlatform) Successfully done update_mss 
18:33:14 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:33:47 INFO  : Result from executing command 'getProjects': conv_accel_hw
18:33:47 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
18:34:32 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:34:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:34:46 INFO  : 'fpga -state' command is executed.
18:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:34:46 INFO  : 'jtag frequency' command is executed.
18:34:46 INFO  : Context for 'APU' is selected.
18:34:46 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:46 INFO  : Context for 'APU' is selected.
18:34:46 INFO  : 'stop' command is executed.
18:34:46 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:34:47 INFO  : 'ps7_init' command is executed.
18:34:47 INFO  : 'ps7_post_config' command is executed.
18:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:47 INFO  : 'con' command is executed.
18:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:35:40 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:35:58 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:36:12 INFO  : Disconnected from the channel tcfchan#3.
18:36:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:36:13 INFO  : 'fpga -state' command is executed.
18:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:36:13 INFO  : 'jtag frequency' command is executed.
18:36:13 INFO  : Context for 'APU' is selected.
18:36:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:36:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:13 INFO  : Context for 'APU' is selected.
18:36:13 INFO  : 'stop' command is executed.
18:36:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:36:13 INFO  : 'ps7_init' command is executed.
18:36:13 INFO  : 'ps7_post_config' command is executed.
18:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:14 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:14 INFO  : 'con' command is executed.
18:36:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:36:19 INFO  : Disconnected from the channel tcfchan#6.
18:36:22 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:36:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:36:33 INFO  : 'fpga -state' command is executed.
18:36:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:36:34 INFO  : 'jtag frequency' command is executed.
18:36:34 INFO  : Context for 'APU' is selected.
18:36:34 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:36:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:34 INFO  : Context for 'APU' is selected.
18:36:34 INFO  : 'stop' command is executed.
18:36:34 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:36:34 INFO  : 'ps7_init' command is executed.
18:36:34 INFO  : 'ps7_post_config' command is executed.
18:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:34 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:34 INFO  : 'con' command is executed.
18:36:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:36:46 INFO  : Disconnected from the channel tcfchan#8.
18:39:11 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:40:43 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:42:49 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:43:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:43:02 INFO  : 'fpga -state' command is executed.
18:43:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:43:02 INFO  : 'jtag frequency' command is executed.
18:43:02 INFO  : Context for 'APU' is selected.
18:43:02 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:43:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:02 INFO  : Context for 'APU' is selected.
18:43:02 INFO  : 'stop' command is executed.
18:43:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:43:02 INFO  : 'ps7_init' command is executed.
18:43:02 INFO  : 'ps7_post_config' command is executed.
18:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:03 INFO  : 'con' command is executed.
18:43:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:45:11 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:45:20 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:45:31 INFO  : Disconnected from the channel tcfchan#12.
18:45:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:45:31 INFO  : 'fpga -state' command is executed.
18:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:45:32 INFO  : 'jtag frequency' command is executed.
18:45:32 INFO  : Context for 'APU' is selected.
18:45:32 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:32 INFO  : Context for 'APU' is selected.
18:45:32 INFO  : 'stop' command is executed.
18:45:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:45:32 INFO  : 'ps7_init' command is executed.
18:45:32 INFO  : 'ps7_post_config' command is executed.
18:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:32 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:32 INFO  : 'con' command is executed.
18:45:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:32 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:45:44 INFO  : Disconnected from the channel tcfchan#15.
18:46:59 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:47:12 INFO  : 'fpga -state' command is executed.
18:47:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:47:13 INFO  : 'jtag frequency' command is executed.
18:47:13 INFO  : Context for 'APU' is selected.
18:47:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:47:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:13 INFO  : Context for 'APU' is selected.
18:47:13 INFO  : 'stop' command is executed.
18:47:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:47:13 INFO  : 'ps7_init' command is executed.
18:47:13 INFO  : 'ps7_post_config' command is executed.
18:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:13 INFO  : 'con' command is executed.
18:47:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:13 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:47:25 INFO  : Disconnected from the channel tcfchan#17.
18:48:12 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:48:20 INFO  : 'fpga -state' command is executed.
18:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:48:20 INFO  : 'jtag frequency' command is executed.
18:48:20 INFO  : Context for 'APU' is selected.
18:48:20 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:48:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:20 INFO  : Context for 'APU' is selected.
18:48:20 INFO  : 'stop' command is executed.
18:48:20 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:48:21 INFO  : 'ps7_init' command is executed.
18:48:21 INFO  : 'ps7_post_config' command is executed.
18:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:21 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:21 INFO  : 'con' command is executed.
18:48:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:21 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:49:16 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:49:25 INFO  : Disconnected from the channel tcfchan#19.
18:49:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:49:25 INFO  : 'fpga -state' command is executed.
18:49:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:49:25 INFO  : 'jtag frequency' command is executed.
18:49:25 INFO  : Context for 'APU' is selected.
18:49:25 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:49:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:25 INFO  : Context for 'APU' is selected.
18:49:25 INFO  : 'stop' command is executed.
18:49:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:49:25 INFO  : 'ps7_init' command is executed.
18:49:25 INFO  : 'ps7_post_config' command is executed.
18:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:26 INFO  : 'con' command is executed.
18:49:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:51:45 INFO  : Disconnected from the channel tcfchan#21.
18:51:52 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:52:16 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:52:27 INFO  : 'fpga -state' command is executed.
18:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:52:27 INFO  : 'jtag frequency' command is executed.
18:52:27 INFO  : Context for 'APU' is selected.
18:52:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:27 INFO  : Context for 'APU' is selected.
18:52:27 INFO  : 'stop' command is executed.
18:52:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:52:28 INFO  : 'ps7_init' command is executed.
18:52:28 INFO  : 'ps7_post_config' command is executed.
18:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:28 INFO  : 'con' command is executed.
18:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:53:49 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:53:57 INFO  : Disconnected from the channel tcfchan#24.
18:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:53:57 INFO  : 'fpga -state' command is executed.
18:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:53:57 INFO  : 'jtag frequency' command is executed.
18:53:57 INFO  : Context for 'APU' is selected.
18:53:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:57 INFO  : Context for 'APU' is selected.
18:53:57 INFO  : 'stop' command is executed.
18:53:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:53:58 INFO  : 'ps7_init' command is executed.
18:53:58 INFO  : 'ps7_post_config' command is executed.
18:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:58 INFO  : 'con' command is executed.
18:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:55:32 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:55:44 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:55:52 INFO  : Disconnected from the channel tcfchan#26.
18:55:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:55:52 INFO  : 'fpga -state' command is executed.
18:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:55:52 INFO  : 'jtag frequency' command is executed.
18:55:52 INFO  : Context for 'APU' is selected.
18:55:52 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:55:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:52 INFO  : Context for 'APU' is selected.
18:55:52 INFO  : 'stop' command is executed.
18:55:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:55:52 INFO  : 'ps7_init' command is executed.
18:55:52 INFO  : 'ps7_post_config' command is executed.
18:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:53 INFO  : 'con' command is executed.
18:55:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:55:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:56:10 INFO  : Disconnected from the channel tcfchan#29.
18:56:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
18:56:54 INFO  : XSCT server has started successfully.
18:56:54 INFO  : plnx-install-location is set to ''
18:56:54 INFO  : Successfully done setting XSCT server connection channel  
18:56:54 INFO  : Successfully done setting workspace for the tool. 
18:56:57 INFO  : Platform repository initialization has completed.
18:56:57 INFO  : Registering command handlers for Vitis TCF services
18:56:57 INFO  : Successfully done query RDI_DATADIR 
19:01:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:01:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:02:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:02:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:06:50 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:06:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:07:05 INFO  : 'fpga -state' command is executed.
19:07:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:05 INFO  : 'jtag frequency' command is executed.
19:07:05 INFO  : Context for 'APU' is selected.
19:07:05 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:07:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:05 INFO  : Context for 'APU' is selected.
19:07:05 INFO  : 'stop' command is executed.
19:07:05 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:07:05 INFO  : 'ps7_init' command is executed.
19:07:05 INFO  : 'ps7_post_config' command is executed.
19:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:06 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:06 INFO  : 'con' command is executed.
19:07:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:07:06 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:08:29 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:08:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:08:40 INFO  : Disconnected from the channel tcfchan#4.
19:08:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:08:40 INFO  : 'fpga -state' command is executed.
19:08:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:40 INFO  : 'jtag frequency' command is executed.
19:08:40 INFO  : Context for 'APU' is selected.
19:08:42 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:08:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:42 INFO  : Context for 'APU' is selected.
19:08:42 INFO  : 'stop' command is executed.
19:08:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:08:42 INFO  : 'ps7_init' command is executed.
19:08:42 INFO  : 'ps7_post_config' command is executed.
19:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:43 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:43 INFO  : 'con' command is executed.
19:08:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:08:43 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:14:35 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:14:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:15:21 INFO  : Disconnected from the channel tcfchan#6.
19:15:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:15:22 INFO  : 'fpga -state' command is executed.
19:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:15:22 INFO  : 'jtag frequency' command is executed.
19:15:22 INFO  : Context for 'APU' is selected.
19:15:24 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:15:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:24 INFO  : Context for 'APU' is selected.
19:15:24 INFO  : 'stop' command is executed.
19:15:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:15:24 INFO  : 'ps7_init' command is executed.
19:15:24 INFO  : 'ps7_post_config' command is executed.
19:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:24 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:24 INFO  : 'con' command is executed.
19:15:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:20:28 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:20:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:21:33 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:21:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:21:47 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:21:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:21:59 INFO  : Disconnected from the channel tcfchan#8.
19:21:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:21:59 INFO  : 'fpga -state' command is executed.
19:21:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:21:59 INFO  : 'jtag frequency' command is executed.
19:21:59 INFO  : Context for 'APU' is selected.
19:22:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:01 INFO  : Context for 'APU' is selected.
19:22:01 INFO  : 'stop' command is executed.
19:22:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:22:02 INFO  : 'ps7_init' command is executed.
19:22:02 INFO  : 'ps7_post_config' command is executed.
19:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:02 INFO  : 'con' command is executed.
19:22:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:22:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:22:48 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:22:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:22:57 INFO  : Disconnected from the channel tcfchan#12.
19:22:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:22:57 INFO  : 'fpga -state' command is executed.
19:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:22:58 INFO  : 'jtag frequency' command is executed.
19:22:58 INFO  : Context for 'APU' is selected.
19:22:59 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:22:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:59 INFO  : Context for 'APU' is selected.
19:22:59 INFO  : 'stop' command is executed.
19:22:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:23:00 INFO  : 'ps7_init' command is executed.
19:23:00 INFO  : 'ps7_post_config' command is executed.
19:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:00 INFO  : 'con' command is executed.
19:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:23:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:26:23 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:26:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:27:07 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:27:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:27:20 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:27:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:27:28 INFO  : Disconnected from the channel tcfchan#14.
19:27:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:27:28 INFO  : 'fpga -state' command is executed.
19:27:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:27:29 INFO  : 'jtag frequency' command is executed.
19:27:29 INFO  : Context for 'APU' is selected.
19:27:31 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:27:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:31 INFO  : Context for 'APU' is selected.
19:27:31 INFO  : 'stop' command is executed.
19:27:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:27:31 INFO  : 'ps7_init' command is executed.
19:27:31 INFO  : 'ps7_post_config' command is executed.
19:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:31 INFO  : 'con' command is executed.
19:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:27:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:28:29 INFO  : Disconnected from the channel tcfchan#18.
19:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:29:13 INFO  : 'fpga -state' command is executed.
19:29:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:29:13 INFO  : 'jtag frequency' command is executed.
19:29:13 INFO  : Context for 'APU' is selected.
19:29:15 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:15 INFO  : Context for 'APU' is selected.
19:29:16 INFO  : 'stop' command is executed.
19:29:16 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:30:06 ERROR : Memory write error at 0xF800012C. Cannot flush JTAG server queue. FT_Write failed: io error
19:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

19:30:06 ERROR : Memory write error at 0xF800012C. Cannot flush JTAG server queue. FT_Write failed: io error
19:30:41 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:30:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:30:50 INFO  : 'fpga -state' command is executed.
19:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:30:50 INFO  : 'jtag frequency' command is executed.
19:30:50 INFO  : Context for 'APU' is selected.
19:30:50 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:50 INFO  : Context for 'APU' is selected.
19:30:50 INFO  : 'stop' command is executed.
19:30:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:30:50 INFO  : 'ps7_init' command is executed.
19:30:50 INFO  : 'ps7_post_config' command is executed.
19:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:51 INFO  : 'con' command is executed.
19:30:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:33:59 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:34:10 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:34:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:35:11 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:35:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:39:10 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:39:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:39:28 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:39:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:40:05 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:40:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:40:17 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:40:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:40:25 INFO  : Disconnected from the channel tcfchan#19.
19:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:40:25 INFO  : 'fpga -state' command is executed.
19:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:40:25 INFO  : 'jtag frequency' command is executed.
19:40:25 INFO  : Context for 'APU' is selected.
19:40:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:40:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:27 INFO  : Context for 'APU' is selected.
19:40:27 INFO  : 'stop' command is executed.
19:40:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:40:28 INFO  : 'ps7_init' command is executed.
19:40:28 INFO  : 'ps7_post_config' command is executed.
19:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:28 INFO  : 'con' command is executed.
19:40:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:41:23 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:41:31 INFO  : Disconnected from the channel tcfchan#28.
19:41:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:41:31 INFO  : 'fpga -state' command is executed.
19:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:41:31 INFO  : 'jtag frequency' command is executed.
19:41:31 INFO  : Context for 'APU' is selected.
19:41:33 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:33 INFO  : Context for 'APU' is selected.
19:41:33 INFO  : 'stop' command is executed.
19:41:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:41:34 INFO  : 'ps7_init' command is executed.
19:41:34 INFO  : 'ps7_post_config' command is executed.
19:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:34 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:34 INFO  : 'con' command is executed.
19:41:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:41:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:42:32 INFO  : Result from executing command 'getProjects': conv_accel_hw
19:42:32 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
19:42:32 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:43:06 INFO  : Disconnected from the channel tcfchan#30.
19:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:43:06 INFO  : 'fpga -state' command is executed.
19:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:43:06 INFO  : 'jtag frequency' command is executed.
19:43:06 INFO  : Context for 'APU' is selected.
19:43:06 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:06 INFO  : Context for 'APU' is selected.
19:43:06 INFO  : 'stop' command is executed.
19:43:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:43:06 INFO  : 'ps7_init' command is executed.
19:43:06 INFO  : 'ps7_post_config' command is executed.
19:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:07 INFO  : 'con' command is executed.
19:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:44:14 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:44:26 INFO  : Disconnected from the channel tcfchan#34.
19:44:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:44:26 INFO  : 'fpga -state' command is executed.
19:44:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:44:27 INFO  : 'jtag frequency' command is executed.
19:44:27 INFO  : Context for 'APU' is selected.
19:44:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:27 INFO  : Context for 'APU' is selected.
19:44:27 INFO  : 'stop' command is executed.
19:44:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:44:27 INFO  : 'ps7_init' command is executed.
19:44:27 INFO  : 'ps7_post_config' command is executed.
19:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:27 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:27 INFO  : 'con' command is executed.
19:44:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:44:27 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:45:12 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:45:32 INFO  : Disconnected from the channel tcfchan#36.
19:45:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:45:32 INFO  : 'fpga -state' command is executed.
19:45:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:45:32 INFO  : 'jtag frequency' command is executed.
19:45:32 INFO  : Context for 'APU' is selected.
19:45:32 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:32 INFO  : Context for 'APU' is selected.
19:45:32 INFO  : 'stop' command is executed.
19:45:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:45:33 INFO  : 'ps7_init' command is executed.
19:45:33 INFO  : 'ps7_post_config' command is executed.
19:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:33 INFO  : 'con' command is executed.
19:45:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:45:33 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:46:48 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:47:03 INFO  : Disconnected from the channel tcfchan#38.
19:47:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:47:03 INFO  : 'fpga -state' command is executed.
19:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:47:03 INFO  : 'jtag frequency' command is executed.
19:47:03 INFO  : Context for 'APU' is selected.
19:47:03 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:03 INFO  : Context for 'APU' is selected.
19:47:03 INFO  : 'stop' command is executed.
19:47:03 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:47:04 INFO  : 'ps7_init' command is executed.
19:47:04 INFO  : 'ps7_post_config' command is executed.
19:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:04 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:04 INFO  : 'con' command is executed.
19:47:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:47:04 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:47:51 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:48:01 INFO  : Disconnected from the channel tcfchan#40.
19:48:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:48:01 INFO  : 'fpga -state' command is executed.
19:48:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:48:01 INFO  : 'jtag frequency' command is executed.
19:48:01 INFO  : Context for 'APU' is selected.
19:48:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:01 INFO  : Context for 'APU' is selected.
19:48:01 INFO  : 'stop' command is executed.
19:48:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:48:01 INFO  : 'ps7_init' command is executed.
19:48:01 INFO  : 'ps7_post_config' command is executed.
19:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:02 INFO  : 'con' command is executed.
19:48:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:48:42 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:48:50 INFO  : Disconnected from the channel tcfchan#42.
19:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:48:50 INFO  : 'fpga -state' command is executed.
19:48:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:48:50 INFO  : 'jtag frequency' command is executed.
19:48:50 INFO  : Context for 'APU' is selected.
19:48:50 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:48:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:50 INFO  : Context for 'APU' is selected.
19:48:50 INFO  : 'stop' command is executed.
19:48:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:48:50 INFO  : 'ps7_init' command is executed.
19:48:50 INFO  : 'ps7_post_config' command is executed.
19:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:51 INFO  : 'con' command is executed.
19:48:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:49:17 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:49:40 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:53:34 INFO  : Disconnected from the channel tcfchan#44.
19:54:23 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:54:32 INFO  : 'fpga -state' command is executed.
19:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:54:32 INFO  : 'jtag frequency' command is executed.
19:54:32 INFO  : Context for 'APU' is selected.
19:54:32 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:54:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:32 INFO  : Context for 'APU' is selected.
19:54:32 INFO  : 'stop' command is executed.
19:54:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:54:33 INFO  : 'ps7_init' command is executed.
19:54:33 INFO  : 'ps7_post_config' command is executed.
19:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:33 INFO  : 'con' command is executed.
19:54:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:54:33 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:54:54 INFO  : Disconnected from the channel tcfchan#48.
19:55:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:55:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:55:32 INFO  : 'fpga -state' command is executed.
19:55:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:32 INFO  : 'jtag frequency' command is executed.
19:55:32 INFO  : Context for 'APU' is selected.
19:55:32 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:55:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:32 INFO  : Context for 'APU' is selected.
19:55:32 INFO  : 'stop' command is executed.
19:55:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:55:32 INFO  : 'ps7_init' command is executed.
19:55:32 INFO  : 'ps7_post_config' command is executed.
19:55:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:55:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:32 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:33 INFO  : 'con' command is executed.
19:55:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:55:33 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:57:20 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:57:31 INFO  : Disconnected from the channel tcfchan#50.
19:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:57:31 INFO  : 'fpga -state' command is executed.
19:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:57:31 INFO  : 'jtag frequency' command is executed.
19:57:31 INFO  : Context for 'APU' is selected.
19:57:31 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:57:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:31 INFO  : Context for 'APU' is selected.
19:57:31 INFO  : 'stop' command is executed.
19:57:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:57:32 INFO  : 'ps7_init' command is executed.
19:57:32 INFO  : 'ps7_post_config' command is executed.
19:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:32 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:32 INFO  : 'con' command is executed.
19:57:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:57:32 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:58:30 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:58:36 INFO  : Disconnected from the channel tcfchan#52.
19:58:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:58:37 INFO  : 'fpga -state' command is executed.
19:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:58:37 INFO  : 'jtag frequency' command is executed.
19:58:37 INFO  : Context for 'APU' is selected.
19:58:37 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:58:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:37 INFO  : Context for 'APU' is selected.
19:58:37 INFO  : 'stop' command is executed.
19:58:37 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:58:38 INFO  : 'ps7_init' command is executed.
19:58:38 INFO  : 'ps7_post_config' command is executed.
19:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:38 INFO  : 'con' command is executed.
19:58:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:38 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:59:05 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:59:12 INFO  : Disconnected from the channel tcfchan#54.
19:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:59:13 INFO  : 'fpga -state' command is executed.
19:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:59:13 INFO  : 'jtag frequency' command is executed.
19:59:13 INFO  : Context for 'APU' is selected.
19:59:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:59:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:13 INFO  : Context for 'APU' is selected.
19:59:13 INFO  : 'stop' command is executed.
19:59:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:59:13 INFO  : 'ps7_init' command is executed.
19:59:13 INFO  : 'ps7_post_config' command is executed.
19:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:14 INFO  : 'con' command is executed.
19:59:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:59:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:59:42 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:59:49 INFO  : Disconnected from the channel tcfchan#56.
19:59:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:59:49 INFO  : 'fpga -state' command is executed.
19:59:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:59:49 INFO  : 'jtag frequency' command is executed.
19:59:50 INFO  : Context for 'APU' is selected.
19:59:50 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:50 INFO  : Context for 'APU' is selected.
19:59:50 INFO  : 'stop' command is executed.
19:59:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:59:50 INFO  : 'ps7_init' command is executed.
19:59:50 INFO  : 'ps7_post_config' command is executed.
19:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:50 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:50 INFO  : 'con' command is executed.
19:59:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:59:50 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
20:00:14 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:00:21 INFO  : Disconnected from the channel tcfchan#58.
20:00:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:00:21 INFO  : 'fpga -state' command is executed.
20:00:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:00:22 INFO  : 'jtag frequency' command is executed.
20:00:22 INFO  : Context for 'APU' is selected.
20:00:22 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
20:00:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:22 INFO  : Context for 'APU' is selected.
20:00:22 INFO  : 'stop' command is executed.
20:00:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
20:00:22 INFO  : 'ps7_init' command is executed.
20:00:22 INFO  : 'ps7_post_config' command is executed.
20:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:22 INFO  : 'con' command is executed.
20:00:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:00:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
20:05:11 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:05:48 INFO  : Disconnected from the channel tcfchan#60.
20:07:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
20:07:34 INFO  : XSCT server has started successfully.
20:07:34 INFO  : Successfully done setting XSCT server connection channel  
20:07:34 INFO  : plnx-install-location is set to ''
20:07:34 INFO  : Successfully done setting workspace for the tool. 
20:07:36 INFO  : Platform repository initialization has completed.
20:07:36 INFO  : Successfully done query RDI_DATADIR 
20:07:36 INFO  : Registering command handlers for Vitis TCF services
20:08:23 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:08:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

20:09:07 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:09:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

20:09:44 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:09:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

20:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:09:56 INFO  : 'fpga -state' command is executed.
20:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:09:56 INFO  : 'jtag frequency' command is executed.
20:09:56 INFO  : Context for 'APU' is selected.
20:09:56 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
20:09:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:56 INFO  : Context for 'APU' is selected.
20:09:56 INFO  : 'stop' command is executed.
20:09:56 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
20:09:57 INFO  : 'ps7_init' command is executed.
20:09:57 INFO  : 'ps7_post_config' command is executed.
20:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:57 INFO  : 'con' command is executed.
20:09:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:09:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
20:34:31 INFO  : Disconnected from the channel tcfchan#4.
20:55:51 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:55:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

20:56:10 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:56:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

20:57:12 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:57:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

20:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:57:24 INFO  : 'fpga -state' command is executed.
20:57:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:57:24 INFO  : 'jtag frequency' command is executed.
20:57:24 INFO  : Context for 'APU' is selected.
20:57:24 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
20:57:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:24 INFO  : Context for 'APU' is selected.
20:57:24 INFO  : 'stop' command is executed.
20:57:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
20:57:25 INFO  : 'ps7_init' command is executed.
20:57:25 INFO  : 'ps7_post_config' command is executed.
20:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:25 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:25 INFO  : 'con' command is executed.
20:57:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:57:25 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
21:04:19 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
21:04:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

21:04:28 INFO  : Disconnected from the channel tcfchan#8.
21:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:04:29 INFO  : 'fpga -state' command is executed.
21:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:04:29 INFO  : 'jtag frequency' command is executed.
21:04:29 INFO  : Context for 'APU' is selected.
21:04:31 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
21:04:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:31 INFO  : Context for 'APU' is selected.
21:04:31 INFO  : 'stop' command is executed.
21:04:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
21:04:31 INFO  : 'ps7_init' command is executed.
21:04:31 INFO  : 'ps7_post_config' command is executed.
21:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:32 INFO  : 'con' command is executed.
21:04:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:04:32 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
22:50:01 INFO  : Disconnected from the channel tcfchan#10.
00:36:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
00:36:51 INFO  : XSCT server has started successfully.
00:36:51 INFO  : Successfully done setting XSCT server connection channel  
00:36:51 INFO  : plnx-install-location is set to ''
00:36:51 INFO  : Successfully done setting workspace for the tool. 
00:36:55 INFO  : Platform repository initialization has completed.
00:36:55 INFO  : Registering command handlers for Vitis TCF services
00:36:57 INFO  : Successfully done query RDI_DATADIR 
00:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:37:03 INFO  : 'fpga -state' command is executed.
00:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:37:04 INFO  : 'jtag frequency' command is executed.
00:37:04 INFO  : Context for 'APU' is selected.
00:37:04 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:37:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:04 INFO  : Context for 'APU' is selected.
00:37:04 INFO  : 'stop' command is executed.
00:37:04 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:37:04 INFO  : 'ps7_init' command is executed.
00:37:04 INFO  : 'ps7_post_config' command is executed.
00:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:04 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:05 INFO  : 'con' command is executed.
00:37:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:37:05 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:37:13 INFO  : Disconnected from the channel tcfchan#1.
00:37:18 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:37:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:40:05 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:40:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:43:35 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:43:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:44:23 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:44:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:44:50 INFO  : 'fpga -state' command is executed.
00:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:44:50 INFO  : 'jtag frequency' command is executed.
00:44:50 INFO  : Context for 'APU' is selected.
00:44:50 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:44:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:50 INFO  : Context for 'APU' is selected.
00:44:50 INFO  : 'stop' command is executed.
00:44:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:44:51 INFO  : 'ps7_init' command is executed.
00:44:51 INFO  : 'ps7_post_config' command is executed.
00:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:51 INFO  : 'con' command is executed.
00:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:44:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:46:58 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:47:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:47:07 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:47:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:47:22 INFO  : Disconnected from the channel tcfchan#6.
00:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:47:22 INFO  : 'fpga -state' command is executed.
00:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:47:23 INFO  : 'jtag frequency' command is executed.
00:47:23 INFO  : Context for 'APU' is selected.
00:47:24 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:24 INFO  : Context for 'APU' is selected.
00:47:24 INFO  : 'stop' command is executed.
00:47:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:47:25 INFO  : 'ps7_init' command is executed.
00:47:25 INFO  : 'ps7_post_config' command is executed.
00:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:25 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:25 INFO  : 'con' command is executed.
00:47:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:47:25 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:49:11 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:49:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:49:21 INFO  : Disconnected from the channel tcfchan#9.
00:49:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:49:21 INFO  : 'fpga -state' command is executed.
00:49:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:49:21 INFO  : 'jtag frequency' command is executed.
00:49:21 INFO  : Context for 'APU' is selected.
00:49:23 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:49:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:49:24 INFO  : Context for 'APU' is selected.
00:49:24 INFO  : 'stop' command is executed.
00:49:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:49:24 INFO  : 'ps7_init' command is executed.
00:49:24 INFO  : 'ps7_post_config' command is executed.
00:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:24 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:24 INFO  : 'con' command is executed.
00:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:49:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:50:03 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:50:05 INFO  : Disconnected from the channel tcfchan#11.
00:50:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:50:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:50:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:50:29 INFO  : 'fpga -state' command is executed.
00:50:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:50:29 INFO  : 'jtag frequency' command is executed.
00:50:29 INFO  : Context for 'APU' is selected.
00:50:29 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:50:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:29 INFO  : Context for 'APU' is selected.
00:50:29 INFO  : 'stop' command is executed.
00:50:29 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:50:29 INFO  : 'ps7_init' command is executed.
00:50:29 INFO  : 'ps7_post_config' command is executed.
00:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:30 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:30 INFO  : 'con' command is executed.
00:50:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:50:30 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:50:50 INFO  : Disconnected from the channel tcfchan#14.
00:51:06 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:51:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:51:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:51:15 INFO  : 'fpga -state' command is executed.
00:51:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:51:15 INFO  : 'jtag frequency' command is executed.
00:51:15 INFO  : Context for 'APU' is selected.
00:51:15 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:51:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:15 INFO  : Context for 'APU' is selected.
00:51:15 INFO  : 'stop' command is executed.
00:51:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:51:16 INFO  : 'ps7_init' command is executed.
00:51:16 INFO  : 'ps7_post_config' command is executed.
00:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:16 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:16 INFO  : 'con' command is executed.
00:51:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:51:16 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:52:37 INFO  : Disconnected from the channel tcfchan#16.
00:52:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:52:37 INFO  : 'fpga -state' command is executed.
00:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:52:37 INFO  : 'jtag frequency' command is executed.
00:52:37 INFO  : Context for 'APU' is selected.
00:52:39 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:52:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:39 INFO  : Context for 'APU' is selected.
00:52:39 INFO  : 'stop' command is executed.
00:52:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:52:40 INFO  : 'ps7_init' command is executed.
00:52:40 INFO  : 'ps7_post_config' command is executed.
00:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:40 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:40 INFO  : 'con' command is executed.
00:52:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:52:40 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:54:15 INFO  : Disconnected from the channel tcfchan#17.
12:24:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
12:24:30 INFO  : XSCT server has started successfully.
12:24:30 INFO  : plnx-install-location is set to ''
12:24:30 INFO  : Successfully done setting XSCT server connection channel  
12:24:30 INFO  : Successfully done setting workspace for the tool. 
12:28:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
12:28:36 INFO  : XSCT server has started successfully.
12:28:36 INFO  : plnx-install-location is set to ''
12:28:36 INFO  : Successfully done setting XSCT server connection channel  
12:28:36 INFO  : Successfully done setting workspace for the tool. 
12:28:39 INFO  : Platform repository initialization has completed.
12:28:39 INFO  : Registering command handlers for Vitis TCF services
12:28:42 INFO  : Successfully done query RDI_DATADIR 
12:31:00 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
12:31:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

12:32:09 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
12:32:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

12:32:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:32:21 INFO  : 'fpga -state' command is executed.
12:32:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:32:21 INFO  : 'jtag frequency' command is executed.
12:32:21 INFO  : Context for 'APU' is selected.
12:32:21 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:32:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:22 INFO  : Context for 'APU' is selected.
12:32:22 INFO  : 'stop' command is executed.
12:32:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:32:22 INFO  : 'ps7_init' command is executed.
12:32:22 INFO  : 'ps7_post_config' command is executed.
12:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:22 INFO  : 'con' command is executed.
12:32:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:32:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
12:32:53 INFO  : Disconnected from the channel tcfchan#3.
12:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:33:45 INFO  : 'fpga -state' command is executed.
12:33:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:33:46 INFO  : 'jtag frequency' command is executed.
12:33:46 INFO  : Context for 'APU' is selected.
12:33:48 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:33:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:48 INFO  : Context for 'APU' is selected.
12:33:48 INFO  : 'stop' command is executed.
12:33:48 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:34:11 ERROR : 'ps7_init' is cancelled.
12:34:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:34:11 ERROR : 'ps7_init' is cancelled.
12:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:34:31 INFO  : 'fpga -state' command is executed.
12:34:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:34:46 INFO  : 'fpga -state' command is executed.
12:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:34:46 INFO  : 'jtag frequency' command is executed.
12:34:46 INFO  : Context for 'APU' is selected.
12:34:46 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:46 INFO  : Context for 'APU' is selected.
12:34:46 INFO  : 'stop' command is executed.
12:34:46 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:34:46 INFO  : 'ps7_init' command is executed.
12:34:46 INFO  : 'ps7_post_config' command is executed.
12:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:47 INFO  : 'con' command is executed.
12:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:34:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
12:35:26 INFO  : Disconnected from the channel tcfchan#4.
12:35:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:35:30 INFO  : 'fpga -state' command is executed.
12:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:35:30 INFO  : 'jtag frequency' command is executed.
12:35:30 INFO  : Context for 'APU' is selected.
12:35:33 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:35:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:33 INFO  : Context for 'APU' is selected.
12:35:33 INFO  : 'stop' command is executed.
12:35:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:35:33 ERROR : AP transaction error, DAP status 0xF0000021
12:35:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:35:33 ERROR : AP transaction error, DAP status 0xF0000021
12:36:25 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
12:36:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

12:36:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:36:47 INFO  : 'fpga -state' command is executed.
12:36:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:36:47 INFO  : 'jtag frequency' command is executed.
12:36:47 INFO  : Context for 'APU' is selected.
12:36:47 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:36:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:47 INFO  : Context for 'APU' is selected.
12:36:47 INFO  : 'stop' command is executed.
12:36:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:36:47 ERROR : AP transaction error, DAP status 0xF0000021
12:36:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:36:47 ERROR : AP transaction error, DAP status 0xF0000021
12:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:37:17 INFO  : 'fpga -state' command is executed.
12:37:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:37:17 INFO  : 'jtag frequency' command is executed.
12:37:17 INFO  : Context for 'APU' is selected.
12:37:17 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:37:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:17 INFO  : Context for 'APU' is selected.
12:37:17 INFO  : 'stop' command is executed.
12:37:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:37:18 INFO  : 'ps7_init' command is executed.
12:37:18 INFO  : 'ps7_post_config' command is executed.
12:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:18 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:18 INFO  : 'con' command is executed.
12:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:37:18 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
12:39:10 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
12:39:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

12:39:23 INFO  : Disconnected from the channel tcfchan#5.
12:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:39:23 INFO  : 'fpga -state' command is executed.
12:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:39:23 INFO  : 'jtag frequency' command is executed.
12:39:23 INFO  : Context for 'APU' is selected.
12:39:25 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:39:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:25 INFO  : Context for 'APU' is selected.
12:39:26 INFO  : 'stop' command is executed.
12:39:26 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:39:26 ERROR : Memory write error at 0xF8000008. AHB Memory access port is disabled
12:39:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:39:26 ERROR : Memory write error at 0xF8000008. AHB Memory access port is disabled
12:51:25 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
12:51:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

12:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:51:33 INFO  : 'fpga -state' command is executed.
12:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:51:33 INFO  : 'jtag frequency' command is executed.
12:51:33 INFO  : Context for 'APU' is selected.
12:51:33 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:51:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:33 INFO  : Context for 'APU' is selected.
12:51:33 INFO  : 'stop' command is executed.
12:51:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:51:33 ERROR : AP transaction error, DAP status 0xF0000021
12:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

12:51:33 ERROR : AP transaction error, DAP status 0xF0000021
12:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:52:01 INFO  : 'fpga -state' command is executed.
12:52:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:52:01 INFO  : 'jtag frequency' command is executed.
12:52:01 INFO  : Context for 'APU' is selected.
12:52:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:52:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:01 INFO  : Context for 'APU' is selected.
12:52:01 INFO  : 'stop' command is executed.
12:52:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:52:02 INFO  : 'ps7_init' command is executed.
12:52:02 INFO  : 'ps7_post_config' command is executed.
12:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:02 INFO  : 'con' command is executed.
12:52:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:52:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
12:54:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
12:54:11 INFO  : XSCT server has started successfully.
12:54:11 INFO  : Successfully done setting XSCT server connection channel  
12:54:11 INFO  : plnx-install-location is set to ''
12:54:11 INFO  : Successfully done setting workspace for the tool. 
12:54:15 INFO  : Registering command handlers for Vitis TCF services
12:54:15 INFO  : Platform repository initialization has completed.
12:54:15 INFO  : Successfully done query RDI_DATADIR 
12:54:45 INFO  : Result from executing command 'getProjects': conv_accel_hw
12:54:45 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
12:54:45 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
12:54:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:54:58 INFO  : 'fpga -state' command is executed.
12:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:54:58 INFO  : 'jtag frequency' command is executed.
12:54:58 INFO  : Context for 'APU' is selected.
12:54:58 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
12:54:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:58 INFO  : Context for 'APU' is selected.
12:54:58 INFO  : 'stop' command is executed.
12:54:58 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
12:54:59 INFO  : 'ps7_init' command is executed.
12:54:59 INFO  : 'ps7_post_config' command is executed.
12:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:59 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:59 INFO  : 'con' command is executed.
12:54:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:54:59 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:08:15 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:08:35 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:08:46 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:09:23 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:09:55 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:10:05 INFO  : Disconnected from the channel tcfchan#3.
13:10:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:10:06 INFO  : 'fpga -state' command is executed.
13:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:10:06 INFO  : 'jtag frequency' command is executed.
13:10:06 INFO  : Context for 'APU' is selected.
13:10:08 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:10:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:08 INFO  : Context for 'APU' is selected.
13:10:08 INFO  : 'stop' command is executed.
13:10:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:10:08 INFO  : 'ps7_init' command is executed.
13:10:08 INFO  : 'ps7_post_config' command is executed.
13:10:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:10:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:09 INFO  : 'con' command is executed.
13:10:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:10:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:11:00 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:11:09 INFO  : Disconnected from the channel tcfchan#9.
13:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:11:09 INFO  : 'fpga -state' command is executed.
13:11:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:11:09 INFO  : 'jtag frequency' command is executed.
13:11:09 INFO  : Context for 'APU' is selected.
13:11:09 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:09 INFO  : Context for 'APU' is selected.
13:11:09 INFO  : 'stop' command is executed.
13:11:09 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:11:09 INFO  : 'ps7_init' command is executed.
13:11:09 INFO  : 'ps7_post_config' command is executed.
13:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:10 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:10 INFO  : 'con' command is executed.
13:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:11:10 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:11:33 INFO  : Disconnected from the channel tcfchan#11.
13:16:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:16:37 INFO  : 'fpga -state' command is executed.
13:16:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:16:37 INFO  : 'jtag frequency' command is executed.
13:16:37 INFO  : Context for 'APU' is selected.
13:16:37 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:16:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:37 INFO  : Context for 'APU' is selected.
13:16:37 INFO  : 'stop' command is executed.
13:16:37 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:16:37 INFO  : 'ps7_init' command is executed.
13:16:37 INFO  : 'ps7_post_config' command is executed.
13:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:38 INFO  : 'con' command is executed.
13:16:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:16:38 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:16:39 INFO  : Disconnected from the channel tcfchan#12.
13:16:41 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:18:14 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:18:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:18:22 INFO  : 'fpga -state' command is executed.
13:18:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:18:23 INFO  : 'jtag frequency' command is executed.
13:18:23 INFO  : Context for 'APU' is selected.
13:18:23 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:18:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:23 INFO  : Context for 'APU' is selected.
13:18:23 INFO  : 'stop' command is executed.
13:18:23 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:18:23 INFO  : 'ps7_init' command is executed.
13:18:23 INFO  : 'ps7_post_config' command is executed.
13:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:23 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:24 INFO  : 'con' command is executed.
13:18:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:18:31 INFO  : Disconnected from the channel tcfchan#15.
13:18:42 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:23:29 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:24:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:24:00 INFO  : 'fpga -state' command is executed.
13:24:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:24:00 INFO  : 'jtag frequency' command is executed.
13:24:00 INFO  : Context for 'APU' is selected.
13:24:00 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:24:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:00 INFO  : Context for 'APU' is selected.
13:24:00 INFO  : 'stop' command is executed.
13:24:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:24:01 INFO  : 'ps7_init' command is executed.
13:24:01 INFO  : 'ps7_post_config' command is executed.
13:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:01 INFO  : 'con' command is executed.
13:24:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:24:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:27:38 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:28:01 INFO  : Disconnected from the channel tcfchan#18.
13:28:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:28:01 INFO  : 'fpga -state' command is executed.
13:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:28:02 INFO  : 'jtag frequency' command is executed.
13:28:02 INFO  : Context for 'APU' is selected.
13:28:02 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:28:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:02 INFO  : Context for 'APU' is selected.
13:28:02 INFO  : 'stop' command is executed.
13:28:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:28:02 INFO  : 'ps7_init' command is executed.
13:28:02 INFO  : 'ps7_post_config' command is executed.
13:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:03 INFO  : 'con' command is executed.
13:28:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:28:11 INFO  : Disconnected from the channel tcfchan#20.
13:28:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:28:11 INFO  : 'fpga -state' command is executed.
13:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:28:12 INFO  : 'jtag frequency' command is executed.
13:28:12 INFO  : Context for 'APU' is selected.
13:28:12 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:28:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:12 INFO  : Context for 'APU' is selected.
13:28:12 INFO  : 'stop' command is executed.
13:28:12 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:28:12 INFO  : 'ps7_init' command is executed.
13:28:12 INFO  : 'ps7_post_config' command is executed.
13:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:12 INFO  : 'con' command is executed.
13:28:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:28:53 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:29:34 INFO  : Disconnected from the channel tcfchan#21.
13:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:29:34 INFO  : 'fpga -state' command is executed.
13:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:29:49 INFO  : 'fpga -state' command is executed.
13:29:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:29:50 INFO  : 'jtag frequency' command is executed.
13:29:50 INFO  : Context for 'APU' is selected.
13:29:50 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:29:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:50 INFO  : Context for 'APU' is selected.
13:29:50 INFO  : 'stop' command is executed.
13:29:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:29:50 INFO  : 'ps7_init' command is executed.
13:29:50 INFO  : 'ps7_post_config' command is executed.
13:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:50 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:50 INFO  : 'con' command is executed.
13:29:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:29:50 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:31:58 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:32:19 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:32:29 INFO  : Disconnected from the channel tcfchan#23.
13:32:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:32:29 INFO  : 'fpga -state' command is executed.
13:32:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:32:29 INFO  : 'jtag frequency' command is executed.
13:32:29 INFO  : Context for 'APU' is selected.
13:32:29 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:32:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:29 INFO  : Context for 'APU' is selected.
13:32:29 INFO  : 'stop' command is executed.
13:32:29 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:32:30 INFO  : 'ps7_init' command is executed.
13:32:30 INFO  : 'ps7_post_config' command is executed.
13:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:30 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:32:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:32:30 INFO  : 'con' command is executed.
13:32:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:32:30 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:32:45 INFO  : Disconnected from the channel tcfchan#26.
13:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:32:45 INFO  : 'fpga -state' command is executed.
13:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:32:45 INFO  : 'jtag frequency' command is executed.
13:32:45 INFO  : Context for 'APU' is selected.
13:32:45 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:32:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:45 INFO  : Context for 'APU' is selected.
13:32:46 INFO  : 'stop' command is executed.
13:32:46 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:32:56 ERROR : Invalid context
13:32:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

13:32:56 ERROR : Invalid context
13:33:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:33:08 INFO  : 'fpga -state' command is executed.
13:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:33:08 INFO  : 'jtag frequency' command is executed.
13:33:08 INFO  : Context for 'APU' is selected.
13:33:08 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:33:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:08 INFO  : Context for 'APU' is selected.
13:33:08 INFO  : 'stop' command is executed.
13:33:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:33:09 INFO  : 'ps7_init' command is executed.
13:33:09 INFO  : 'ps7_post_config' command is executed.
13:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:09 INFO  : 'con' command is executed.
13:33:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:35:19 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:35:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
13:36:00 INFO  : XSCT server has started successfully.
13:36:00 INFO  : plnx-install-location is set to ''
13:36:00 INFO  : Successfully done setting XSCT server connection channel  
13:36:00 INFO  : Successfully done setting workspace for the tool. 
13:36:03 INFO  : Platform repository initialization has completed.
13:36:04 INFO  : Successfully done query RDI_DATADIR 
13:36:04 INFO  : Registering command handlers for Vitis TCF services
13:36:30 INFO  : Result from executing command 'getProjects': conv_accel_hw
13:36:30 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
13:36:30 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:36:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:36:43 INFO  : 'fpga -state' command is executed.
13:36:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:36:43 INFO  : 'jtag frequency' command is executed.
13:36:43 INFO  : Context for 'APU' is selected.
13:36:43 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:36:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:43 INFO  : Context for 'APU' is selected.
13:36:43 INFO  : 'stop' command is executed.
13:36:43 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:36:44 INFO  : 'ps7_init' command is executed.
13:36:44 INFO  : 'ps7_post_config' command is executed.
13:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:44 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:44 INFO  : 'con' command is executed.
13:36:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:36:44 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:38:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:38:30 INFO  : Disconnected from the channel tcfchan#3.
13:38:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:38:30 INFO  : 'fpga -state' command is executed.
13:38:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:38:31 INFO  : 'jtag frequency' command is executed.
13:38:31 INFO  : Context for 'APU' is selected.
13:38:32 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:38:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:33 INFO  : Context for 'APU' is selected.
13:38:33 INFO  : 'stop' command is executed.
13:38:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:38:33 INFO  : 'ps7_init' command is executed.
13:38:33 INFO  : 'ps7_post_config' command is executed.
13:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:33 INFO  : 'con' command is executed.
13:38:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:38:33 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:40:34 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:40:51 INFO  : Disconnected from the channel tcfchan#5.
13:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:40:52 INFO  : 'fpga -state' command is executed.
13:40:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:40:52 INFO  : 'jtag frequency' command is executed.
13:40:52 INFO  : Context for 'APU' is selected.
13:40:52 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:40:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:52 INFO  : Context for 'APU' is selected.
13:40:52 INFO  : 'stop' command is executed.
13:40:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:40:52 INFO  : 'ps7_init' command is executed.
13:40:52 INFO  : 'ps7_post_config' command is executed.
13:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:53 INFO  : 'con' command is executed.
13:40:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:40:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:48:30 INFO  : Disconnected from the channel tcfchan#7.
14:32:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
14:32:44 INFO  : XSCT server has started successfully.
14:32:44 INFO  : plnx-install-location is set to ''
14:32:44 INFO  : Successfully done setting XSCT server connection channel  
14:32:44 INFO  : Successfully done setting workspace for the tool. 
14:32:47 INFO  : Platform repository initialization has completed.
14:32:47 INFO  : Registering command handlers for Vitis TCF services
14:32:50 INFO  : Successfully done query RDI_DATADIR 
14:33:21 INFO  : Hardware specification for platform project 'conv_accel_hw' is updated.
14:33:28 INFO  : Result from executing command 'getProjects': conv_accel_hw
14:33:28 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
14:33:40 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:33:41 INFO  : The hardware specfication used by project 'conv_accel_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:33:41 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream\CPE_Wrapper.bit' stored in project is removed.
14:33:41 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream' in project 'conv_accel_sw'.
14:33:41 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:33:47 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit' in project 'conv_accel_sw'.
14:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:12 INFO  : 'jtag frequency' command is executed.
14:34:12 INFO  : Context for 'APU' is selected.
14:34:12 INFO  : System reset is completed.
14:34:15 INFO  : 'after 3000' command is executed.
14:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:34:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
14:34:17 INFO  : Context for 'APU' is selected.
14:34:17 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:17 INFO  : Context for 'APU' is selected.
14:34:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:34:18 INFO  : 'ps7_init' command is executed.
14:34:18 INFO  : 'ps7_post_config' command is executed.
14:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:18 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:18 INFO  : 'con' command is executed.
14:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:34:18 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:34:38 INFO  : Disconnected from the channel tcfchan#3.
14:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:39 INFO  : 'jtag frequency' command is executed.
14:34:39 INFO  : Context for 'APU' is selected.
14:34:39 INFO  : System reset is completed.
14:34:42 INFO  : 'after 3000' command is executed.
14:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:34:44 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
14:34:44 INFO  : Context for 'APU' is selected.
14:34:44 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:34:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:44 INFO  : Context for 'APU' is selected.
14:34:44 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:34:45 INFO  : 'ps7_init' command is executed.
14:34:45 INFO  : 'ps7_post_config' command is executed.
14:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:45 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:45 INFO  : 'con' command is executed.
14:34:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:34:45 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:01:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
18:01:53 INFO  : XSCT server has started successfully.
18:01:53 INFO  : plnx-install-location is set to ''
18:01:53 INFO  : Successfully done setting XSCT server connection channel  
18:01:53 INFO  : Successfully done setting workspace for the tool. 
18:01:56 INFO  : Platform repository initialization has completed.
18:01:57 INFO  : Registering command handlers for Vitis TCF services
18:01:59 INFO  : Successfully done query RDI_DATADIR 
18:02:49 INFO  : Hardware specification for platform project 'conv_accel_hw' is updated.
18:03:16 INFO  : Result from executing command 'getProjects': conv_accel_hw
18:03:16 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
18:03:21 INFO  : The hardware specfication used by project 'conv_accel_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:03:21 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream\CPE_Wrapper.bit' stored in project is removed.
18:03:21 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream' in project 'conv_accel_sw'.
18:03:21 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:03:26 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit' in project 'conv_accel_sw'.
18:03:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:33 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:03:33 INFO  : Updating application flags with new BSP settings...
18:03:33 INFO  : Successfully updated application flags for project conv_accel_sw.
18:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:03:47 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:04:18 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:06:29 INFO  : Result from executing command 'getProjects': conv_accel_hw
18:06:29 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
18:06:29 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:07:49 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:08:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:10:02 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:10:52 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:12:20 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:12:40 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:13:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:13:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:13:40 INFO  : 'jtag frequency' command is executed.
18:13:40 INFO  : Context for 'APU' is selected.
18:13:40 INFO  : System reset is completed.
18:13:43 INFO  : 'after 3000' command is executed.
18:13:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:13:45 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
18:13:45 INFO  : Context for 'APU' is selected.
18:13:45 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:13:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:45 INFO  : Context for 'APU' is selected.
18:13:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:13:46 INFO  : 'ps7_init' command is executed.
18:13:46 INFO  : 'ps7_post_config' command is executed.
18:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:46 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:46 INFO  : 'con' command is executed.
18:13:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:46 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:15:02 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:15:13 INFO  : Disconnected from the channel tcfchan#2.
18:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:15:13 INFO  : 'jtag frequency' command is executed.
18:15:13 INFO  : Context for 'APU' is selected.
18:15:13 INFO  : System reset is completed.
18:15:16 INFO  : 'after 3000' command is executed.
18:15:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:15:19 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
18:15:19 INFO  : Context for 'APU' is selected.
18:15:19 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:15:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:19 INFO  : Context for 'APU' is selected.
18:15:19 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:15:19 INFO  : 'ps7_init' command is executed.
18:15:19 INFO  : 'ps7_post_config' command is executed.
18:15:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:19 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:19 INFO  : 'con' command is executed.
18:15:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:15:19 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:15:36 INFO  : Disconnected from the channel tcfchan#13.
18:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:16:06 INFO  : 'jtag frequency' command is executed.
18:16:06 INFO  : Context for 'APU' is selected.
18:16:06 INFO  : System reset is completed.
18:16:09 INFO  : 'after 3000' command is executed.
18:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:16:11 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
18:16:11 INFO  : Context for 'APU' is selected.
18:16:11 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:11 INFO  : Context for 'APU' is selected.
18:16:11 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:16:12 INFO  : 'ps7_init' command is executed.
18:16:12 INFO  : 'ps7_post_config' command is executed.
18:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:12 INFO  : 'con' command is executed.
18:16:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:16:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:18:32 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:18:41 INFO  : Disconnected from the channel tcfchan#14.
18:18:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:18:41 INFO  : 'jtag frequency' command is executed.
18:18:41 INFO  : Context for 'APU' is selected.
18:18:41 INFO  : System reset is completed.
18:18:44 INFO  : 'after 3000' command is executed.
18:18:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:18:46 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
18:18:46 INFO  : Context for 'APU' is selected.
18:18:46 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:18:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:46 INFO  : Context for 'APU' is selected.
18:18:46 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:18:47 INFO  : 'ps7_init' command is executed.
18:18:47 INFO  : 'ps7_post_config' command is executed.
18:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:47 INFO  : 'con' command is executed.
18:18:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:19:04 INFO  : Disconnected from the channel tcfchan#16.
18:19:10 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:19:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:19:20 INFO  : 'jtag frequency' command is executed.
18:19:20 INFO  : Context for 'APU' is selected.
18:19:20 INFO  : System reset is completed.
18:19:23 INFO  : 'after 3000' command is executed.
18:19:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:19:25 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
18:19:25 INFO  : Context for 'APU' is selected.
18:19:26 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:19:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:26 INFO  : Context for 'APU' is selected.
18:19:26 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:19:26 INFO  : 'ps7_init' command is executed.
18:19:26 INFO  : 'ps7_post_config' command is executed.
18:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:26 INFO  : 'con' command is executed.
18:19:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:21:27 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:21:35 INFO  : Disconnected from the channel tcfchan#18.
18:21:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:21:35 INFO  : 'jtag frequency' command is executed.
18:21:35 INFO  : Context for 'APU' is selected.
18:21:35 INFO  : System reset is completed.
18:21:38 INFO  : 'after 3000' command is executed.
18:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:21:41 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
18:21:41 INFO  : Context for 'APU' is selected.
18:21:41 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:21:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:41 INFO  : Context for 'APU' is selected.
18:21:41 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:21:41 INFO  : 'ps7_init' command is executed.
18:21:41 INFO  : 'ps7_post_config' command is executed.
18:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:41 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:42 INFO  : 'con' command is executed.
18:21:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:21:42 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:22:08 INFO  : Disconnected from the channel tcfchan#20.
18:22:51 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:22:59 INFO  : 'jtag frequency' command is executed.
18:22:59 INFO  : Context for 'APU' is selected.
18:22:59 INFO  : System reset is completed.
18:23:02 INFO  : 'after 3000' command is executed.
18:23:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:23:05 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
18:23:05 INFO  : Context for 'APU' is selected.
18:23:05 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:23:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:05 INFO  : Context for 'APU' is selected.
18:23:05 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:23:05 INFO  : 'ps7_init' command is executed.
18:23:05 INFO  : 'ps7_post_config' command is executed.
18:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:05 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:06 INFO  : 'con' command is executed.
18:23:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:06 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:23:50 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:24:00 INFO  : Disconnected from the channel tcfchan#22.
18:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:24:01 INFO  : 'jtag frequency' command is executed.
18:24:01 INFO  : Context for 'APU' is selected.
18:24:01 INFO  : System reset is completed.
18:24:04 INFO  : 'after 3000' command is executed.
18:24:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:24:06 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
18:24:06 INFO  : Context for 'APU' is selected.
18:24:06 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:24:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:06 INFO  : Context for 'APU' is selected.
18:24:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:24:07 INFO  : 'ps7_init' command is executed.
18:24:07 INFO  : 'ps7_post_config' command is executed.
18:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:07 INFO  : 'con' command is executed.
18:24:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:24:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:24:53 INFO  : Disconnected from the channel tcfchan#24.
18:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:24:53 INFO  : 'jtag frequency' command is executed.
18:24:54 INFO  : Context for 'APU' is selected.
18:24:54 INFO  : System reset is completed.
18:24:57 INFO  : 'after 3000' command is executed.
18:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:24:59 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
18:24:59 INFO  : Context for 'APU' is selected.
18:24:59 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:24:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:59 INFO  : Context for 'APU' is selected.
18:24:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:24:59 INFO  : 'ps7_init' command is executed.
18:25:00 INFO  : 'ps7_post_config' command is executed.
18:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:00 INFO  : 'con' command is executed.
18:25:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:25:12 INFO  : Disconnected from the channel tcfchan#25.
18:25:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:25:13 INFO  : 'jtag frequency' command is executed.
18:25:13 INFO  : Context for 'APU' is selected.
18:25:13 INFO  : System reset is completed.
18:25:16 INFO  : 'after 3000' command is executed.
18:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:25:18 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
18:25:18 INFO  : Context for 'APU' is selected.
18:25:18 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:25:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:18 INFO  : Context for 'APU' is selected.
18:25:18 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:25:19 INFO  : 'ps7_init' command is executed.
18:25:19 INFO  : 'ps7_post_config' command is executed.
18:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:19 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:19 INFO  : 'con' command is executed.
18:25:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:25:19 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:09:13 INFO  : Hardware specification for platform project 'conv_accel_hw' is updated.
19:09:44 INFO  : Result from executing command 'getProjects': conv_accel_hw
19:09:44 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:09:44 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
19:10:54 INFO  : Disconnected from the channel tcfchan#26.
19:10:54 INFO  : The hardware specfication used by project 'conv_accel_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:10:54 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream\CPE_Wrapper.bit' stored in project is removed.
19:10:54 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream' in project 'conv_accel_sw'.
19:10:54 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:11:01 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit' in project 'conv_accel_sw'.
19:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:11:01 INFO  : 'fpga -state' command is executed.
19:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:11:01 INFO  : 'jtag frequency' command is executed.
19:11:01 INFO  : Context for 'APU' is selected.
19:11:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:11:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:01 INFO  : Context for 'APU' is selected.
19:11:02 INFO  : 'stop' command is executed.
19:11:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:11:02 INFO  : 'ps7_init' command is executed.
19:11:02 INFO  : 'ps7_post_config' command is executed.
19:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:02 INFO  : 'con' command is executed.
19:11:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:11:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:11:09 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:11:09 INFO  : Updating application flags with new BSP settings...
19:11:09 ERROR : Failed to update application flags from BSP for 'conv_accel_sw'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1155)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
19:11:31 INFO  : Disconnected from the channel tcfchan#28.
19:11:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:11:32 INFO  : 'fpga -state' command is executed.
19:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:11:32 INFO  : 'jtag frequency' command is executed.
19:11:32 INFO  : Context for 'APU' is selected.
19:11:37 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:11:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:37 INFO  : Context for 'APU' is selected.
19:11:37 INFO  : 'stop' command is executed.
19:11:37 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:11:37 INFO  : 'ps7_init' command is executed.
19:11:37 INFO  : 'ps7_post_config' command is executed.
19:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:37 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:37 INFO  : 'con' command is executed.
19:11:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:11:37 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:26:14 INFO  : Disconnected from the channel tcfchan#30.
19:26:19 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:26:33 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:26:33 ERROR : Internal exception while opening bsp settings dailog.
java.lang.IllegalArgumentException: Invalid Hardware Specification File provided: C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/hw/CPE_Wrapper.xsa
	at com.xilinx.sdk.hw.internal.HwPlatform.openHw(HwPlatform.java:374)
	at com.xilinx.sdk.hw.internal.HwPlatform.<init>(HwPlatform.java:359)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsPresenter.<init>(BspSettingsPresenter.java:45)
	at com.xilinx.sdx.sw.ui.BspSettingsFlow.executeFlowInternal(BspSettingsFlow.java:74)
	at com.xilinx.sdx.sw.ui.BspSettingsFlow.executeFlow(BspSettingsFlow.java:54)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.lambda$5(ScwStandaloneBspSettingsUi.java:187)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:37)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3906)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3537)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:471)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:237)
	at org.eclipse.ui.internal.progress.ProgressManager.lambda$25(ProgressManager.java:820)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:71)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:853)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:829)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.changeBspSettings(ScwStandaloneBspSettingsUi.java:166)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.lambda$2(ScwStandaloneBspSettingsUi.java:124)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:81)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3931)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3534)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)
19:26:53 INFO  : Hardware specification for platform project 'conv_accel_hw' is updated.
19:27:00 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:29:24 INFO  : Result from executing command 'getProjects': conv_accel_hw
19:29:24 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
19:29:40 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:29:45 INFO  : Updating application flags with new BSP settings...
19:29:45 ERROR : Failed to update application flags from BSP for 'conv_accel_sw'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1155)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
19:30:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:30:00 INFO  : 'fpga -state' command is executed.
19:30:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:30:00 INFO  : 'jtag frequency' command is executed.
19:30:00 INFO  : Context for 'APU' is selected.
19:30:00 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:30:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:00 INFO  : Context for 'APU' is selected.
19:30:00 INFO  : 'stop' command is executed.
19:30:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:30:00 INFO  : 'ps7_init' command is executed.
19:30:00 INFO  : 'ps7_post_config' command is executed.
19:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:01 INFO  : 'con' command is executed.
19:30:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:30:16 INFO  : Disconnected from the channel tcfchan#33.
19:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:30:19 INFO  : 'fpga -state' command is executed.
19:30:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:30:19 INFO  : 'jtag frequency' command is executed.
19:30:19 INFO  : Context for 'APU' is selected.
19:30:19 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:30:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:19 INFO  : Context for 'APU' is selected.
19:30:19 INFO  : 'stop' command is executed.
19:30:19 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:30:19 INFO  : 'ps7_init' command is executed.
19:30:19 INFO  : 'ps7_post_config' command is executed.
19:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:20 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:20 INFO  : 'con' command is executed.
19:30:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:20 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:34:04 INFO  : Disconnected from the channel tcfchan#34.
