# Web FPGA Simulator (Team 7)

## ðŸš€ Project Overview
This project aims to develop a **web-based interface** for an **FPGA simulator**. The interface will allow users (students and teachers) to visualize **signal propagation inside an FPGA**. 

### ðŸ“š Documents
- **[Functional Specifications](Documents/FunctionalSpecifications/FunctionalSpecifications.md)**
- **[Technical Specifications](Documents/TechnicalSpecifications/TechnicalSpecifications.md)**
- **[Project Charter](Documents/Management/ProjectCharter.md)**
- **[Test Plan](Documents/QA/TestPlan.md)**
- **[Test Cases](Documents/QA/TestCases.md)**
- **[User Manual](Documents/UserManual/UserManual/User%20Manual.pdf')**

### ðŸ”¹ Key Features
- **2D Visualization** of BELs and signal routing in the FPGA
- **Real-time simulation** with adjustable speed controls (x1, x2, x4â€¦)
- **Preloaded Verilog Applications** for educational use
- **Teacher Dashboard** to upload Verilog files and testbenches
- **Integration with Impulse and ModelSim** for simulation

## ðŸ‘¤ Our Team

### **Team Members**

| Photo                                                                  | Name                   | Role                | Links                                                                                                                                                                                                                                           |
| ---------------------------------------------------------------------- | ---------------------- | ------------------- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| ![Pierre's Photo](https://github.com/Pierre2103.png?size=100)          | **Pierre GORIN**       | Project Manager     | <img src="Documents/Management/img/icons/linkedin.svg" width="20px"> [LinkedIn](https://www.linkedin.com/in/pierre-gorin-61a784221/) <br> <img src="Documents/Management/img/icons/github.svg" width="20px"> [GitHub](https://github.com/Pierre2103) |
| ![AurÃ©lien's Photo](https://github.com/aurelienfernandez.png?size=100) | **AurÃ©lien FERNANDEZ** | Program Manager     | <img src="Documents/Management/img/icons/linkedin.svg" width="20px"> [LinkedIn](https://www.linkedin.com/in/aur%C3%A9lien-fernandez-4971201b8/) <br> <img src="Documents/Management/img/icons/github.svg" width="20px"> [GitHub](https://github.com/aurelienfernandez) |
| ![Abderrazaq's Photo](https://github.com/Amakran2003.png?size=100)     | **Abderrazaq MAKRAN**  | Technical Lead      | <img src="Documents/Management/img/icons/linkedin.svg" width="20px"> [LinkedIn](https://www.linkedin.com/in/abderrazaq-makran/) <br> <img src="Documents/Management/img/icons/github.svg" width="20px"> [GitHub](https://github.com/Amakran2003) |
| ![Guillaume's Photo](https://github.com/Guillaume18100.png?size=100)   | **Guillaume DERAMCHI** | Quality Assurance   | <img src="Documents/Management/img/icons/linkedin.svg" width="20px"> [LinkedIn](https://www.linkedin.com/in/guillaume-deramchi/) <br> <img src="Documents/Management/img/icons/github.svg" width="20px"> [GitHub](https://github.com/Guillaume18100) |
| ![Enzo's Photo](https://github.com/EnzoGuillouche.png?size=100)        | **Enzo GUILLOUCHE**    | Software Engineer 1 | <img src="Documents/Management/img/icons/linkedin.svg" width="20px"> [LinkedIn](https://www.linkedin.com/in/enzoguillouche/) <br> <img src="Documents/Management/img/icons/github.svg" width="20px"> [GitHub](https://github.com/EnzoGuillouche) |
| ![Antoine's Photo](https://github.com/TechXplorerFR.png?size=100)      | **Antoine PREVOST**    | Software Engineer 2 | <img src="Documents/Management/img/icons/linkedin.svg" width="20px"> [LinkedIn](https://www.linkedin.com/in/antoine-prevost-dev/) <br> <img src="Documents/Management/img/icons/github.svg" width="20px"> [GitHub](https://github.com/TechXplorerFR) |
| ![Max's Photo](https://github.com/maxbernard3.png?size=100)            | **Max BERNARD**        | Technical Writer    | <img src="Documents/Management/img/icons/linkedin.svg" width="20px"> [LinkedIn](https://www.linkedin.com/in/max-bernard-b77680210/) <br> <img src="Documents/Management/img/icons/github.svg" width="20px"> [GitHub](https://github.com/maxbernard3) |

## ðŸ›  Technologies Used
### **Backend**
- NanoXplore Impulse
- ModelSim

### **Frontend**
- To be decided

### **Other Tools**
- Trello for project management
- GitHub for version control
- Slack for communication

## ðŸ“‚ Project Structure
```
.
â”œâ”€â”€ Code
â”‚   â”œâ”€â”€ Backend
â”‚   â””â”€â”€ Frontend
â”œâ”€â”€ Documents
â”‚   â”œâ”€â”€ FunctionalSpecifications
â”‚   â”‚   â”œâ”€â”€ FunctionalSpecifications.md
â”‚   â”‚   â””â”€â”€ img
â”‚   â”‚       â””â”€â”€ placeholder.png
â”‚   â”œâ”€â”€ Management
â”‚   â”‚   â”œâ”€â”€ BestPractices.md
â”‚   â”‚   â”œâ”€â”€ ProjectCharter.md
â”‚   â”‚   â””â”€â”€ img
â”‚   â”œâ”€â”€ QA
â”‚   â”‚   â”œâ”€â”€ TestCases.md
â”‚   â”‚   â”œâ”€â”€ TestPlan.md
â”‚   â”‚   â””â”€â”€ img
â”‚   â”œâ”€â”€ TechnicalSpecifications
â”‚   â”‚   â”œâ”€â”€ TechnicalSpecifications.md
â”‚   â”‚   â””â”€â”€ img
â”‚   â””â”€â”€ UserManual
â”‚       â”œâ”€â”€ UserManual.pdf
â”‚       â””â”€â”€ img
â”œâ”€â”€ LICENSE.md
â”œâ”€â”€ README.md
â””â”€â”€ Scripts
```
