<inh f='llvm/llvm/include/llvm/MC/MCCodeEmitter.h' l='21' c='llvm::MCCodeEmitter'/>
<def f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCCodeEmitter.h' l='28' ll='71'/>
<size>16</size>
<fun r='_ZN4llvm19AMDGPUMCCodeEmitter6anchorEv'/>
<mbr r='llvm::AMDGPUMCCodeEmitter::MCII' o='64' t='const llvm::MCInstrInfo &amp;'/>
<fun r='_ZN4llvm19AMDGPUMCCodeEmitterC1ERKNS_11MCInstrInfoE'/>
<fun r='_ZNK4llvm19AMDGPUMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<fun r='_ZNK4llvm19AMDGPUMCCodeEmitter17getMachineOpValueERKNS_6MCInstERKNS_9MCOperandERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<fun r='_ZNK4llvm19AMDGPUMCCodeEmitter17getSOPPBrEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<fun r='_ZNK4llvm19AMDGPUMCCodeEmitter18getSDWASrcEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<fun r='_ZNK4llvm19AMDGPUMCCodeEmitter22getSDWAVopcDstEncodingERKNS_6MCInstEjRNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<fun r='_ZNK4llvm19AMDGPUMCCodeEmitter24computeAvailableFeaturesERKNS_13FeatureBitsetE'/>
<fun r='_ZNK4llvm19AMDGPUMCCodeEmitter27verifyInstructionPredicatesERKNS_6MCInstERKNS_13FeatureBitsetE'/>
<fun r='_ZN4llvm19AMDGPUMCCodeEmitter6anchorEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='43' c='(anonymousnamespace)::SIMCCodeEmitter'/>
