<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-a3 › mach › hwregs › clkgen_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>clkgen_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __clkgen_defs_h</span>
<span class="cp">#define __clkgen_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           clkgen.r</span>
<span class="cm"> * </span>
<span class="cm"> *   by ../../../tools/rdesc/bin/rdes2c -outfile clkgen_defs.h clkgen.r</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope clkgen */</span>

<span class="cm">/* Register r_bootsel, scope clkgen, type r */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">boot_mode</span>       <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intern_main_clk</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">extern_usb2_clk</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>          <span class="o">:</span> <span class="mi">25</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_clkgen_r_bootsel</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_clkgen_r_bootsel 0</span>

<span class="cm">/* Register rw_clk_ctrl, scope clkgen, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pll</span>             <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span>             <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">iop_usb</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vin</span>             <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">h264</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ddr2</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vout_hist</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">eth</span>             <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd_tg_200</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dma0_1_eth</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccd_tg_100</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">jpeg</span>            <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sser_ser_dma6_7</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">strdma0_2_video</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dma2_3_strcop</span>   <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dma4_5_iop</span>      <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dma9_11</span>         <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">memarb_bar_ddr</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclr_h264</span>       <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>          <span class="o">:</span> <span class="mi">12</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_clkgen_rw_clk_ctrl</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_clkgen_rw_clk_ctrl 4</span>
<span class="cp">#define REG_WR_ADDR_clkgen_rw_clk_ctrl 4</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_clkgen_eth1000_rx</span>                   <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_clkgen_eth1000_tx</span>                   <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_clkgen_eth100_rx</span>                    <span class="o">=</span> <span class="mh">0x0000001d</span><span class="p">,</span>
  <span class="n">regk_clkgen_eth100_rx_half</span>               <span class="o">=</span> <span class="mh">0x0000001c</span><span class="p">,</span>
  <span class="n">regk_clkgen_eth100_tx</span>                    <span class="o">=</span> <span class="mh">0x0000001f</span><span class="p">,</span>
  <span class="n">regk_clkgen_eth100_tx_half</span>               <span class="o">=</span> <span class="mh">0x0000001e</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_3_2</span>                     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_3_2_0x30</span>                <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_3_2_0x30_pll</span>            <span class="o">=</span> <span class="mh">0x00000012</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_3_2_pll</span>                 <span class="o">=</span> <span class="mh">0x00000010</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_3_3</span>                     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_3_3_0x30</span>                <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_3_3_0x30_pll</span>            <span class="o">=</span> <span class="mh">0x00000013</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_3_3_pll</span>                 <span class="o">=</span> <span class="mh">0x00000011</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_4_2</span>                     <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_4_2_0x30</span>                <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_4_2_0x30_pll</span>            <span class="o">=</span> <span class="mh">0x00000016</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_4_2_pll</span>                 <span class="o">=</span> <span class="mh">0x00000014</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_4_3</span>                     <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_4_3_0x30</span>                <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_4_3_0x30_pll</span>            <span class="o">=</span> <span class="mh">0x00000017</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_4_3_pll</span>                 <span class="o">=</span> <span class="mh">0x00000015</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_5_2</span>                     <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_5_2_0x30</span>                <span class="o">=</span> <span class="mh">0x0000000a</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_5_2_0x30_pll</span>            <span class="o">=</span> <span class="mh">0x0000001a</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_5_2_pll</span>                 <span class="o">=</span> <span class="mh">0x00000018</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_5_3</span>                     <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_5_3_0x30</span>                <span class="o">=</span> <span class="mh">0x0000000b</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_5_3_0x30_pll</span>            <span class="o">=</span> <span class="mh">0x0000001b</span><span class="p">,</span>
  <span class="n">regk_clkgen_nand_5_3_pll</span>                 <span class="o">=</span> <span class="mh">0x00000019</span><span class="p">,</span>
  <span class="n">regk_clkgen_no</span>                           <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_clkgen_rw_clk_ctrl_default</span>          <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_clkgen_ser</span>                          <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_clkgen_ser_pll</span>                      <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_clkgen_yes</span>                          <span class="o">=</span> <span class="mh">0x00000001</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __clkgen_defs_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
