Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May  4 00:16:10 2022
| Host         : EE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file design_2_wrapper_timing_summary_postroute_physopted.rpt -pb design_2_wrapper_timing_summary_postroute_physopted.pb -rpx design_2_wrapper_timing_summary_postroute_physopted.rpx
| Design       : design_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.433     -164.259                   1042                25495        0.001        0.000                      0                25495        7.500        0.000                       0                  6630  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.750}      17.500          57.143          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.433     -164.259                   1042                25037        0.001        0.000                      0                25037        7.500        0.000                       0                  6630  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.275        0.000                      0                  458        0.682        0.000                      0                  458  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1042  Failing Endpoints,  Worst Slack       -0.433ns,  Total Violation     -164.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.433ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.927ns  (logic 4.804ns (28.378%)  route 12.124ns (71.622%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 20.396 - 17.500 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.715     3.256    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X69Y23         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.456     3.712 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/Q
                         net (fo=23, routed)          0.632     4.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[26]
    SLICE_X69Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.468 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.634    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.504     5.262    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X69Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.386 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
                         net (fo=42, routed)          0.756     6.142    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[23]_1[0]
    SLICE_X67Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.266 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11_rewire/O
                         net (fo=36, routed)          1.130     7.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRA1
    SLICE_X66Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.542 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.635     8.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/data_out1[0]
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.328     8.505 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
                         net (fo=2, routed)           0.586     9.091    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     9.215    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.747 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.747    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.089 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.376    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.689 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.321    11.010    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X69Y29         LUT3 (Prop_lut3_I0_O)        0.124    11.134 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4/O
                         net (fo=30, routed)          0.585    11.719    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.843 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.066    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.190 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.381    13.571    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/A0
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.276    13.847 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.847    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/OA
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.061    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.149 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           1.031    15.180    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.319    15.499 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25/O
                         net (fo=1, routed)           0.000    15.499    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.049 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_10/CO[3]
                         net (fo=2, routed)           0.893    16.942    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_2/O
                         net (fo=178, routed)         1.622    18.688    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[0]_1
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.812 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_comp/O
                         net (fo=344, routed)         1.371    20.183    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WE
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.493    20.396    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WCLK
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMA/CLK
                         clock pessimism              0.152    20.548    
                         clock uncertainty           -0.265    20.284    
    SLICE_X38Y39         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.751    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMA
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -20.183    
  -------------------------------------------------------------------
                         slack                                 -0.433    

Slack (VIOLATED) :        -0.433ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.927ns  (logic 4.804ns (28.378%)  route 12.124ns (71.622%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 20.396 - 17.500 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.715     3.256    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X69Y23         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.456     3.712 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/Q
                         net (fo=23, routed)          0.632     4.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[26]
    SLICE_X69Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.468 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.634    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.504     5.262    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X69Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.386 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
                         net (fo=42, routed)          0.756     6.142    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[23]_1[0]
    SLICE_X67Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.266 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11_rewire/O
                         net (fo=36, routed)          1.130     7.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRA1
    SLICE_X66Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.542 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.635     8.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/data_out1[0]
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.328     8.505 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
                         net (fo=2, routed)           0.586     9.091    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     9.215    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.747 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.747    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.089 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.376    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.689 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.321    11.010    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X69Y29         LUT3 (Prop_lut3_I0_O)        0.124    11.134 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4/O
                         net (fo=30, routed)          0.585    11.719    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.843 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.066    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.190 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.381    13.571    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/A0
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.276    13.847 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.847    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/OA
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.061    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.149 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           1.031    15.180    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.319    15.499 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25/O
                         net (fo=1, routed)           0.000    15.499    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.049 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_10/CO[3]
                         net (fo=2, routed)           0.893    16.942    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_2/O
                         net (fo=178, routed)         1.622    18.688    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[0]_1
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.812 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_comp/O
                         net (fo=344, routed)         1.371    20.183    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WE
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.493    20.396    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WCLK
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMB/CLK
                         clock pessimism              0.152    20.548    
                         clock uncertainty           -0.265    20.284    
    SLICE_X38Y39         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.751    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMB
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -20.183    
  -------------------------------------------------------------------
                         slack                                 -0.433    

Slack (VIOLATED) :        -0.433ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.927ns  (logic 4.804ns (28.378%)  route 12.124ns (71.622%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 20.396 - 17.500 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.715     3.256    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X69Y23         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.456     3.712 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/Q
                         net (fo=23, routed)          0.632     4.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[26]
    SLICE_X69Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.468 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.634    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.504     5.262    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X69Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.386 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
                         net (fo=42, routed)          0.756     6.142    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[23]_1[0]
    SLICE_X67Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.266 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11_rewire/O
                         net (fo=36, routed)          1.130     7.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRA1
    SLICE_X66Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.542 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.635     8.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/data_out1[0]
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.328     8.505 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
                         net (fo=2, routed)           0.586     9.091    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     9.215    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.747 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.747    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.089 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.376    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.689 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.321    11.010    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X69Y29         LUT3 (Prop_lut3_I0_O)        0.124    11.134 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4/O
                         net (fo=30, routed)          0.585    11.719    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.843 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.066    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.190 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.381    13.571    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/A0
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.276    13.847 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.847    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/OA
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.061    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.149 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           1.031    15.180    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.319    15.499 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25/O
                         net (fo=1, routed)           0.000    15.499    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.049 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_10/CO[3]
                         net (fo=2, routed)           0.893    16.942    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_2/O
                         net (fo=178, routed)         1.622    18.688    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[0]_1
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.812 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_comp/O
                         net (fo=344, routed)         1.371    20.183    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WE
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.493    20.396    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WCLK
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMC/CLK
                         clock pessimism              0.152    20.548    
                         clock uncertainty           -0.265    20.284    
    SLICE_X38Y39         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.751    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMC
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -20.183    
  -------------------------------------------------------------------
                         slack                                 -0.433    

Slack (VIOLATED) :        -0.433ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.927ns  (logic 4.804ns (28.378%)  route 12.124ns (71.622%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 20.396 - 17.500 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.715     3.256    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X69Y23         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.456     3.712 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/Q
                         net (fo=23, routed)          0.632     4.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[26]
    SLICE_X69Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.468 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.634    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.504     5.262    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X69Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.386 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
                         net (fo=42, routed)          0.756     6.142    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[23]_1[0]
    SLICE_X67Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.266 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11_rewire/O
                         net (fo=36, routed)          1.130     7.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRA1
    SLICE_X66Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.542 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.635     8.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/data_out1[0]
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.328     8.505 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
                         net (fo=2, routed)           0.586     9.091    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     9.215    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.747 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.747    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.089 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.376    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.689 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.321    11.010    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X69Y29         LUT3 (Prop_lut3_I0_O)        0.124    11.134 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4/O
                         net (fo=30, routed)          0.585    11.719    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.843 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.066    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.190 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.381    13.571    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/A0
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.276    13.847 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.847    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/OA
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.061    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.149 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           1.031    15.180    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.319    15.499 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25/O
                         net (fo=1, routed)           0.000    15.499    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.049 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_10/CO[3]
                         net (fo=2, routed)           0.893    16.942    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_2/O
                         net (fo=178, routed)         1.622    18.688    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/cpu_rd_data_reg[0]_1
    SLICE_X49Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.812 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_0_2_i_4_comp/O
                         net (fo=344, routed)         1.371    20.183    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WE
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.493    20.396    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/WCLK
    SLICE_X38Y39         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMD/CLK
                         clock pessimism              0.152    20.548    
                         clock uncertainty           -0.265    20.284    
    SLICE_X38Y39         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.751    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_108_110/RAMD
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -20.183    
  -------------------------------------------------------------------
                         slack                                 -0.433    

Slack (VIOLATED) :        -0.431ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_126_126/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.990ns  (logic 4.928ns (29.002%)  route 12.063ns (70.998%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 20.381 - 17.500 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.715     3.256    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X69Y23         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.456     3.712 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/Q
                         net (fo=23, routed)          0.632     4.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[26]
    SLICE_X69Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.468 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.634    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.504     5.262    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X69Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.386 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
                         net (fo=42, routed)          0.756     6.142    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[23]_1[0]
    SLICE_X67Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.266 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11_rewire/O
                         net (fo=36, routed)          1.130     7.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRA1
    SLICE_X66Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.542 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.635     8.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/data_out1[0]
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.328     8.505 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
                         net (fo=2, routed)           0.586     9.091    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     9.215    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.747 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.747    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.089 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.376    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.689 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.321    11.010    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X69Y29         LUT3 (Prop_lut3_I0_O)        0.124    11.134 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4/O
                         net (fo=30, routed)          0.585    11.719    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.843 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.066    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.190 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.381    13.571    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/A0
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.276    13.847 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.847    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/OA
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.061    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.149 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           1.031    15.180    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.319    15.499 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25/O
                         net (fo=1, routed)           0.000    15.499    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.049 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_10/CO[3]
                         net (fo=2, routed)           0.893    16.942    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_2/O
                         net (fo=178, routed)         1.823    18.889    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_9
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.013 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_126_126_i_2/O
                         net (fo=1, routed)           0.151    19.164    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_126_126_i_2_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.124    19.288 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_126_126_i_1/O
                         net (fo=16, routed)          0.958    20.246    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_126_126/D
    SLICE_X36Y57         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_126_126/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.478    20.381    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_126_126/WCLK
    SLICE_X36Y57         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_126_126/DP/CLK
                         clock pessimism              0.138    20.519    
                         clock uncertainty           -0.265    20.254    
    SLICE_X36Y57         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    19.816    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_126_126/DP
  -------------------------------------------------------------------
                         required time                         19.816    
                         arrival time                         -20.246    
  -------------------------------------------------------------------
                         slack                                 -0.431    

Slack (VIOLATED) :        -0.415ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_126_126/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.083ns  (logic 4.928ns (28.845%)  route 12.155ns (71.155%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=9 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 20.476 - 17.500 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.715     3.256    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X69Y23         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.456     3.712 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/Q
                         net (fo=23, routed)          0.632     4.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[26]
    SLICE_X69Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.468 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.634    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.504     5.262    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X69Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.386 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
                         net (fo=42, routed)          0.756     6.142    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[23]_1[0]
    SLICE_X67Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.266 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11_rewire/O
                         net (fo=36, routed)          1.130     7.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRA1
    SLICE_X66Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.542 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.635     8.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/data_out1[0]
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.328     8.505 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
                         net (fo=2, routed)           0.586     9.091    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     9.215    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.747 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.747    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.089 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.376    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.689 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.321    11.010    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X69Y29         LUT3 (Prop_lut3_I0_O)        0.124    11.134 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4/O
                         net (fo=30, routed)          0.585    11.719    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.843 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.066    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.190 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.381    13.571    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/A0
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.276    13.847 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.847    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/OA
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.061    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.149 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           1.031    15.180    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.319    15.499 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25/O
                         net (fo=1, routed)           0.000    15.499    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.049 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_10/CO[3]
                         net (fo=2, routed)           0.893    16.942    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_2/O
                         net (fo=178, routed)         1.823    18.889    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_9
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.013 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_126_126_i_2/O
                         net (fo=1, routed)           0.151    19.164    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_126_126_i_2_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I2_O)        0.124    19.288 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/block_rows_reg_r1_0_63_126_126_i_1/O
                         net (fo=16, routed)          1.051    20.339    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_126_126/D
    SLICE_X26Y43         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_126_126/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.572    20.475    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_126_126/WCLK
    SLICE_X26Y43         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_126_126/DP/CLK
                         clock pessimism              0.152    20.627    
                         clock uncertainty           -0.265    20.363    
    SLICE_X26Y43         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    19.925    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_64_127_126_126/DP
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                         -20.339    
  -------------------------------------------------------------------
                         slack                                 -0.415    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.985ns  (logic 4.928ns (29.012%)  route 12.057ns (70.988%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 20.476 - 17.500 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.715     3.256    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X69Y23         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.456     3.712 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/Q
                         net (fo=23, routed)          0.632     4.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[26]
    SLICE_X69Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.468 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.634    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.504     5.262    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X69Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.386 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
                         net (fo=42, routed)          0.756     6.142    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[23]_1[0]
    SLICE_X67Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.266 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11_rewire/O
                         net (fo=36, routed)          1.130     7.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRA1
    SLICE_X66Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.542 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.635     8.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/data_out1[0]
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.328     8.505 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
                         net (fo=2, routed)           0.586     9.091    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     9.215    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.747 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.747    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.089 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.376    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.689 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.321    11.010    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X69Y29         LUT3 (Prop_lut3_I0_O)        0.124    11.134 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4/O
                         net (fo=30, routed)          0.585    11.719    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.843 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.066    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.190 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.381    13.571    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/A0
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.276    13.847 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.847    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/OA
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.061    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.149 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           1.031    15.180    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.319    15.499 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25/O
                         net (fo=1, routed)           0.000    15.499    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.049 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_10/CO[3]
                         net (fo=2, routed)           0.893    16.942    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_2/O
                         net (fo=178, routed)         0.626    17.692    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_9
    SLICE_X55Y36         LUT4 (Prop_lut4_I1_O)        0.124    17.816 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___49_i_1_comp_2/O
                         net (fo=6, routed)           0.633    18.449    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[0]_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I4_O)        0.124    18.573 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1/O
                         net (fo=344, routed)         1.668    20.241    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/WE
    SLICE_X30Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.572    20.475    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/WCLK
    SLICE_X30Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMA/CLK
                         clock pessimism              0.152    20.627    
                         clock uncertainty           -0.265    20.363    
    SLICE_X30Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.830    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMA
  -------------------------------------------------------------------
                         required time                         19.830    
                         arrival time                         -20.241    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.985ns  (logic 4.928ns (29.012%)  route 12.057ns (70.988%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 20.476 - 17.500 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.715     3.256    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X69Y23         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.456     3.712 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/Q
                         net (fo=23, routed)          0.632     4.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[26]
    SLICE_X69Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.468 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.634    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.504     5.262    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X69Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.386 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
                         net (fo=42, routed)          0.756     6.142    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[23]_1[0]
    SLICE_X67Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.266 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11_rewire/O
                         net (fo=36, routed)          1.130     7.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRA1
    SLICE_X66Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.542 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.635     8.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/data_out1[0]
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.328     8.505 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
                         net (fo=2, routed)           0.586     9.091    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     9.215    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.747 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.747    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.089 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.376    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.689 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.321    11.010    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X69Y29         LUT3 (Prop_lut3_I0_O)        0.124    11.134 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4/O
                         net (fo=30, routed)          0.585    11.719    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.843 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.066    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.190 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.381    13.571    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/A0
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.276    13.847 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.847    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/OA
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.061    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.149 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           1.031    15.180    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.319    15.499 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25/O
                         net (fo=1, routed)           0.000    15.499    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.049 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_10/CO[3]
                         net (fo=2, routed)           0.893    16.942    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_2/O
                         net (fo=178, routed)         0.626    17.692    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_9
    SLICE_X55Y36         LUT4 (Prop_lut4_I1_O)        0.124    17.816 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___49_i_1_comp_2/O
                         net (fo=6, routed)           0.633    18.449    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[0]_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I4_O)        0.124    18.573 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1/O
                         net (fo=344, routed)         1.668    20.241    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/WE
    SLICE_X30Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.572    20.475    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/WCLK
    SLICE_X30Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMB/CLK
                         clock pessimism              0.152    20.627    
                         clock uncertainty           -0.265    20.363    
    SLICE_X30Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.830    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMB
  -------------------------------------------------------------------
                         required time                         19.830    
                         arrival time                         -20.241    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.985ns  (logic 4.928ns (29.012%)  route 12.057ns (70.988%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 20.476 - 17.500 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.715     3.256    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X69Y23         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.456     3.712 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/Q
                         net (fo=23, routed)          0.632     4.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[26]
    SLICE_X69Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.468 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.634    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.504     5.262    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X69Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.386 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
                         net (fo=42, routed)          0.756     6.142    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[23]_1[0]
    SLICE_X67Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.266 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11_rewire/O
                         net (fo=36, routed)          1.130     7.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRA1
    SLICE_X66Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.542 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.635     8.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/data_out1[0]
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.328     8.505 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
                         net (fo=2, routed)           0.586     9.091    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     9.215    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.747 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.747    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.089 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.376    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.689 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.321    11.010    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X69Y29         LUT3 (Prop_lut3_I0_O)        0.124    11.134 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4/O
                         net (fo=30, routed)          0.585    11.719    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.843 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.066    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.190 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.381    13.571    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/A0
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.276    13.847 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.847    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/OA
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.061    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.149 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           1.031    15.180    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.319    15.499 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25/O
                         net (fo=1, routed)           0.000    15.499    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.049 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_10/CO[3]
                         net (fo=2, routed)           0.893    16.942    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_2/O
                         net (fo=178, routed)         0.626    17.692    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_9
    SLICE_X55Y36         LUT4 (Prop_lut4_I1_O)        0.124    17.816 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___49_i_1_comp_2/O
                         net (fo=6, routed)           0.633    18.449    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[0]_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I4_O)        0.124    18.573 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1/O
                         net (fo=344, routed)         1.668    20.241    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/WE
    SLICE_X30Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.572    20.475    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/WCLK
    SLICE_X30Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMC/CLK
                         clock pessimism              0.152    20.627    
                         clock uncertainty           -0.265    20.363    
    SLICE_X30Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.830    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMC
  -------------------------------------------------------------------
                         required time                         19.830    
                         arrival time                         -20.241    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.985ns  (logic 4.928ns (29.012%)  route 12.057ns (70.988%))
  Logic Levels:           22  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 20.476 - 17.500 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.715     3.256    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X69Y23         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDCE (Prop_fdce_C_Q)         0.456     3.712 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[26]/Q
                         net (fo=23, routed)          0.632     4.344    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[31]_1[26]
    SLICE_X69Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.468 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2/O
                         net (fo=4, routed)           0.166     4.634    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/shift_funcD[1]_i_2_n_0
    SLICE_X69Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.758 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_19/O
                         net (fo=37, routed)          0.504     5.262    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/exception_out
    SLICE_X69Y23         LUT5 (Prop_lut5_I4_O)        0.124     5.386 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_12/O
                         net (fo=42, routed)          0.756     6.142    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[23]_1[0]
    SLICE_X67Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.266 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5_i_11_rewire/O
                         net (fo=36, routed)          1.130     7.396    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/ADDRA1
    SLICE_X66Y24         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.542 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/dual_port_mem._ram_proc2.dual_port_ram1_reg_0_31_0_5/RAMA/O
                         net (fo=1, routed)           0.635     8.177    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/data_out1[0]
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.328     8.505 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/a_busD[0]_i_2/O
                         net (fo=2, routed)           0.586     9.091    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/reg_source[0]
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.215 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     9.215    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.747 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.747    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_22_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.861 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.861    design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_16_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.089 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u4_reg_bank/pc_reg_reg[31]_i_13/CO[2]
                         net (fo=1, routed)           0.287    10.376    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4_0[0]
    SLICE_X67Y29         LUT6 (Prop_lut6_I3_O)        0.313    10.689 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[31]_i_8/O
                         net (fo=3, routed)           0.321    11.010    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/take_branch
    SLICE_X69Y29         LUT3 (Prop_lut3_I0_O)        0.124    11.134 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/pc_reg[24]_i_4/O
                         net (fo=30, routed)          0.585    11.719    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[29]_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.843 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22/O
                         net (fo=11, routed)          0.224    12.066    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_22_n_0
    SLICE_X68Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.190 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/tag_rows_reg_0_255_0_0_i_9/O
                         net (fo=176, routed)         1.381    13.571    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/A0
    SLICE_X58Y31         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.276    13.847 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.847    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/OA
    SLICE_X58Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.061 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F7.A/O
                         net (fo=1, routed)           0.000    14.061    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/O1
    SLICE_X58Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.149 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           1.031    15.180    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/tag_rows_reg_0_255_27_27_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.319    15.499 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25/O
                         net (fo=1, routed)           0.000    15.499    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_25_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.049 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/i___17_i_10/CO[3]
                         net (fo=2, routed)           0.893    16.942    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/CO[0]
    SLICE_X55Y36         LUT2 (Prop_lut2_I0_O)        0.124    17.066 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___20_i_2/O
                         net (fo=178, routed)         0.626    17.692    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___17_i_9
    SLICE_X55Y36         LUT4 (Prop_lut4_I1_O)        0.124    17.816 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/i___49_i_1_comp_2/O
                         net (fo=6, routed)           0.633    18.449    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/replace_write_enables_reg[0]_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I4_O)        0.124    18.573 r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_128_191_0_2_i_1/O
                         net (fo=344, routed)         1.668    20.241    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/WE
    SLICE_X30Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.572    20.475    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/WCLK
    SLICE_X30Y48         RAMD64E                                      r  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMD/CLK
                         clock pessimism              0.152    20.627    
                         clock uncertainty           -0.265    20.363    
    SLICE_X30Y48         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    19.830    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_128_191_45_47/RAMD
  -------------------------------------------------------------------
                         required time                         19.830    
                         arrival time                         -20.241    
  -------------------------------------------------------------------
                         slack                                 -0.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/next_opcode_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.330%)  route 0.112ns (37.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.577     0.969    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X69Y22         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/next_opcode_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y22         FDCE (Prop_fdce_C_Q)         0.141     1.110 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/next_opcode_reg_reg[27]/Q
                         net (fo=1, routed)           0.112     1.222    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/next_opcode_reg_reg_n_0_[27]
    SLICE_X69Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.267 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     1.267    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg[27]_i_1_n_0
    SLICE_X69Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.838     1.204    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_alias
    SLICE_X69Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]/C
                         clock pessimism             -0.030     1.174    
    SLICE_X69Y24         FDCE (Hold_fdce_C_D)         0.092     1.266    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1092]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1092]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.062%)  route 0.193ns (50.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.550     0.942    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X52Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.141     1.083 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1092]/Q
                         net (fo=1, routed)           0.193     1.276    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg_n_0_[1092]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.321 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1092]_i_2/O
                         net (fo=1, routed)           0.000     1.321    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1092]_i_2_n_0
    SLICE_X49Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1092]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.822     1.250    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X49Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1092]/C
                         clock pessimism             -0.041     1.209    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.092     1.301    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1092]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/next_opcode_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.276%)  route 0.145ns (43.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.574     0.966    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X70Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/next_opcode_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24         FDCE (Prop_fdce_C_Q)         0.141     1.107 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/next_opcode_reg_reg[28]/Q
                         net (fo=1, routed)           0.145     1.251    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/next_opcode_reg_reg_n_0_[28]
    SLICE_X68Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.296 r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.296    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg[28]_i_1_n_0
    SLICE_X68Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.838     1.204    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/FCLK_CLK0_repN_alias
    SLICE_X68Y24         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]/C
                         clock pessimism             -0.030     1.174    
    SLICE_X68Y24         FDCE (Hold_fdce_C_D)         0.091     1.265    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.919%)  route 0.114ns (41.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.641     1.033    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.197 r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.114     1.311    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/D[6]
    SLICE_X34Y99         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.826     1.254    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y99         FDRE                                         r  design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][10]/C
                         clock pessimism             -0.041     1.213    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.059     1.272    design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.572     0.964    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y65         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.105 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/Q
                         net (fo=1, routed)           0.108     1.212    design_2_i/bram_0/U0/bram_wrdata_a[2]
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.878     1.306    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
                         clock pessimism             -0.289     1.017    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.172    design_2_i/bram_0/U0/bram_buff_reg_0
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.572     0.964    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y65         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.105 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/Q
                         net (fo=1, routed)           0.108     1.212    design_2_i/bram_0/U0/bram_wrdata_a[4]
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.878     1.306    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
                         clock pessimism             -0.289     1.017    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.172    design_2_i/bram_0/U0/bram_buff_reg_0
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.572     0.964    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y65         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.105 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[6].bram_wrdata_int_reg[6]/Q
                         net (fo=1, routed)           0.108     1.212    design_2_i/bram_0/U0/bram_wrdata_a[6]
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.878     1.306    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
                         clock pessimism             -0.289     1.017    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.172    design_2_i/bram_0/U0/bram_buff_reg_0
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.907%)  route 0.131ns (48.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.569     0.961    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X56Y69         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.141     1.102 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/Q
                         net (fo=1, routed)           0.131     1.232    design_2_i/bram_0/U0/bram_wrdata_a[11]
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.878     1.306    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y13         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
                         clock pessimism             -0.270     1.036    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.191    design_2_i/bram_0/U0/bram_buff_reg_0
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.244%)  route 0.129ns (47.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.575     0.967    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X56Y61         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/Q
                         net (fo=1, routed)           0.129     1.236    design_2_i/bram_0/U0/bram_wrdata_a[26]
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.882     1.310    design_2_i/bram_0/U0/bram_clk_a
    RAMB36_X3Y12         RAMB36E1                                     r  design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
                         clock pessimism             -0.270     1.040    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.195    design_2_i/bram_0/U0/bram_buff_reg_1
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[strb][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[strb][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.898%)  route 0.231ns (62.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.553     0.945    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X48Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[strb][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     1.086 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[strb][1]/Q
                         net (fo=2, routed)           0.231     1.317    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_mesg[69]
    SLICE_X53Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[strb][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.818     1.246    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X53Y61         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[strb][1]/C
                         clock pessimism             -0.041     1.205    
    SLICE_X53Y61         FDRE (Hold_fdre_C_D)         0.070     1.275    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelf_reg[strb][1]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.750 }
Period(ns):         17.500
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         17.500      13.500     XADC_X0Y0       design_2_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X3Y13    design_2_i/bram_0/U0/bram_buff_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         17.500      14.556     RAMB36_X3Y12    design_2_i/bram_0/U0/bram_buff_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X3Y13    design_2_i/bram_0/U0/bram_buff_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.500      14.924     RAMB36_X3Y12    design_2_i/bram_0/U0/bram_buff_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y16  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     BUFG/I              n/a            2.155         17.500      15.345     BUFGCTRL_X0Y17  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/I
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X64Y62    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X63Y63    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         17.500      16.500     SLICE_X64Y63    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[12]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X46Y47    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_60_62/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X46Y47    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_60_62/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X46Y47    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_60_62/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X46Y47    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_60_62/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X46Y48    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_63_65/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X46Y48    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_63_65/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X46Y48    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_63_65/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X46Y48    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_63_65/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y28    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_81_83/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y28    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_81_83/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_84_86/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_84_86/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_84_86/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X50Y40    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_0_63_84_86/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X38Y51    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r1_192_255_42_44/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X36Y56    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X36Y56    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_0_63_18_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X34Y34    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_114_116/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X34Y34    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_114_116/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.750       7.500      SLICE_X34Y34    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/block_rows_reg_r2_192_255_114_116/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[38]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 0.580ns (5.579%)  route 9.816ns (94.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 20.375 - 17.500 ) 
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.630     3.171    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.627 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.544     8.171    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.295 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.272    13.567    design_2_i/cpu_0/U0/reset_in
    SLICE_X52Y19         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.471    20.374    design_2_i/cpu_0/U0/aclk
    SLICE_X52Y19         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[38]/C
                         clock pessimism              0.138    20.512    
                         clock uncertainty           -0.265    20.248    
    SLICE_X52Y19         FDCE (Recov_fdce_C_CLR)     -0.405    19.843    design_2_i/cpu_0/U0/counter_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -13.567    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[39]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 0.580ns (5.579%)  route 9.816ns (94.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 20.375 - 17.500 ) 
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.630     3.171    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.627 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.544     8.171    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.295 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.272    13.567    design_2_i/cpu_0/U0/reset_in
    SLICE_X52Y19         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.471    20.374    design_2_i/cpu_0/U0/aclk
    SLICE_X52Y19         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[39]/C
                         clock pessimism              0.138    20.512    
                         clock uncertainty           -0.265    20.248    
    SLICE_X52Y19         FDCE (Recov_fdce_C_CLR)     -0.405    19.843    design_2_i/cpu_0/U0/counter_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -13.567    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.277ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_hi_reg_reg[34]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.392ns  (logic 0.580ns (5.581%)  route 9.812ns (94.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 20.372 - 17.500 ) 
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.630     3.171    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.627 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.544     8.171    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.295 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.268    13.563    design_2_i/cpu_0/U0/reset_in
    SLICE_X52Y22         FDCE                                         f  design_2_i/cpu_0/U0/counter_hi_reg_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.468    20.371    design_2_i/cpu_0/U0/aclk
    SLICE_X52Y22         FDCE                                         r  design_2_i/cpu_0/U0/counter_hi_reg_reg[34]/C
                         clock pessimism              0.138    20.509    
                         clock uncertainty           -0.265    20.245    
    SLICE_X52Y22         FDCE (Recov_fdce_C_CLR)     -0.405    19.840    design_2_i/cpu_0/U0/counter_hi_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         19.840    
                         arrival time                         -13.563    
  -------------------------------------------------------------------
                         slack                                  6.277    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.388ns  (logic 0.580ns (5.584%)  route 9.808ns (94.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 20.372 - 17.500 ) 
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.630     3.171    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.627 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.544     8.171    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.295 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.263    13.559    design_2_i/cpu_0/U0/reset_in
    SLICE_X53Y22         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.468    20.371    design_2_i/cpu_0/U0/aclk
    SLICE_X53Y22         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[16]/C
                         clock pessimism              0.138    20.509    
                         clock uncertainty           -0.265    20.245    
    SLICE_X53Y22         FDCE (Recov_fdce_C_CLR)     -0.405    19.840    design_2_i/cpu_0/U0/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         19.840    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.388ns  (logic 0.580ns (5.584%)  route 9.808ns (94.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 20.372 - 17.500 ) 
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.630     3.171    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.627 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.544     8.171    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.295 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.263    13.559    design_2_i/cpu_0/U0/reset_in
    SLICE_X53Y22         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.468    20.371    design_2_i/cpu_0/U0/aclk
    SLICE_X53Y22         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[17]/C
                         clock pessimism              0.138    20.509    
                         clock uncertainty           -0.265    20.245    
    SLICE_X53Y22         FDCE (Recov_fdce_C_CLR)     -0.405    19.840    design_2_i/cpu_0/U0/counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         19.840    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.246ns  (logic 0.580ns (5.661%)  route 9.666ns (94.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 20.373 - 17.500 ) 
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.630     3.171    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.627 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.544     8.171    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.295 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.122    13.417    design_2_i/cpu_0/U0/reset_in
    SLICE_X52Y21         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.470    20.373    design_2_i/cpu_0/U0/aclk
    SLICE_X52Y21         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[3]/C
                         clock pessimism              0.138    20.511    
                         clock uncertainty           -0.265    20.247    
    SLICE_X52Y21         FDCE (Recov_fdce_C_CLR)     -0.405    19.842    design_2_i/cpu_0/U0/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.842    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.246ns  (logic 0.580ns (5.661%)  route 9.666ns (94.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 20.373 - 17.500 ) 
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.630     3.171    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.627 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.544     8.171    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.295 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.122    13.417    design_2_i/cpu_0/U0/reset_in
    SLICE_X52Y21         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.470    20.373    design_2_i/cpu_0/U0/aclk
    SLICE_X52Y21         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[4]/C
                         clock pessimism              0.138    20.511    
                         clock uncertainty           -0.265    20.247    
    SLICE_X52Y21         FDCE (Recov_fdce_C_CLR)     -0.405    19.842    design_2_i/cpu_0/U0/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         19.842    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.246ns  (logic 0.580ns (5.661%)  route 9.666ns (94.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 20.373 - 17.500 ) 
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.630     3.171    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.627 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.544     8.171    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.295 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.122    13.417    design_2_i/cpu_0/U0/reset_in
    SLICE_X52Y21         FDCE                                         f  design_2_i/cpu_0/U0/counter_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.470    20.373    design_2_i/cpu_0/U0/aclk
    SLICE_X52Y21         FDCE                                         r  design_2_i/cpu_0/U0/counter_reg_reg[5]/C
                         clock pessimism              0.138    20.511    
                         clock uncertainty           -0.265    20.247    
    SLICE_X52Y21         FDCE (Recov_fdce_C_CLR)     -0.405    19.842    design_2_i/cpu_0/U0/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         19.842    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_hi_reg_reg[33]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.242ns  (logic 0.580ns (5.663%)  route 9.662ns (94.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 20.373 - 17.500 ) 
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.630     3.171    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.627 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.544     8.171    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.295 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.118    13.413    design_2_i/cpu_0/U0/reset_in
    SLICE_X53Y21         FDCE                                         f  design_2_i/cpu_0/U0/counter_hi_reg_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.470    20.373    design_2_i/cpu_0/U0/aclk
    SLICE_X53Y21         FDCE                                         r  design_2_i/cpu_0/U0/counter_hi_reg_reg[33]/C
                         clock pessimism              0.138    20.511    
                         clock uncertainty           -0.265    20.247    
    SLICE_X53Y21         FDCE (Recov_fdce_C_CLR)     -0.405    19.842    design_2_i/cpu_0/U0/counter_hi_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         19.842    
                         arrival time                         -13.413    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/counter_hi_reg_reg[35]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.500ns  (clk_fpga_0 rise@17.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.242ns  (logic 0.580ns (5.663%)  route 9.662ns (94.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 20.373 - 17.500 ) 
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.525ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.146     1.440    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.541 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.630     3.171    design_2_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y82         FDRE                                         r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.456     3.627 r  design_2_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=133, routed)         4.544     8.171    design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/aresetn
    SLICE_X81Y55         LUT1 (Prop_lut1_I0_O)        0.124     8.295 f  design_2_i/cpu_0/U0/gen_cache.cache_cntrl_inst/valid_rows[0][3]_i_1/O
                         net (fo=1083, routed)        5.118    13.413    design_2_i/cpu_0/U0/reset_in
    SLICE_X53Y21         FDCE                                         f  design_2_i/cpu_0/U0/counter_hi_reg_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.500    17.500 r  
    PS7_X0Y0             PS7                          0.000    17.500 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.588    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.679 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.133    18.812    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.903 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        1.470    20.373    design_2_i/cpu_0/U0/aclk
    SLICE_X53Y21         FDCE                                         r  design_2_i/cpu_0/U0/counter_hi_reg_reg[35]/C
                         clock pessimism              0.138    20.511    
                         clock uncertainty           -0.265    20.247    
    SLICE_X53Y21         FDCE (Recov_fdce_C_CLR)     -0.405    19.842    design_2_i/cpu_0/U0/counter_hi_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         19.842    
                         arrival time                         -13.413    
  -------------------------------------------------------------------
                         slack                                  6.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.190ns (23.801%)  route 0.608ns (76.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.584     0.976    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.117 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.286    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.335 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=477, routed)         0.439     1.774    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X85Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.859     1.287    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X85Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]/C
                         clock pessimism             -0.036     1.251    
    SLICE_X85Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.092    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.190ns (23.801%)  route 0.608ns (76.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.584     0.976    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.117 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.286    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.335 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=477, routed)         0.439     1.774    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X85Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.859     1.287    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X85Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[25]/C
                         clock pessimism             -0.036     1.251    
    SLICE_X85Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.092    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.190ns (23.801%)  route 0.608ns (76.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.584     0.976    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.117 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.286    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.335 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=477, routed)         0.439     1.774    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X85Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.859     1.287    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X85Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[2]/C
                         clock pessimism             -0.036     1.251    
    SLICE_X85Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.092    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.190ns (23.801%)  route 0.608ns (76.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.584     0.976    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.117 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.286    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.335 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=477, routed)         0.439     1.774    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X85Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.859     1.287    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X85Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[9]/C
                         clock pessimism             -0.036     1.251    
    SLICE_X85Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.092    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.190ns (23.672%)  route 0.613ns (76.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.584     0.976    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.117 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.286    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.335 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=477, routed)         0.443     1.778    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X84Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.859     1.287    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X84Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[12]/C
                         clock pessimism             -0.036     1.251    
    SLICE_X84Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.092    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.190ns (23.672%)  route 0.613ns (76.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.584     0.976    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.117 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.286    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.335 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=477, routed)         0.443     1.778    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X84Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.859     1.287    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X84Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[13]/C
                         clock pessimism             -0.036     1.251    
    SLICE_X84Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.092    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.190ns (23.672%)  route 0.613ns (76.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.584     0.976    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.117 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.286    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.335 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=477, routed)         0.443     1.778    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X84Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.859     1.287    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X84Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[18]/C
                         clock pessimism             -0.036     1.251    
    SLICE_X84Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.092    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.190ns (23.371%)  route 0.623ns (76.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.584     0.976    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.117 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.286    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.335 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=477, routed)         0.453     1.789    design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_reg_reg[2]_0
    SLICE_X71Y45         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.854     1.282    design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/aclk
    SLICE_X71Y45         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_reg_reg[4]/C
                         clock pessimism             -0.036     1.246    
    SLICE_X71Y45         FDCE (Remov_fdce_C_CLR)     -0.159     1.087    design_2_i/cpu_0/U0/mlite_cpu_inst/u1_pc_next/pc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.190ns (22.230%)  route 0.665ns (77.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.584     0.976    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.117 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.286    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.335 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=477, routed)         0.495     1.830    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X89Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.859     1.287    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X89Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]/C
                         clock pessimism             -0.036     1.251    
    SLICE_X89Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.092    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Destination:            design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.750ns period=17.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.190ns (22.230%)  route 0.665ns (77.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.030     0.366    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.584     0.976    design_2_i/cpu_0/U0/mlite_cpu_inst/aclk
    SLICE_X80Y50         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y50         FDCE (Prop_fdce_C_Q)         0.141     1.117 r  design_2_i/cpu_0/U0/mlite_cpu_inst/reset_reg_reg[3]/Q
                         net (fo=3, routed)           0.170     1.286    design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/negate_reg_LO_reg_18[3]
    SLICE_X80Y50         LUT5 (Prop_lut5_I0_O)        0.049     1.335 f  design_2_i/cpu_0/U0/mlite_cpu_inst/u8_mult/pc_reg[31]_i_2/O
                         net (fo=477, routed)         0.495     1.830    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/opcode_reg_reg[0]_0
    SLICE_X89Y47         FDCE                                         f  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=7, routed)           0.033     0.399    design_2_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6624, routed)        0.859     1.287    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/aclk
    SLICE_X89Y47         FDCE                                         r  design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[19]/C
                         clock pessimism             -0.036     1.251    
    SLICE_X89Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.092    design_2_i/cpu_0/U0/mlite_cpu_inst/u2_mem_ctrl/address_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.738    





