# Ring_VCO <br/>

# Table Of Content <br/>
* [Abstract](https://github.com/Mahima-Goyen/Ring_VCO/edit/main/README.md#abstract-)<br/>
* [Detailed Explanation with reference Block diagram](https://github.com/Mahima-Goyen/Ring_VCO/edit/main/README.md#detailed-explanation-with-reference-block-diagram)<br/>
* [Tool used](https://github.com/Mahima-Goyen/Ring_VCO/edit/main/README.md#tool-used)<br/>
* [Inverter](https://github.com/Mahima-Goyen/Ring_VCO/edit/main/README.md#inverter)<br/>
* [AND](https://github.com/Mahima-Goyen/Ring_VCO/edit/main/README.md.md#and-)<br/>
* [XOR implementation using Transmission logic](https://github.com/Mahima-Goyen/Ring_VCO/edit/main/README.md#xor-implementation-using-transmission-logic-)<br/>
* [Netlist](https://github.com/Mahima-Goyen/Ring_VCO/edit/main/README.md#netlist)<br/>
* [Author](https://github.com/Mahima-Goyen/Ring_VCO/edit/main/README.md#author)<br/>
* [Acknowledgements](https://github.com/Mahima-Goyen/Ring_VCO/edit/main/README.md#acknowledgements-)<br/>
* [Reference](https://github.com/Mahima-Goyen/Ring_VCO/edit/main/README.md#reference-)<br/>
# Abstract <br/>


Reference Circuit Diagram:
![image](https://user-images.githubusercontent.com/100615611/156039714-a9fbcf1c-9ff4-40f3-b960-41adcdeaa7e4.png)
![image](https://user-images.githubusercontent.com/100615611/156039758-b97fe2d3-df31-4414-80a2-adbbf0a73d95.png)

Schematic:
1. BIAS GENERATOR
![image](https://user-images.githubusercontent.com/100615611/156038092-6860b2ff-21f1-4249-98bd-b2f4a02284a0.png)
![image](https://user-images.githubusercontent.com/100615611/156039313-e4307be1-119e-4c82-a803-251dd4bcec24.png)

2. BUFFER
![image](https://user-images.githubusercontent.com/100615611/156038179-7b9d7eec-75fd-4b44-9309-eaf4d8c5738e.png)
![image](https://user-images.githubusercontent.com/100615611/156039223-11dfd259-751b-4050-917e-2ed1c9c075b1.png)

3. DELAY CELL
![image](https://user-images.githubusercontent.com/100615611/156038295-6f0fdbb5-7f11-469c-9573-0c8d27874c1b.png)
![image](https://user-images.githubusercontent.com/100615611/156039128-a4f74664-d315-4f92-97d1-2c5558417675.png)


4. TEST BENCH
![image](https://user-images.githubusercontent.com/100615611/156037769-a591f095-72a9-468d-867a-aee673031abe.png)
 
 Expected Results:
 ![image](https://user-images.githubusercontent.com/100615611/156039589-03cb4df2-13ad-4a0a-a967-7adb32fa27a3.png)

 
 Results:
![image](https://user-images.githubusercontent.com/100615611/156037458-8d2a0176-1520-4656-9c09-4add9b52e469.png)
![image](https://user-images.githubusercontent.com/100615611/156037683-b11efbf3-a1bb-4d5c-a22a-fea69efabdd8.png)
# Netlist<br/>
You can view the circuit netlists [here](https://github.com/Mahima-Goyen/Ring_VCO/blob/main/Netlist)<br/>
# Author<br/>
Mahima Goyen<br/>
# Acknowledgements <br/>
[Kunal Ghosh, Co-founder, VSD Corp. Pvt. Ltd.](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/)<br/>
[Cloud Based Analog IC Design Hackathon](https://www.iith.ac.in/events/2022/02/15/Cloud-Based-Analog-IC-Design-Hackathon/)<br/>
[Synopsys India](https://www.synopsys.com/)<br/>
# Reference <br/>
https://ieeexplore.ieee.org/document/8268826 <br/>
