/***************************************
* Auto generated by BFGen, do not edit *
***************************************/

/*
   bfgen -o cdefs -I defs/cc26xx/aon_wuc.bf cdefs_use_reg_comment=0            \
     cdefs_use_field_comment=0 cdefs_use_field_get=2 cdefs_use_field_set=2     \
     cdefs_use_field_shift=1 cdefs_use_field_shifted_mask=1                    \
     cdefs_use_field_shifter=0 cdefs_use_reg_comment=0                         \
     cdefs_use_value_comment=0 doc_field_doc_column=0                          \
     doc_field_longname_column=0 doc_lsb_on_left=0 doc_reg_address_column=0    \
     doc_reg_direction_column=0 doc_reg_doc_column=0 doc_reg_longname_column=0 \
     doc_split_width=0
*/

#ifndef _CC26XX_AON_WUC_BFGEN_DEFS_
#define _CC26XX_AON_WUC_BFGEN_DEFS_

#define CC26XX_AON_WUC_MCUCLK_ADDR                   0x00000000
  #define CC26XX_AON_WUC_MCUCLK_PWR_DWN_SRC        0x00000003
  #define CC26XX_AON_WUC_MCUCLK_PWR_DWN_SRC_SHIFT  0
  #define CC26XX_AON_WUC_MCUCLK_PWR_DWN_SRC_SET(x, v) do { (x) = (((x) & ~0x3) | ((CC26XX_AON_WUC_MCUCLK_PWR_DWN_SRC_##v) << 0)); } while(0)
  #define CC26XX_AON_WUC_MCUCLK_PWR_DWN_SRC_GET(x) (((x) >> 0) & 0x3)
    #define CC26XX_AON_WUC_MCUCLK_PWR_DWN_SRC_NONE   0x00000000
    #define CC26XX_AON_WUC_MCUCLK_PWR_DWN_SRC_SCLK_LF 0x00000001
    #define CC26XX_AON_WUC_MCUCLK_PWR_DWN_SRC_SCLK_MF 0x00000002
  #define CC26XX_AON_WUC_MCUCLK_RCOSC_HF_CAL_DONE  0x00000004
  #define CC26XX_AON_WUC_MCUCLK_RCOSC_HF_CAL_DONE_SHIFT 2

#define CC26XX_AON_WUC_AUXCLK_ADDR                   0x00000004
  #define CC26XX_AON_WUC_AUXCLK_SRC                0x00000007
  #define CC26XX_AON_WUC_AUXCLK_SRC_SHIFT          0
  #define CC26XX_AON_WUC_AUXCLK_SRC_SET(x, v)      do { (x) = (((x) & ~0x7) | ((CC26XX_AON_WUC_AUXCLK_SRC_##v) << 0)); } while(0)
  #define CC26XX_AON_WUC_AUXCLK_SRC_GET(x)         (((x) >> 0) & 0x7)
    #define CC26XX_AON_WUC_AUXCLK_SRC_SCLK_HF        0x00000001
    #define CC26XX_AON_WUC_AUXCLK_SRC_SCLK_MF        0x00000002
    #define CC26XX_AON_WUC_AUXCLK_SRC_SCLK_LF        0x00000004
  #define CC26XX_AON_WUC_AUXCLK_SCLK_HF_DIV        0x00000700
  #define CC26XX_AON_WUC_AUXCLK_SCLK_HF_DIV_SHIFT  8
  #define CC26XX_AON_WUC_AUXCLK_SCLK_HF_DIV_SET(x, v) do { (x) = (((x) & ~0x700) | ((CC26XX_AON_WUC_AUXCLK_SCLK_HF_DIV_##v) << 8)); } while(0)
  #define CC26XX_AON_WUC_AUXCLK_SCLK_HF_DIV_GET(x) (((x) >> 8) & 0x7)
    #define CC26XX_AON_WUC_AUXCLK_SCLK_HF_DIV_DIV2   0x00000000
    #define CC26XX_AON_WUC_AUXCLK_SCLK_HF_DIV_DIV4   0x00000001
    #define CC26XX_AON_WUC_AUXCLK_SCLK_HF_DIV_DIV8   0x00000002
    #define CC26XX_AON_WUC_AUXCLK_SCLK_HF_DIV_DIV16  0x00000003
    #define CC26XX_AON_WUC_AUXCLK_SCLK_HF_DIV_DIV32  0x00000004
    #define CC26XX_AON_WUC_AUXCLK_SCLK_HF_DIV_DIV64  0x00000005
    #define CC26XX_AON_WUC_AUXCLK_SCLK_HF_DIV_DIV128 0x00000006
    #define CC26XX_AON_WUC_AUXCLK_SCLK_HF_DIV_DIV256 0x00000007
  #define CC26XX_AON_WUC_AUXCLK_PWR_DWN_SRC        0x00001800
  #define CC26XX_AON_WUC_AUXCLK_PWR_DWN_SRC_SHIFT  11
  #define CC26XX_AON_WUC_AUXCLK_PWR_DWN_SRC_SET(x, v) do { (x) = (((x) & ~0x1800) | ((CC26XX_AON_WUC_AUXCLK_PWR_DWN_SRC_##v) << 11)); } while(0)
  #define CC26XX_AON_WUC_AUXCLK_PWR_DWN_SRC_GET(x) (((x) >> 11) & 0x3)
    #define CC26XX_AON_WUC_AUXCLK_PWR_DWN_SRC_NONE   0x00000000
    #define CC26XX_AON_WUC_AUXCLK_PWR_DWN_SRC_SCLK_LF 0x00000001
    #define CC26XX_AON_WUC_AUXCLK_PWR_DWN_SRC_SCLK_MF 0x00000002

#define CC26XX_AON_WUC_MCUCFG_ADDR                   0x00000008
  #define CC26XX_AON_WUC_MCUCFG_SRAM_RET_EN        0x0000000f
  #define CC26XX_AON_WUC_MCUCFG_SRAM_RET_EN_SHIFT  0
  #define CC26XX_AON_WUC_MCUCFG_SRAM_RET_EN_SET(x, v) do { (x) = (((x) & ~0xf) | ((CC26XX_AON_WUC_MCUCFG_SRAM_RET_EN_##v) << 0)); } while(0)
  #define CC26XX_AON_WUC_MCUCFG_SRAM_RET_EN_GET(x) (((x) >> 0) & 0xf)
    #define CC26XX_AON_WUC_MCUCFG_SRAM_RET_EN_RET_NONE 0x00000000
    #define CC26XX_AON_WUC_MCUCFG_SRAM_RET_EN_RET_FULL 0x00000000
    #define CC26XX_AON_WUC_MCUCFG_SRAM_RET_EN_RET_LEVEL1 0x00000001
    #define CC26XX_AON_WUC_MCUCFG_SRAM_RET_EN_RET_LEVEL2 0x00000003
    #define CC26XX_AON_WUC_MCUCFG_SRAM_RET_EN_RET_LEVEL3 0x00000007
  #define CC26XX_AON_WUC_MCUCFG_FIXED_WU_EN        0x00010000
  #define CC26XX_AON_WUC_MCUCFG_FIXED_WU_EN_SHIFT  16
  #define CC26XX_AON_WUC_MCUCFG_VIRT_OFF           0x00020000
  #define CC26XX_AON_WUC_MCUCFG_VIRT_OFF_SHIFT     17

#define CC26XX_AON_WUC_AUXCFG_ADDR                   0x0000000c
  #define CC26XX_AON_WUC_AUXCFG_RAM_RET_EN         0x00000001
  #define CC26XX_AON_WUC_AUXCFG_RAM_RET_EN_SHIFT   0
  #define CC26XX_AON_WUC_AUXCFG_FIXED_WU_EN        0x00010000
  #define CC26XX_AON_WUC_AUXCFG_FIXED_WU_EN_SHIFT  16
  #define CC26XX_AON_WUC_AUXCFG_VIRT_OFF           0x00020000
  #define CC26XX_AON_WUC_AUXCFG_VIRT_OFF_SHIFT     17

#define CC26XX_AON_WUC_AUXCTL_ADDR                   0x00000010
  #define CC26XX_AON_WUC_AUXCTL_AUX_FORCE_ON       0x00000001
  #define CC26XX_AON_WUC_AUXCTL_AUX_FORCE_ON_SHIFT 0
  #define CC26XX_AON_WUC_AUXCTL_SWEV               0x00000002
  #define CC26XX_AON_WUC_AUXCTL_SWEV_SHIFT         1
  #define CC26XX_AON_WUC_AUXCTL_SCE_RUN_EN         0x00000004
  #define CC26XX_AON_WUC_AUXCTL_SCE_RUN_EN_SHIFT   2
  #define CC26XX_AON_WUC_AUXCTL_RESET_REQ          0x80000000
  #define CC26XX_AON_WUC_AUXCTL_RESET_REQ_SHIFT    31

#define CC26XX_AON_WUC_PWRSTAT_ADDR                  0x00000014
  #define CC26XX_AON_WUC_PWRSTAT_PWR_DWN           0x00000001
  #define CC26XX_AON_WUC_PWRSTAT_PWR_DWN_SHIFT     0
  #define CC26XX_AON_WUC_PWRSTAT_AUX_RESET_DONE    0x00000002
  #define CC26XX_AON_WUC_PWRSTAT_AUX_RESET_DONE_SHIFT 1
  #define CC26XX_AON_WUC_PWRSTAT_AUX_BUS_CONNECTED 0x00000004
  #define CC26XX_AON_WUC_PWRSTAT_AUX_BUS_CONNECTED_SHIFT 2
  #define CC26XX_AON_WUC_PWRSTAT_AUX_BUS_RESET_DONE 0x00000008
  #define CC26XX_AON_WUC_PWRSTAT_AUX_BUS_RESET_DONE_SHIFT 3
  #define CC26XX_AON_WUC_PWRSTAT_MCU_PD_ON         0x00000010
  #define CC26XX_AON_WUC_PWRSTAT_MCU_PD_ON_SHIFT   4
  #define CC26XX_AON_WUC_PWRSTAT_AUX_PD_ON         0x00000020
  #define CC26XX_AON_WUC_PWRSTAT_AUX_PD_ON_SHIFT   5
  #define CC26XX_AON_WUC_PWRSTAT_JTAG_PD_ON        0x00000040
  #define CC26XX_AON_WUC_PWRSTAT_JTAG_PD_ON_SHIFT  6
  #define CC26XX_AON_WUC_PWRSTAT_MCU_PWR_DWN       0x00000100
  #define CC26XX_AON_WUC_PWRSTAT_MCU_PWR_DWN_SHIFT 8
  #define CC26XX_AON_WUC_PWRSTAT_AUX_PWR_DWN       0x00000200
  #define CC26XX_AON_WUC_PWRSTAT_AUX_PWR_DWN_SHIFT 9
  #define CC26XX_AON_WUC_PWRSTAT_BGAP_ON           0x00001000
  #define CC26XX_AON_WUC_PWRSTAT_BGAP_ON_SHIFT     12
  #define CC26XX_AON_WUC_PWRSTAT_GBIAS_ON          0x00002000
  #define CC26XX_AON_WUC_PWRSTAT_GBIAS_ON_SHIFT    13
  #define CC26XX_AON_WUC_PWRSTAT_GBIAS_ON99        0x00004000
  #define CC26XX_AON_WUC_PWRSTAT_GBIAS_ON99_SHIFT  14
  #define CC26XX_AON_WUC_PWRSTAT_MCU_BGAP          0x00010000
  #define CC26XX_AON_WUC_PWRSTAT_MCU_BGAP_SHIFT    16
  #define CC26XX_AON_WUC_PWRSTAT_AUX_BGAP          0x00020000
  #define CC26XX_AON_WUC_PWRSTAT_AUX_BGAP_SHIFT    17
  #define CC26XX_AON_WUC_PWRSTAT_OSC_BGAP          0x00040000
  #define CC26XX_AON_WUC_PWRSTAT_OSC_BGAP_SHIFT    18
  #define CC26XX_AON_WUC_PWRSTAT_MCU_GBIAS         0x00100000
  #define CC26XX_AON_WUC_PWRSTAT_MCU_GBIAS_SHIFT   20
  #define CC26XX_AON_WUC_PWRSTAT_AUX_GBIAS         0x00200000
  #define CC26XX_AON_WUC_PWRSTAT_AUX_GBIAS_SHIFT   21
  #define CC26XX_AON_WUC_PWRSTAT_OSC_GBIAS         0x00400000
  #define CC26XX_AON_WUC_PWRSTAT_OSC_GBIAS_SHIFT   22
  #define CC26XX_AON_WUC_PWRSTAT_VDD_OK            0x00800000
  #define CC26XX_AON_WUC_PWRSTAT_VDD_OK_SHIFT      23
  #define CC26XX_AON_WUC_PWRSTAT_VDDR_OK           0x01000000
  #define CC26XX_AON_WUC_PWRSTAT_VDDR_OK_SHIFT     24
  #define CC26XX_AON_WUC_PWRSTAT_VDDS_OK           0x02000000
  #define CC26XX_AON_WUC_PWRSTAT_VDDS_OK_SHIFT     25
  #define CC26XX_AON_WUC_PWRSTAT_SW                0xc0000000
  #define CC26XX_AON_WUC_PWRSTAT_SW_SHIFT          30
  #define CC26XX_AON_WUC_PWRSTAT_SW_SET(x, v)      do { (x) = (((x) & ~0xc0000000) | ((v) << 30)); } while(0)
  #define CC26XX_AON_WUC_PWRSTAT_SW_GET(x)         (((x) >> 30) & 0x3)

#define CC26XX_AON_WUC_SHUTDOWN_ADDR                 0x00000018
  #define CC26XX_AON_WUC_SHUTDOWN_EN               0x00000001
  #define CC26XX_AON_WUC_SHUTDOWN_EN_SHIFT         0
  #define CC26XX_AON_WUC_SHUTDOWN_JTAG_OVR         0x00000002
  #define CC26XX_AON_WUC_SHUTDOWN_JTAG_OVR_SHIFT   1

#define CC26XX_AON_WUC_CTL0_ADDR                     0x00000020
  #define CC26XX_AON_WUC_CTL0_FIXED_WU_PER         0x000000f0
  #define CC26XX_AON_WUC_CTL0_FIXED_WU_PER_SHIFT   4
  #define CC26XX_AON_WUC_CTL0_FIXED_WU_PER_SET(x, v) do { (x) = (((x) & ~0xf0) | ((v) << 4)); } while(0)
  #define CC26XX_AON_WUC_CTL0_FIXED_WU_PER_GET(x)  (((x) >> 4) & 0xf)
  #define CC26XX_AON_WUC_CTL0_PWR_DWN_DIS          0x00000100
  #define CC26XX_AON_WUC_CTL0_PWR_DWN_DIS_SHIFT    8

#define CC26XX_AON_WUC_CTL1_ADDR                     0x00000024
  #define CC26XX_AON_WUC_CTL1_MCU_WARM_RESET       0x00000001
  #define CC26XX_AON_WUC_CTL1_MCU_WARM_RESET_SHIFT 0
  #define CC26XX_AON_WUC_CTL1_MCU_RESET_SRC        0x00000002
  #define CC26XX_AON_WUC_CTL1_MCU_RESET_SRC_SHIFT  1
  #define CC26XX_AON_WUC_CTL1_CHIP_ERASE           0x00000100
  #define CC26XX_AON_WUC_CTL1_CHIP_ERASE_SHIFT     8
  #define CC26XX_AON_WUC_CTL1_TAP_SECURITY_CTL     0x00ff0000
  #define CC26XX_AON_WUC_CTL1_TAP_SECURITY_CTL_SHIFT 16
  #define CC26XX_AON_WUC_CTL1_TAP_SECURITY_CTL_SET(x, v) do { (x) = (((x) & ~0xff0000) | ((v) << 16)); } while(0)
  #define CC26XX_AON_WUC_CTL1_TAP_SECURITY_CTL_GET(x) (((x) >> 16) & 0xff)

#define CC26XX_AON_WUC_RECHARGECFG_ADDR              0x00000030
  #define CC26XX_AON_WUC_RECHARGECFG_PER_E         0x00000007
  #define CC26XX_AON_WUC_RECHARGECFG_PER_E_SHIFT   0
  #define CC26XX_AON_WUC_RECHARGECFG_PER_E_SET(x, v) do { (x) = (((x) & ~0x7) | ((v) << 0)); } while(0)
  #define CC26XX_AON_WUC_RECHARGECFG_PER_E_GET(x)  (((x) >> 0) & 0x7)
  #define CC26XX_AON_WUC_RECHARGECFG_PER_M         0x000000f8
  #define CC26XX_AON_WUC_RECHARGECFG_PER_M_SHIFT   3
  #define CC26XX_AON_WUC_RECHARGECFG_PER_M_SET(x, v) do { (x) = (((x) & ~0xf8) | ((v) << 3)); } while(0)
  #define CC26XX_AON_WUC_RECHARGECFG_PER_M_GET(x)  (((x) >> 3) & 0x1f)
  #define CC26XX_AON_WUC_RECHARGECFG_MAX_PER_E     0x00000700
  #define CC26XX_AON_WUC_RECHARGECFG_MAX_PER_E_SHIFT 8
  #define CC26XX_AON_WUC_RECHARGECFG_MAX_PER_E_SET(x, v) do { (x) = (((x) & ~0x700) | ((v) << 8)); } while(0)
  #define CC26XX_AON_WUC_RECHARGECFG_MAX_PER_E_GET(x) (((x) >> 8) & 0x7)
  #define CC26XX_AON_WUC_RECHARGECFG_MAX_PER_M     0x0000f800
  #define CC26XX_AON_WUC_RECHARGECFG_MAX_PER_M_SHIFT 11
  #define CC26XX_AON_WUC_RECHARGECFG_MAX_PER_M_SET(x, v) do { (x) = (((x) & ~0xf800) | ((v) << 11)); } while(0)
  #define CC26XX_AON_WUC_RECHARGECFG_MAX_PER_M_GET(x) (((x) >> 11) & 0x1f)
  #define CC26XX_AON_WUC_RECHARGECFG_C1            0x000f0000
  #define CC26XX_AON_WUC_RECHARGECFG_C1_SHIFT      16
  #define CC26XX_AON_WUC_RECHARGECFG_C1_SET(x, v)  do { (x) = (((x) & ~0xf0000) | ((v) << 16)); } while(0)
  #define CC26XX_AON_WUC_RECHARGECFG_C1_GET(x)     (((x) >> 16) & 0xf)
  #define CC26XX_AON_WUC_RECHARGECFG_C2            0x00f00000
  #define CC26XX_AON_WUC_RECHARGECFG_C2_SHIFT      20
  #define CC26XX_AON_WUC_RECHARGECFG_C2_SET(x, v)  do { (x) = (((x) & ~0xf00000) | ((v) << 20)); } while(0)
  #define CC26XX_AON_WUC_RECHARGECFG_C2_GET(x)     (((x) >> 20) & 0xf)
  #define CC26XX_AON_WUC_RECHARGECFG_ADAPTIVE_EN   0x80000000
  #define CC26XX_AON_WUC_RECHARGECFG_ADAPTIVE_EN_SHIFT 31

#define CC26XX_AON_WUC_RECHARGESTAT_ADDR             0x00000034
  #define CC26XX_AON_WUC_RECHARGESTAT_MAX_USED_PER 0x0000ffff
  #define CC26XX_AON_WUC_RECHARGESTAT_MAX_USED_PER_SHIFT 0
  #define CC26XX_AON_WUC_RECHARGESTAT_MAX_USED_PER_SET(x, v) do { (x) = (((x) & ~0xffff) | ((v) << 0)); } while(0)
  #define CC26XX_AON_WUC_RECHARGESTAT_MAX_USED_PER_GET(x) (((x) >> 0) & 0xffff)
  #define CC26XX_AON_WUC_RECHARGESTAT_VDDR_SMPLS   0x000f0000
  #define CC26XX_AON_WUC_RECHARGESTAT_VDDR_SMPLS_SHIFT 16
  #define CC26XX_AON_WUC_RECHARGESTAT_VDDR_SMPLS_SET(x, v) do { (x) = (((x) & ~0xf0000) | ((v) << 16)); } while(0)
  #define CC26XX_AON_WUC_RECHARGESTAT_VDDR_SMPLS_GET(x) (((x) >> 16) & 0xf)

#define CC26XX_AON_WUC_OSCCFG_ADDR                   0x00000038
  #define CC26XX_AON_WUC_OSCCFG_PER_E              0x00000007
  #define CC26XX_AON_WUC_OSCCFG_PER_E_SHIFT        0
  #define CC26XX_AON_WUC_OSCCFG_PER_E_SET(x, v)    do { (x) = (((x) & ~0x7) | ((v) << 0)); } while(0)
  #define CC26XX_AON_WUC_OSCCFG_PER_E_GET(x)       (((x) >> 0) & 0x7)
  #define CC26XX_AON_WUC_OSCCFG_PER_M              0x000000f8
  #define CC26XX_AON_WUC_OSCCFG_PER_M_SHIFT        3
  #define CC26XX_AON_WUC_OSCCFG_PER_M_SET(x, v)    do { (x) = (((x) & ~0xf8) | ((v) << 3)); } while(0)
  #define CC26XX_AON_WUC_OSCCFG_PER_M_GET(x)       (((x) >> 3) & 0x1f)

#define CC26XX_AON_WUC_JTAGCFG_ADDR                  0x00000040
  #define CC26XX_AON_WUC_JTAGCFG_CPU_DAP           0x00000001
  #define CC26XX_AON_WUC_JTAGCFG_CPU_DAP_SHIFT     0
  #define CC26XX_AON_WUC_JTAGCFG_PRCM_TAP          0x00000002
  #define CC26XX_AON_WUC_JTAGCFG_PRCM_TAP_SHIFT    1
  #define CC26XX_AON_WUC_JTAGCFG_WUC_TAP           0x00000004
  #define CC26XX_AON_WUC_JTAGCFG_WUC_TAP_SHIFT     2
  #define CC26XX_AON_WUC_JTAGCFG_TEST_TAP          0x00000008
  #define CC26XX_AON_WUC_JTAGCFG_TEST_TAP_SHIFT    3
  #define CC26XX_AON_WUC_JTAGCFG_PBIST1_TAP        0x00000020
  #define CC26XX_AON_WUC_JTAGCFG_PBIST1_TAP_SHIFT  5
  #define CC26XX_AON_WUC_JTAGCFG_PBIST2_TAP        0x00000040
  #define CC26XX_AON_WUC_JTAGCFG_PBIST2_TAP_SHIFT  6
  #define CC26XX_AON_WUC_JTAGCFG_JTAG_PD_FORCE_ON  0x00000100
  #define CC26XX_AON_WUC_JTAGCFG_JTAG_PD_FORCE_ON_SHIFT 8

#define CC26XX_AON_WUC_JTAGUSERCODE_ADDR             0x00000044
  #define CC26XX_AON_WUC_JTAGUSERCODE_USER_CODE    0xffffffff
  #define CC26XX_AON_WUC_JTAGUSERCODE_USER_CODE_SHIFT 0
  #define CC26XX_AON_WUC_JTAGUSERCODE_USER_CODE_SET(x, v) do { (x) = (((x) & ~0xffffffff) | ((v) << 0)); } while(0)
  #define CC26XX_AON_WUC_JTAGUSERCODE_USER_CODE_GET(x) (((x) >> 0) & 0xffffffff)

#endif

