
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000828c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  0800846c  0800846c  0000946c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008564  08008564  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008564  08008564  00009564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800856c  0800856c  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800856c  0800856c  0000956c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008570  08008570  00009570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008574  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b44  200001d4  08008748  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d18  08008748  0000ad18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f6ae  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000326e  00000000  00000000  000198b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d68  00000000  00000000  0001cb20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009d2  00000000  00000000  0001d888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004edd  00000000  00000000  0001e25a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011e3c  00000000  00000000  00023137  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e81a1  00000000  00000000  00034f73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011d114  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003904  00000000  00000000  0011d158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00120a5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008454 	.word	0x08008454

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08008454 	.word	0x08008454

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d0:	b590      	push	{r4, r7, lr}
 80002d2:	b095      	sub	sp, #84	@ 0x54
 80002d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002d6:	f000 fbb0 	bl	8000a3a <HAL_Init>

  /* USER CODE BEGIN Init */
  DHT11_Setup(GPIOB, GPIO_PIN_0); // setup DHT11 on pin B0
 80002da:	2101      	movs	r1, #1
 80002dc:	482f      	ldr	r0, [pc, #188]	@ (800039c <main+0xcc>)
 80002de:	f000 fa83 	bl	80007e8 <DHT11_Setup>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e2:	f000 f865 	bl	80003b0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002e6:	f000 f8b1 	bl	800044c <MX_GPIO_Init>
  MX_USB_Device_Init();
 80002ea:	f006 fed3 	bl	8007094 <MX_USB_Device_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t temp_int = 0, temp_dec = 0, hum_int = 0, hum_dec = 0;
 80002ee:	2300      	movs	r3, #0
 80002f0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80002f4:	2300      	movs	r3, #0
 80002f6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80002fa:	2300      	movs	r3, #0
 80002fc:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 8000300:	2300      	movs	r3, #0
 8000302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  while(1) {
	  char msg[64];

	  DHT11_Response response = DHT11_Read(&temp_int, &temp_dec, &hum_int, &hum_dec);
 8000306:	f107 0343 	add.w	r3, r7, #67	@ 0x43
 800030a:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800030e:	f107 0145 	add.w	r1, r7, #69	@ 0x45
 8000312:	f107 0046 	add.w	r0, r7, #70	@ 0x46
 8000316:	f000 fab5 	bl	8000884 <DHT11_Read>
 800031a:	4603      	mov	r3, r0
 800031c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	  if (response == DHT11_OK) {
 8000320:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000324:	2b00      	cmp	r3, #0
 8000326:	d112      	bne.n	800034e <main+0x7e>
		  sprintf(msg, "Temp: %d.%dC, Humidity: %d.%d%", temp_int, temp_dec, hum_int, hum_dec);
 8000328:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800032c:	4619      	mov	r1, r3
 800032e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8000332:	461c      	mov	r4, r3
 8000334:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8000338:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800033c:	4638      	mov	r0, r7
 800033e:	9201      	str	r2, [sp, #4]
 8000340:	9300      	str	r3, [sp, #0]
 8000342:	4623      	mov	r3, r4
 8000344:	460a      	mov	r2, r1
 8000346:	4916      	ldr	r1, [pc, #88]	@ (80003a0 <main+0xd0>)
 8000348:	f007 fbe4 	bl	8007b14 <siprintf>
 800034c:	e01c      	b.n	8000388 <main+0xb8>
	  } else if (response == DHT11_ERROR_TIMEOUT) {
 800034e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000352:	2b01      	cmp	r3, #1
 8000354:	d105      	bne.n	8000362 <main+0x92>
		  sprintf(msg, "DHT11_ERROR_TIMEOUT");
 8000356:	463b      	mov	r3, r7
 8000358:	4912      	ldr	r1, [pc, #72]	@ (80003a4 <main+0xd4>)
 800035a:	4618      	mov	r0, r3
 800035c:	f007 fbda 	bl	8007b14 <siprintf>
 8000360:	e012      	b.n	8000388 <main+0xb8>
	  } else if (response == DHT11_ERROR_CHECKSUM) {
 8000362:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000366:	2b02      	cmp	r3, #2
 8000368:	d105      	bne.n	8000376 <main+0xa6>
		  sprintf(msg, "DHT11_ERROR_CHECKSUM");
 800036a:	463b      	mov	r3, r7
 800036c:	490e      	ldr	r1, [pc, #56]	@ (80003a8 <main+0xd8>)
 800036e:	4618      	mov	r0, r3
 8000370:	f007 fbd0 	bl	8007b14 <siprintf>
 8000374:	e008      	b.n	8000388 <main+0xb8>
	  } else if (response == DHT11_ERROR_NO_RESPONSE) {
 8000376:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800037a:	2b03      	cmp	r3, #3
 800037c:	d104      	bne.n	8000388 <main+0xb8>
		  sprintf(msg, "DHT11_ERROR_NO_RESPONSE");
 800037e:	463b      	mov	r3, r7
 8000380:	490a      	ldr	r1, [pc, #40]	@ (80003ac <main+0xdc>)
 8000382:	4618      	mov	r0, r3
 8000384:	f007 fbc6 	bl	8007b14 <siprintf>
	  }
	  usb_serial_println(msg);
 8000388:	463b      	mov	r3, r7
 800038a:	4618      	mov	r0, r3
 800038c:	f000 f936 	bl	80005fc <usb_serial_println>

	  HAL_Delay(2000);
 8000390:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000394:	f000 fbc2 	bl	8000b1c <HAL_Delay>
  while(1) {
 8000398:	e7b5      	b.n	8000306 <main+0x36>
 800039a:	bf00      	nop
 800039c:	48000400 	.word	0x48000400
 80003a0:	0800846c 	.word	0x0800846c
 80003a4:	0800848c 	.word	0x0800848c
 80003a8:	080084a0 	.word	0x080084a0
 80003ac:	080084b8 	.word	0x080084b8

080003b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b094      	sub	sp, #80	@ 0x50
 80003b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003b6:	f107 0318 	add.w	r3, r7, #24
 80003ba:	2238      	movs	r2, #56	@ 0x38
 80003bc:	2100      	movs	r1, #0
 80003be:	4618      	mov	r0, r3
 80003c0:	f007 fbca 	bl	8007b58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003c4:	1d3b      	adds	r3, r7, #4
 80003c6:	2200      	movs	r2, #0
 80003c8:	601a      	str	r2, [r3, #0]
 80003ca:	605a      	str	r2, [r3, #4]
 80003cc:	609a      	str	r2, [r3, #8]
 80003ce:	60da      	str	r2, [r3, #12]
 80003d0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003d2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80003d6:	f002 fb87 	bl	8002ae8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003da:	2302      	movs	r3, #2
 80003dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80003e2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003e4:	2340      	movs	r3, #64	@ 0x40
 80003e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003e8:	2302      	movs	r3, #2
 80003ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003ec:	2302      	movs	r3, #2
 80003ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80003f0:	2301      	movs	r3, #1
 80003f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80003f4:	230c      	movs	r3, #12
 80003f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80003f8:	2302      	movs	r3, #2
 80003fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80003fc:	2304      	movs	r3, #4
 80003fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000400:	2302      	movs	r3, #2
 8000402:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000404:	f107 0318 	add.w	r3, r7, #24
 8000408:	4618      	mov	r0, r3
 800040a:	f002 fc21 	bl	8002c50 <HAL_RCC_OscConfig>
 800040e:	4603      	mov	r3, r0
 8000410:	2b00      	cmp	r3, #0
 8000412:	d001      	beq.n	8000418 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000414:	f000 f832 	bl	800047c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000418:	230f      	movs	r3, #15
 800041a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800041c:	2301      	movs	r3, #1
 800041e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000420:	2300      	movs	r3, #0
 8000422:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000424:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000428:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800042a:	2300      	movs	r3, #0
 800042c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800042e:	1d3b      	adds	r3, r7, #4
 8000430:	2100      	movs	r1, #0
 8000432:	4618      	mov	r0, r3
 8000434:	f002 ff1e 	bl	8003274 <HAL_RCC_ClockConfig>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	d001      	beq.n	8000442 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800043e:	f000 f81d 	bl	800047c <Error_Handler>
  }
}
 8000442:	bf00      	nop
 8000444:	3750      	adds	r7, #80	@ 0x50
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
	...

0800044c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800044c:	b480      	push	{r7}
 800044e:	b083      	sub	sp, #12
 8000450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000452:	4b09      	ldr	r3, [pc, #36]	@ (8000478 <MX_GPIO_Init+0x2c>)
 8000454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000456:	4a08      	ldr	r2, [pc, #32]	@ (8000478 <MX_GPIO_Init+0x2c>)
 8000458:	f043 0301 	orr.w	r3, r3, #1
 800045c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800045e:	4b06      	ldr	r3, [pc, #24]	@ (8000478 <MX_GPIO_Init+0x2c>)
 8000460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000462:	f003 0301 	and.w	r3, r3, #1
 8000466:	607b      	str	r3, [r7, #4]
 8000468:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800046a:	bf00      	nop
 800046c:	370c      	adds	r7, #12
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	40021000 	.word	0x40021000

0800047c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000480:	bf00      	nop
 8000482:	46bd      	mov	sp, r7
 8000484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000488:	4770      	bx	lr
	...

0800048c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b082      	sub	sp, #8
 8000490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000492:	4b0f      	ldr	r3, [pc, #60]	@ (80004d0 <HAL_MspInit+0x44>)
 8000494:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000496:	4a0e      	ldr	r2, [pc, #56]	@ (80004d0 <HAL_MspInit+0x44>)
 8000498:	f043 0301 	orr.w	r3, r3, #1
 800049c:	6613      	str	r3, [r2, #96]	@ 0x60
 800049e:	4b0c      	ldr	r3, [pc, #48]	@ (80004d0 <HAL_MspInit+0x44>)
 80004a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80004a2:	f003 0301 	and.w	r3, r3, #1
 80004a6:	607b      	str	r3, [r7, #4]
 80004a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004aa:	4b09      	ldr	r3, [pc, #36]	@ (80004d0 <HAL_MspInit+0x44>)
 80004ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004ae:	4a08      	ldr	r2, [pc, #32]	@ (80004d0 <HAL_MspInit+0x44>)
 80004b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80004b6:	4b06      	ldr	r3, [pc, #24]	@ (80004d0 <HAL_MspInit+0x44>)
 80004b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004be:	603b      	str	r3, [r7, #0]
 80004c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80004c2:	f002 fbb5 	bl	8002c30 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004c6:	bf00      	nop
 80004c8:	3708      	adds	r7, #8
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	40021000 	.word	0x40021000

080004d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004d8:	bf00      	nop
 80004da:	e7fd      	b.n	80004d8 <NMI_Handler+0x4>

080004dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004e0:	bf00      	nop
 80004e2:	e7fd      	b.n	80004e0 <HardFault_Handler+0x4>

080004e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004e8:	bf00      	nop
 80004ea:	e7fd      	b.n	80004e8 <MemManage_Handler+0x4>

080004ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004f0:	bf00      	nop
 80004f2:	e7fd      	b.n	80004f0 <BusFault_Handler+0x4>

080004f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004f8:	bf00      	nop
 80004fa:	e7fd      	b.n	80004f8 <UsageFault_Handler+0x4>

080004fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000500:	bf00      	nop
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr

0800050a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800050a:	b480      	push	{r7}
 800050c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800050e:	bf00      	nop
 8000510:	46bd      	mov	sp, r7
 8000512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000516:	4770      	bx	lr

08000518 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800051c:	bf00      	nop
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr

08000526 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000526:	b580      	push	{r7, lr}
 8000528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800052a:	f000 fad9 	bl	8000ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800052e:	bf00      	nop
 8000530:	bd80      	pop	{r7, pc}
	...

08000534 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000538:	4802      	ldr	r0, [pc, #8]	@ (8000544 <USB_LP_IRQHandler+0x10>)
 800053a:	f000 fec3 	bl	80012c4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 800053e:	bf00      	nop
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	200016d4 	.word	0x200016d4

08000548 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b086      	sub	sp, #24
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000550:	4a14      	ldr	r2, [pc, #80]	@ (80005a4 <_sbrk+0x5c>)
 8000552:	4b15      	ldr	r3, [pc, #84]	@ (80005a8 <_sbrk+0x60>)
 8000554:	1ad3      	subs	r3, r2, r3
 8000556:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800055c:	4b13      	ldr	r3, [pc, #76]	@ (80005ac <_sbrk+0x64>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d102      	bne.n	800056a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000564:	4b11      	ldr	r3, [pc, #68]	@ (80005ac <_sbrk+0x64>)
 8000566:	4a12      	ldr	r2, [pc, #72]	@ (80005b0 <_sbrk+0x68>)
 8000568:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800056a:	4b10      	ldr	r3, [pc, #64]	@ (80005ac <_sbrk+0x64>)
 800056c:	681a      	ldr	r2, [r3, #0]
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4413      	add	r3, r2
 8000572:	693a      	ldr	r2, [r7, #16]
 8000574:	429a      	cmp	r2, r3
 8000576:	d207      	bcs.n	8000588 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000578:	f007 faf6 	bl	8007b68 <__errno>
 800057c:	4603      	mov	r3, r0
 800057e:	220c      	movs	r2, #12
 8000580:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000582:	f04f 33ff 	mov.w	r3, #4294967295
 8000586:	e009      	b.n	800059c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000588:	4b08      	ldr	r3, [pc, #32]	@ (80005ac <_sbrk+0x64>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800058e:	4b07      	ldr	r3, [pc, #28]	@ (80005ac <_sbrk+0x64>)
 8000590:	681a      	ldr	r2, [r3, #0]
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4413      	add	r3, r2
 8000596:	4a05      	ldr	r2, [pc, #20]	@ (80005ac <_sbrk+0x64>)
 8000598:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800059a:	68fb      	ldr	r3, [r7, #12]
}
 800059c:	4618      	mov	r0, r3
 800059e:	3718      	adds	r7, #24
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	20020000 	.word	0x20020000
 80005a8:	00000400 	.word	0x00000400
 80005ac:	200001f0 	.word	0x200001f0
 80005b0:	20001d18 	.word	0x20001d18

080005b4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005b8:	4b06      	ldr	r3, [pc, #24]	@ (80005d4 <SystemInit+0x20>)
 80005ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005be:	4a05      	ldr	r2, [pc, #20]	@ (80005d4 <SystemInit+0x20>)
 80005c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005c8:	bf00      	nop
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	e000ed00 	.word	0xe000ed00

080005d8 <usb_serial_print>:
//	First source file
//		Defines how the functions work (i.e., the actual implementation).

#include "usb_serial.h" // Includes the header file so this source file knows about the function declared

void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f7ff fe1d 	bl	8000220 <strlen>
 80005e6:	4603      	mov	r3, r0
 80005e8:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 80005ea:	89fb      	ldrh	r3, [r7, #14]
 80005ec:	4619      	mov	r1, r3
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f006 fe0e 	bl	8007210 <CDC_Transmit_FS>
}
 80005f4:	bf00      	nop
 80005f6:	3710      	adds	r7, #16
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}

080005fc <usb_serial_println>:

void usb_serial_println(const char *msg) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b0a2      	sub	sp, #136	@ 0x88
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8000604:	f107 0008 	add.w	r0, r7, #8
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	4a06      	ldr	r2, [pc, #24]	@ (8000624 <usb_serial_println+0x28>)
 800060c:	2180      	movs	r1, #128	@ 0x80
 800060e:	f007 fa4b 	bl	8007aa8 <sniprintf>
	usb_serial_print(buffer);
 8000612:	f107 0308 	add.w	r3, r7, #8
 8000616:	4618      	mov	r0, r3
 8000618:	f7ff ffde 	bl	80005d8 <usb_serial_print>
}
 800061c:	bf00      	nop
 800061e:	3788      	adds	r7, #136	@ 0x88
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	080084d0 	.word	0x080084d0

08000628 <DWT_Init>:
static uint16_t DHT11_PIN;

// --- Initialise the DWT ---
// Initates the DWT (Data Watchpoint and Trace) unit (if not already initiated)
// Used for microsecond timing
static void DWT_Init(void) {
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
    if (!(DWT->CTRL & DWT_CTRL_CYCCNTENA_Msk)) {
 800062c:	4b0b      	ldr	r3, [pc, #44]	@ (800065c <DWT_Init+0x34>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f003 0301 	and.w	r3, r3, #1
 8000634:	2b00      	cmp	r3, #0
 8000636:	d10b      	bne.n	8000650 <DWT_Init+0x28>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000638:	4b09      	ldr	r3, [pc, #36]	@ (8000660 <DWT_Init+0x38>)
 800063a:	68db      	ldr	r3, [r3, #12]
 800063c:	4a08      	ldr	r2, [pc, #32]	@ (8000660 <DWT_Init+0x38>)
 800063e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000642:	60d3      	str	r3, [r2, #12]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000644:	4b05      	ldr	r3, [pc, #20]	@ (800065c <DWT_Init+0x34>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a04      	ldr	r2, [pc, #16]	@ (800065c <DWT_Init+0x34>)
 800064a:	f043 0301 	orr.w	r3, r3, #1
 800064e:	6013      	str	r3, [r2, #0]
    }
}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	e0001000 	.word	0xe0001000
 8000660:	e000edf0 	.word	0xe000edf0

08000664 <delay_us>:

// --- Delay for microseconds ---
static void delay_us(uint32_t us) {
 8000664:	b480      	push	{r7}
 8000666:	b085      	sub	sp, #20
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT; // get the current cycle count
 800066c:	4b0d      	ldr	r3, [pc, #52]	@ (80006a4 <delay_us+0x40>)
 800066e:	685b      	ldr	r3, [r3, #4]
 8000670:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * (SystemCoreClock / 1000000); // calculate how many CPU cycles represent the required us delay
 8000672:	4b0d      	ldr	r3, [pc, #52]	@ (80006a8 <delay_us+0x44>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	4a0d      	ldr	r2, [pc, #52]	@ (80006ac <delay_us+0x48>)
 8000678:	fba2 2303 	umull	r2, r3, r2, r3
 800067c:	0c9a      	lsrs	r2, r3, #18
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	fb02 f303 	mul.w	r3, r2, r3
 8000684:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks); // do nothing (wait) until the required number of ticks for the us delay have been achieved
 8000686:	bf00      	nop
 8000688:	4b06      	ldr	r3, [pc, #24]	@ (80006a4 <delay_us+0x40>)
 800068a:	685a      	ldr	r2, [r3, #4]
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	1ad3      	subs	r3, r2, r3
 8000690:	68ba      	ldr	r2, [r7, #8]
 8000692:	429a      	cmp	r2, r3
 8000694:	d8f8      	bhi.n	8000688 <delay_us+0x24>
}
 8000696:	bf00      	nop
 8000698:	bf00      	nop
 800069a:	3714      	adds	r7, #20
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr
 80006a4:	e0001000 	.word	0xe0001000
 80006a8:	20000000 	.word	0x20000000
 80006ac:	431bde83 	.word	0x431bde83

080006b0 <set_input>:

// --- Pin Mode Switching ---
static void set_input(void) {
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b086      	sub	sp, #24
 80006b4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
 80006c2:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 80006c4:	4b08      	ldr	r3, [pc, #32]	@ (80006e8 <set_input+0x38>)
 80006c6:	881b      	ldrh	r3, [r3, #0]
 80006c8:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ca:	2300      	movs	r3, #0
 80006cc:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ce:	2300      	movs	r3, #0
 80006d0:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80006d2:	4b06      	ldr	r3, [pc, #24]	@ (80006ec <set_input+0x3c>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	1d3a      	adds	r2, r7, #4
 80006d8:	4611      	mov	r1, r2
 80006da:	4618      	mov	r0, r3
 80006dc:	f000 fb50 	bl	8000d80 <HAL_GPIO_Init>
}
 80006e0:	bf00      	nop
 80006e2:	3718      	adds	r7, #24
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	200001f8 	.word	0x200001f8
 80006ec:	200001f4 	.word	0x200001f4

080006f0 <set_output>:

static void set_output(void) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b086      	sub	sp, #24
 80006f4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	2200      	movs	r2, #0
 80006fa:	601a      	str	r2, [r3, #0]
 80006fc:	605a      	str	r2, [r3, #4]
 80006fe:	609a      	str	r2, [r3, #8]
 8000700:	60da      	str	r2, [r3, #12]
 8000702:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000704:	4b09      	ldr	r3, [pc, #36]	@ (800072c <set_output+0x3c>)
 8000706:	881b      	ldrh	r3, [r3, #0]
 8000708:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070a:	2301      	movs	r3, #1
 800070c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070e:	2300      	movs	r3, #0
 8000710:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000712:	2300      	movs	r3, #0
 8000714:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000716:	4b06      	ldr	r3, [pc, #24]	@ (8000730 <set_output+0x40>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	1d3a      	adds	r2, r7, #4
 800071c:	4611      	mov	r1, r2
 800071e:	4618      	mov	r0, r3
 8000720:	f000 fb2e 	bl	8000d80 <HAL_GPIO_Init>
}
 8000724:	bf00      	nop
 8000726:	3718      	adds	r7, #24
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	200001f8 	.word	0x200001f8
 8000730:	200001f4 	.word	0x200001f4

08000734 <wait_for_input_state>:

// --- Pulse Duration Measurement ---
static uint32_t wait_for_input_state(uint8_t state, uint32_t timeout_us) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0
 800073a:	4603      	mov	r3, r0
 800073c:	6039      	str	r1, [r7, #0]
 800073e:	71fb      	strb	r3, [r7, #7]
    uint32_t start = DWT->CYCCNT; // get current cycle count
 8000740:	4b1a      	ldr	r3, [pc, #104]	@ (80007ac <wait_for_input_state+0x78>)
 8000742:	685b      	ldr	r3, [r3, #4]
 8000744:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = timeout_us * (SystemCoreClock / 1000000); // get the number of ticks for the timeout
 8000746:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <wait_for_input_state+0x7c>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4a1a      	ldr	r2, [pc, #104]	@ (80007b4 <wait_for_input_state+0x80>)
 800074c:	fba2 2303 	umull	r2, r3, r2, r3
 8000750:	0c9a      	lsrs	r2, r3, #18
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	fb02 f303 	mul.w	r3, r2, r3
 8000758:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - start) < ticks) {
 800075a:	e019      	b.n	8000790 <wait_for_input_state+0x5c>
        if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == state) {
 800075c:	4b16      	ldr	r3, [pc, #88]	@ (80007b8 <wait_for_input_state+0x84>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a16      	ldr	r2, [pc, #88]	@ (80007bc <wait_for_input_state+0x88>)
 8000762:	8812      	ldrh	r2, [r2, #0]
 8000764:	4611      	mov	r1, r2
 8000766:	4618      	mov	r0, r3
 8000768:	f000 fc8c 	bl	8001084 <HAL_GPIO_ReadPin>
 800076c:	4603      	mov	r3, r0
 800076e:	461a      	mov	r2, r3
 8000770:	79fb      	ldrb	r3, [r7, #7]
 8000772:	4293      	cmp	r3, r2
 8000774:	d10c      	bne.n	8000790 <wait_for_input_state+0x5c>
            return (DWT->CYCCNT - start) / (SystemCoreClock / 1000000);
 8000776:	4b0d      	ldr	r3, [pc, #52]	@ (80007ac <wait_for_input_state+0x78>)
 8000778:	685a      	ldr	r2, [r3, #4]
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	1ad2      	subs	r2, r2, r3
 800077e:	4b0c      	ldr	r3, [pc, #48]	@ (80007b0 <wait_for_input_state+0x7c>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	490c      	ldr	r1, [pc, #48]	@ (80007b4 <wait_for_input_state+0x80>)
 8000784:	fba1 1303 	umull	r1, r3, r1, r3
 8000788:	0c9b      	lsrs	r3, r3, #18
 800078a:	fbb2 f3f3 	udiv	r3, r2, r3
 800078e:	e008      	b.n	80007a2 <wait_for_input_state+0x6e>
    while ((DWT->CYCCNT - start) < ticks) {
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <wait_for_input_state+0x78>)
 8000792:	685a      	ldr	r2, [r3, #4]
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	1ad3      	subs	r3, r2, r3
 8000798:	68ba      	ldr	r2, [r7, #8]
 800079a:	429a      	cmp	r2, r3
 800079c:	d8de      	bhi.n	800075c <wait_for_input_state+0x28>
        }
    }
    return 0xFFFFFFFF; // timeout
 800079e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3710      	adds	r7, #16
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	e0001000 	.word	0xe0001000
 80007b0:	20000000 	.word	0x20000000
 80007b4:	431bde83 	.word	0x431bde83
 80007b8:	200001f4 	.word	0x200001f4
 80007bc:	200001f8 	.word	0x200001f8

080007c0 <DHT11_Init>:

// --- Initiate the DHT11 ---
static void DHT11_Init(void) {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
    DWT_Init();
 80007c4:	f7ff ff30 	bl	8000628 <DWT_Init>
    set_output();
 80007c8:	f7ff ff92 	bl	80006f0 <set_output>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET); // set pin to HIGH
 80007cc:	4b04      	ldr	r3, [pc, #16]	@ (80007e0 <DHT11_Init+0x20>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a04      	ldr	r2, [pc, #16]	@ (80007e4 <DHT11_Init+0x24>)
 80007d2:	8811      	ldrh	r1, [r2, #0]
 80007d4:	2201      	movs	r2, #1
 80007d6:	4618      	mov	r0, r3
 80007d8:	f000 fc6c 	bl	80010b4 <HAL_GPIO_WritePin>
}
 80007dc:	bf00      	nop
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	200001f4 	.word	0x200001f4
 80007e4:	200001f8 	.word	0x200001f8

080007e8 <DHT11_Setup>:

// --- SETUP GPIO PINS ---
void DHT11_Setup(GPIO_TypeDef* port, uint16_t pin) {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b086      	sub	sp, #24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	460b      	mov	r3, r1
 80007f2:	807b      	strh	r3, [r7, #2]
	DHT11_PORT = port;
 80007f4:	4a1e      	ldr	r2, [pc, #120]	@ (8000870 <DHT11_Setup+0x88>)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	6013      	str	r3, [r2, #0]
	DHT11_PIN = pin;
 80007fa:	4a1e      	ldr	r2, [pc, #120]	@ (8000874 <DHT11_Setup+0x8c>)
 80007fc:	887b      	ldrh	r3, [r7, #2]
 80007fe:	8013      	strh	r3, [r2, #0]

	if (port == GPIOA) __HAL_RCC_GPIOA_CLK_ENABLE();
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000806:	d10c      	bne.n	8000822 <DHT11_Setup+0x3a>
 8000808:	4b1b      	ldr	r3, [pc, #108]	@ (8000878 <DHT11_Setup+0x90>)
 800080a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080c:	4a1a      	ldr	r2, [pc, #104]	@ (8000878 <DHT11_Setup+0x90>)
 800080e:	f043 0301 	orr.w	r3, r3, #1
 8000812:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000814:	4b18      	ldr	r3, [pc, #96]	@ (8000878 <DHT11_Setup+0x90>)
 8000816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000818:	f003 0301 	and.w	r3, r3, #1
 800081c:	617b      	str	r3, [r7, #20]
 800081e:	697b      	ldr	r3, [r7, #20]
 8000820:	e020      	b.n	8000864 <DHT11_Setup+0x7c>
	else if (port == GPIOB) __HAL_RCC_GPIOB_CLK_ENABLE();
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	4a15      	ldr	r2, [pc, #84]	@ (800087c <DHT11_Setup+0x94>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d10c      	bne.n	8000844 <DHT11_Setup+0x5c>
 800082a:	4b13      	ldr	r3, [pc, #76]	@ (8000878 <DHT11_Setup+0x90>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a12      	ldr	r2, [pc, #72]	@ (8000878 <DHT11_Setup+0x90>)
 8000830:	f043 0302 	orr.w	r3, r3, #2
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b10      	ldr	r3, [pc, #64]	@ (8000878 <DHT11_Setup+0x90>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f003 0302 	and.w	r3, r3, #2
 800083e:	613b      	str	r3, [r7, #16]
 8000840:	693b      	ldr	r3, [r7, #16]
 8000842:	e00f      	b.n	8000864 <DHT11_Setup+0x7c>
	else if (port == GPIOC) __HAL_RCC_GPIOC_CLK_ENABLE();
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	4a0e      	ldr	r2, [pc, #56]	@ (8000880 <DHT11_Setup+0x98>)
 8000848:	4293      	cmp	r3, r2
 800084a:	d10b      	bne.n	8000864 <DHT11_Setup+0x7c>
 800084c:	4b0a      	ldr	r3, [pc, #40]	@ (8000878 <DHT11_Setup+0x90>)
 800084e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000850:	4a09      	ldr	r2, [pc, #36]	@ (8000878 <DHT11_Setup+0x90>)
 8000852:	f043 0304 	orr.w	r3, r3, #4
 8000856:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000858:	4b07      	ldr	r3, [pc, #28]	@ (8000878 <DHT11_Setup+0x90>)
 800085a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085c:	f003 0304 	and.w	r3, r3, #4
 8000860:	60fb      	str	r3, [r7, #12]
 8000862:	68fb      	ldr	r3, [r7, #12]

	DHT11_Init();
 8000864:	f7ff ffac 	bl	80007c0 <DHT11_Init>
}
 8000868:	bf00      	nop
 800086a:	3718      	adds	r7, #24
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	200001f4 	.word	0x200001f4
 8000874:	200001f8 	.word	0x200001f8
 8000878:	40021000 	.word	0x40021000
 800087c:	48000400 	.word	0x48000400
 8000880:	48000800 	.word	0x48000800

08000884 <DHT11_Read>:

// --- MAIN READ FUNCTION ---
DHT11_Response DHT11_Read(uint8_t* temperature_int, uint8_t* temperature_dec, uint8_t* humidity_int, uint8_t* humidity_dec) {
 8000884:	b580      	push	{r7, lr}
 8000886:	b08a      	sub	sp, #40	@ 0x28
 8000888:	af00      	add	r7, sp, #0
 800088a:	60f8      	str	r0, [r7, #12]
 800088c:	60b9      	str	r1, [r7, #8]
 800088e:	607a      	str	r2, [r7, #4]
 8000890:	603b      	str	r3, [r7, #0]
    // Create the data array to store the bytes
    uint8_t data[5] = {0}; // 5 bytes = 40 bits
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	711a      	strb	r2, [r3, #4]

    // 1. Send the start signal
    set_output();
 800089c:	f7ff ff28 	bl	80006f0 <set_output>

    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET); // pull low
 80008a0:	4b4f      	ldr	r3, [pc, #316]	@ (80009e0 <DHT11_Read+0x15c>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a4f      	ldr	r2, [pc, #316]	@ (80009e4 <DHT11_Read+0x160>)
 80008a6:	8811      	ldrh	r1, [r2, #0]
 80008a8:	2200      	movs	r2, #0
 80008aa:	4618      	mov	r0, r3
 80008ac:	f000 fc02 	bl	80010b4 <HAL_GPIO_WritePin>
    delay_us(18000); // for 18 ms
 80008b0:	f244 6050 	movw	r0, #18000	@ 0x4650
 80008b4:	f7ff fed6 	bl	8000664 <delay_us>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET); // pull high
 80008b8:	4b49      	ldr	r3, [pc, #292]	@ (80009e0 <DHT11_Read+0x15c>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a49      	ldr	r2, [pc, #292]	@ (80009e4 <DHT11_Read+0x160>)
 80008be:	8811      	ldrh	r1, [r2, #0]
 80008c0:	2201      	movs	r2, #1
 80008c2:	4618      	mov	r0, r3
 80008c4:	f000 fbf6 	bl	80010b4 <HAL_GPIO_WritePin>
    delay_us(20); // short delay
 80008c8:	2014      	movs	r0, #20
 80008ca:	f7ff fecb 	bl	8000664 <delay_us>

    // 2. Read response
    set_input();
 80008ce:	f7ff feef 	bl	80006b0 <set_input>

    // Require LOW (54us) then HIGH (80us) (but exact timing doesn't matter, checksum will be there to see if it was successful)
    if (wait_for_input_state(GPIO_PIN_RESET, 100) == 0xFFFFFFFF) return DHT11_ERROR_NO_RESPONSE; // require LOW
 80008d2:	2164      	movs	r1, #100	@ 0x64
 80008d4:	2000      	movs	r0, #0
 80008d6:	f7ff ff2d 	bl	8000734 <wait_for_input_state>
 80008da:	4603      	mov	r3, r0
 80008dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008e0:	d101      	bne.n	80008e6 <DHT11_Read+0x62>
 80008e2:	2303      	movs	r3, #3
 80008e4:	e078      	b.n	80009d8 <DHT11_Read+0x154>
    if (wait_for_input_state(GPIO_PIN_SET, 100) == 0xFFFFFFFF) return DHT11_ERROR_NO_RESPONSE; // require HIGH
 80008e6:	2164      	movs	r1, #100	@ 0x64
 80008e8:	2001      	movs	r0, #1
 80008ea:	f7ff ff23 	bl	8000734 <wait_for_input_state>
 80008ee:	4603      	mov	r3, r0
 80008f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008f4:	d101      	bne.n	80008fa <DHT11_Read+0x76>
 80008f6:	2303      	movs	r3, #3
 80008f8:	e06e      	b.n	80009d8 <DHT11_Read+0x154>

    // Require LOW (the start of data)
    if (wait_for_input_state(GPIO_PIN_RESET, 100) == 0xFFFFFFFF) return DHT11_ERROR_TIMEOUT; // require LOW
 80008fa:	2164      	movs	r1, #100	@ 0x64
 80008fc:	2000      	movs	r0, #0
 80008fe:	f7ff ff19 	bl	8000734 <wait_for_input_state>
 8000902:	4603      	mov	r3, r0
 8000904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000908:	d101      	bne.n	800090e <DHT11_Read+0x8a>
 800090a:	2301      	movs	r3, #1
 800090c:	e064      	b.n	80009d8 <DHT11_Read+0x154>

    // 3. Read 5 bytes = 40 bits
    // Each bit starts with LOW for 54us, then HIGH: 24us is a bit 0, 70us is a bit 1
    for (int i = 0; i < 40; i++) {
 800090e:	2300      	movs	r3, #0
 8000910:	627b      	str	r3, [r7, #36]	@ 0x24
 8000912:	e03f      	b.n	8000994 <DHT11_Read+0x110>
        if (wait_for_input_state(GPIO_PIN_SET, 70) == 0xFFFFFFFF) return DHT11_ERROR_TIMEOUT; // Start of bit is LOW, so wait for HIGH (which actually tells us what the bit is)
 8000914:	2146      	movs	r1, #70	@ 0x46
 8000916:	2001      	movs	r0, #1
 8000918:	f7ff ff0c 	bl	8000734 <wait_for_input_state>
 800091c:	4603      	mov	r3, r0
 800091e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000922:	d101      	bne.n	8000928 <DHT11_Read+0xa4>
 8000924:	2301      	movs	r3, #1
 8000926:	e057      	b.n	80009d8 <DHT11_Read+0x154>
        uint32_t held = wait_for_input_state(GPIO_PIN_RESET, 100); // Now that the pin is HIGH, wait until it goes LOW and count how long it takes for it to do so
 8000928:	2164      	movs	r1, #100	@ 0x64
 800092a:	2000      	movs	r0, #0
 800092c:	f7ff ff02 	bl	8000734 <wait_for_input_state>
 8000930:	61f8      	str	r0, [r7, #28]

        if (held == 0xFFFFFFFF) return DHT11_ERROR_TIMEOUT;
 8000932:	69fb      	ldr	r3, [r7, #28]
 8000934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000938:	d101      	bne.n	800093e <DHT11_Read+0xba>
 800093a:	2301      	movs	r3, #1
 800093c:	e04c      	b.n	80009d8 <DHT11_Read+0x154>
        uint8_t bit = (held > 40) ? 1 : 0; // if was held for >40us, then its a 1, less than 40us, its a 0
 800093e:	69fb      	ldr	r3, [r7, #28]
 8000940:	2b28      	cmp	r3, #40	@ 0x28
 8000942:	bf8c      	ite	hi
 8000944:	2301      	movhi	r3, #1
 8000946:	2300      	movls	r3, #0
 8000948:	b2db      	uxtb	r3, r3
 800094a:	76fb      	strb	r3, [r7, #27]

        data[i / 8] <<= 1; // i is current bit index, i / 8 is current byte index (8 bits in 1 byte), <<= 1 shifts the current byte left by 1 to make room for the new byte at LSB
 800094c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800094e:	2b00      	cmp	r3, #0
 8000950:	da00      	bge.n	8000954 <DHT11_Read+0xd0>
 8000952:	3307      	adds	r3, #7
 8000954:	10db      	asrs	r3, r3, #3
 8000956:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800095a:	443a      	add	r2, r7
 800095c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8000960:	0052      	lsls	r2, r2, #1
 8000962:	b2d2      	uxtb	r2, r2
 8000964:	3328      	adds	r3, #40	@ 0x28
 8000966:	443b      	add	r3, r7
 8000968:	f803 2c14 	strb.w	r2, [r3, #-20]
        data[i / 8] |= bit; // bit is either 0 or 1, |= is bitwise OR assignment operator, inserts new bit into the LSB of the byte
 800096c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800096e:	2b00      	cmp	r3, #0
 8000970:	da00      	bge.n	8000974 <DHT11_Read+0xf0>
 8000972:	3307      	adds	r3, #7
 8000974:	10db      	asrs	r3, r3, #3
 8000976:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800097a:	443a      	add	r2, r7
 800097c:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 8000980:	7efa      	ldrb	r2, [r7, #27]
 8000982:	430a      	orrs	r2, r1
 8000984:	b2d2      	uxtb	r2, r2
 8000986:	3328      	adds	r3, #40	@ 0x28
 8000988:	443b      	add	r3, r7
 800098a:	f803 2c14 	strb.w	r2, [r3, #-20]
    for (int i = 0; i < 40; i++) {
 800098e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000990:	3301      	adds	r3, #1
 8000992:	627b      	str	r3, [r7, #36]	@ 0x24
 8000994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000996:	2b27      	cmp	r3, #39	@ 0x27
 8000998:	ddbc      	ble.n	8000914 <DHT11_Read+0x90>
        // data[0] |= 1;        --> data[0] = 00000100 | 00000001 = 00000101
    }

    // 4. Check the checksum to ensure a valid reading
    // Checksum byte should be the sum of all data bytes
    uint8_t checksum = data[0] + data[1] + data[2] + data[3];
 800099a:	7d3a      	ldrb	r2, [r7, #20]
 800099c:	7d7b      	ldrb	r3, [r7, #21]
 800099e:	4413      	add	r3, r2
 80009a0:	b2da      	uxtb	r2, r3
 80009a2:	7dbb      	ldrb	r3, [r7, #22]
 80009a4:	4413      	add	r3, r2
 80009a6:	b2da      	uxtb	r2, r3
 80009a8:	7dfb      	ldrb	r3, [r7, #23]
 80009aa:	4413      	add	r3, r2
 80009ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (checksum != data[4]) return DHT11_ERROR_CHECKSUM;
 80009b0:	7e3b      	ldrb	r3, [r7, #24]
 80009b2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80009b6:	429a      	cmp	r2, r3
 80009b8:	d001      	beq.n	80009be <DHT11_Read+0x13a>
 80009ba:	2302      	movs	r3, #2
 80009bc:	e00c      	b.n	80009d8 <DHT11_Read+0x154>

    *humidity_int = data[0];
 80009be:	7d3a      	ldrb	r2, [r7, #20]
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	701a      	strb	r2, [r3, #0]
    *humidity_dec = data[1];
 80009c4:	7d7a      	ldrb	r2, [r7, #21]
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	701a      	strb	r2, [r3, #0]
    *temperature_int = data[2];
 80009ca:	7dba      	ldrb	r2, [r7, #22]
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	701a      	strb	r2, [r3, #0]
    *temperature_dec = data[3];
 80009d0:	7dfa      	ldrb	r2, [r7, #23]
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	701a      	strb	r2, [r3, #0]

    return DHT11_OK; // Successfully read the DHT11
 80009d6:	2300      	movs	r3, #0
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3728      	adds	r7, #40	@ 0x28
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	200001f4 	.word	0x200001f4
 80009e4:	200001f8 	.word	0x200001f8

080009e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009e8:	480d      	ldr	r0, [pc, #52]	@ (8000a20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009ea:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009ec:	f7ff fde2 	bl	80005b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009f0:	480c      	ldr	r0, [pc, #48]	@ (8000a24 <LoopForever+0x6>)
  ldr r1, =_edata
 80009f2:	490d      	ldr	r1, [pc, #52]	@ (8000a28 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009f4:	4a0d      	ldr	r2, [pc, #52]	@ (8000a2c <LoopForever+0xe>)
  movs r3, #0
 80009f6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80009f8:	e002      	b.n	8000a00 <LoopCopyDataInit>

080009fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009fe:	3304      	adds	r3, #4

08000a00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a04:	d3f9      	bcc.n	80009fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a06:	4a0a      	ldr	r2, [pc, #40]	@ (8000a30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a08:	4c0a      	ldr	r4, [pc, #40]	@ (8000a34 <LoopForever+0x16>)
  movs r3, #0
 8000a0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a0c:	e001      	b.n	8000a12 <LoopFillZerobss>

08000a0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a10:	3204      	adds	r2, #4

08000a12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a14:	d3fb      	bcc.n	8000a0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a16:	f007 f8ad 	bl	8007b74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a1a:	f7ff fc59 	bl	80002d0 <main>

08000a1e <LoopForever>:

LoopForever:
    b LoopForever
 8000a1e:	e7fe      	b.n	8000a1e <LoopForever>
  ldr   r0, =_estack
 8000a20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a28:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000a2c:	08008574 	.word	0x08008574
  ldr r2, =_sbss
 8000a30:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8000a34:	20001d18 	.word	0x20001d18

08000a38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a38:	e7fe      	b.n	8000a38 <ADC1_2_IRQHandler>

08000a3a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	b082      	sub	sp, #8
 8000a3e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a40:	2300      	movs	r3, #0
 8000a42:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a44:	2003      	movs	r0, #3
 8000a46:	f000 f95b 	bl	8000d00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a4a:	200f      	movs	r0, #15
 8000a4c:	f000 f80e 	bl	8000a6c <HAL_InitTick>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d002      	beq.n	8000a5c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a56:	2301      	movs	r3, #1
 8000a58:	71fb      	strb	r3, [r7, #7]
 8000a5a:	e001      	b.n	8000a60 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a5c:	f7ff fd16 	bl	800048c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a60:	79fb      	ldrb	r3, [r7, #7]

}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
	...

08000a6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a74:	2300      	movs	r3, #0
 8000a76:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000a78:	4b16      	ldr	r3, [pc, #88]	@ (8000ad4 <HAL_InitTick+0x68>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d022      	beq.n	8000ac6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000a80:	4b15      	ldr	r3, [pc, #84]	@ (8000ad8 <HAL_InitTick+0x6c>)
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	4b13      	ldr	r3, [pc, #76]	@ (8000ad4 <HAL_InitTick+0x68>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a94:	4618      	mov	r0, r3
 8000a96:	f000 f966 	bl	8000d66 <HAL_SYSTICK_Config>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d10f      	bne.n	8000ac0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2b0f      	cmp	r3, #15
 8000aa4:	d809      	bhi.n	8000aba <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	6879      	ldr	r1, [r7, #4]
 8000aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8000aae:	f000 f932 	bl	8000d16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8000adc <HAL_InitTick+0x70>)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	6013      	str	r3, [r2, #0]
 8000ab8:	e007      	b.n	8000aca <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000aba:	2301      	movs	r3, #1
 8000abc:	73fb      	strb	r3, [r7, #15]
 8000abe:	e004      	b.n	8000aca <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	73fb      	strb	r3, [r7, #15]
 8000ac4:	e001      	b.n	8000aca <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3710      	adds	r7, #16
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	20000008 	.word	0x20000008
 8000ad8:	20000000 	.word	0x20000000
 8000adc:	20000004 	.word	0x20000004

08000ae0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ae4:	4b05      	ldr	r3, [pc, #20]	@ (8000afc <HAL_IncTick+0x1c>)
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	4b05      	ldr	r3, [pc, #20]	@ (8000b00 <HAL_IncTick+0x20>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4413      	add	r3, r2
 8000aee:	4a03      	ldr	r2, [pc, #12]	@ (8000afc <HAL_IncTick+0x1c>)
 8000af0:	6013      	str	r3, [r2, #0]
}
 8000af2:	bf00      	nop
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr
 8000afc:	200001fc 	.word	0x200001fc
 8000b00:	20000008 	.word	0x20000008

08000b04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  return uwTick;
 8000b08:	4b03      	ldr	r3, [pc, #12]	@ (8000b18 <HAL_GetTick+0x14>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	200001fc 	.word	0x200001fc

08000b1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b24:	f7ff ffee 	bl	8000b04 <HAL_GetTick>
 8000b28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b34:	d004      	beq.n	8000b40 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b36:	4b09      	ldr	r3, [pc, #36]	@ (8000b5c <HAL_Delay+0x40>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	68fa      	ldr	r2, [r7, #12]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b40:	bf00      	nop
 8000b42:	f7ff ffdf 	bl	8000b04 <HAL_GetTick>
 8000b46:	4602      	mov	r2, r0
 8000b48:	68bb      	ldr	r3, [r7, #8]
 8000b4a:	1ad3      	subs	r3, r2, r3
 8000b4c:	68fa      	ldr	r2, [r7, #12]
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d8f7      	bhi.n	8000b42 <HAL_Delay+0x26>
  {
  }
}
 8000b52:	bf00      	nop
 8000b54:	bf00      	nop
 8000b56:	3710      	adds	r7, #16
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000008 	.word	0x20000008

08000b60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	f003 0307 	and.w	r3, r3, #7
 8000b6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b76:	68ba      	ldr	r2, [r7, #8]
 8000b78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b84:	68bb      	ldr	r3, [r7, #8]
 8000b86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b92:	4a04      	ldr	r2, [pc, #16]	@ (8000ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	60d3      	str	r3, [r2, #12]
}
 8000b98:	bf00      	nop
 8000b9a:	3714      	adds	r7, #20
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bac:	4b04      	ldr	r3, [pc, #16]	@ (8000bc0 <__NVIC_GetPriorityGrouping+0x18>)
 8000bae:	68db      	ldr	r3, [r3, #12]
 8000bb0:	0a1b      	lsrs	r3, r3, #8
 8000bb2:	f003 0307 	and.w	r3, r3, #7
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr
 8000bc0:	e000ed00 	.word	0xe000ed00

08000bc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	db0b      	blt.n	8000bee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	f003 021f 	and.w	r2, r3, #31
 8000bdc:	4907      	ldr	r1, [pc, #28]	@ (8000bfc <__NVIC_EnableIRQ+0x38>)
 8000bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be2:	095b      	lsrs	r3, r3, #5
 8000be4:	2001      	movs	r0, #1
 8000be6:	fa00 f202 	lsl.w	r2, r0, r2
 8000bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000bee:	bf00      	nop
 8000bf0:	370c      	adds	r7, #12
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	e000e100 	.word	0xe000e100

08000c00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	4603      	mov	r3, r0
 8000c08:	6039      	str	r1, [r7, #0]
 8000c0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	db0a      	blt.n	8000c2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	b2da      	uxtb	r2, r3
 8000c18:	490c      	ldr	r1, [pc, #48]	@ (8000c4c <__NVIC_SetPriority+0x4c>)
 8000c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1e:	0112      	lsls	r2, r2, #4
 8000c20:	b2d2      	uxtb	r2, r2
 8000c22:	440b      	add	r3, r1
 8000c24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c28:	e00a      	b.n	8000c40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	b2da      	uxtb	r2, r3
 8000c2e:	4908      	ldr	r1, [pc, #32]	@ (8000c50 <__NVIC_SetPriority+0x50>)
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	f003 030f 	and.w	r3, r3, #15
 8000c36:	3b04      	subs	r3, #4
 8000c38:	0112      	lsls	r2, r2, #4
 8000c3a:	b2d2      	uxtb	r2, r2
 8000c3c:	440b      	add	r3, r1
 8000c3e:	761a      	strb	r2, [r3, #24]
}
 8000c40:	bf00      	nop
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	e000e100 	.word	0xe000e100
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b089      	sub	sp, #36	@ 0x24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	60f8      	str	r0, [r7, #12]
 8000c5c:	60b9      	str	r1, [r7, #8]
 8000c5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	f003 0307 	and.w	r3, r3, #7
 8000c66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c68:	69fb      	ldr	r3, [r7, #28]
 8000c6a:	f1c3 0307 	rsb	r3, r3, #7
 8000c6e:	2b04      	cmp	r3, #4
 8000c70:	bf28      	it	cs
 8000c72:	2304      	movcs	r3, #4
 8000c74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c76:	69fb      	ldr	r3, [r7, #28]
 8000c78:	3304      	adds	r3, #4
 8000c7a:	2b06      	cmp	r3, #6
 8000c7c:	d902      	bls.n	8000c84 <NVIC_EncodePriority+0x30>
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	3b03      	subs	r3, #3
 8000c82:	e000      	b.n	8000c86 <NVIC_EncodePriority+0x32>
 8000c84:	2300      	movs	r3, #0
 8000c86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c88:	f04f 32ff 	mov.w	r2, #4294967295
 8000c8c:	69bb      	ldr	r3, [r7, #24]
 8000c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c92:	43da      	mvns	r2, r3
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	401a      	ands	r2, r3
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca6:	43d9      	mvns	r1, r3
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cac:	4313      	orrs	r3, r2
         );
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3724      	adds	r7, #36	@ 0x24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
	...

08000cbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	3b01      	subs	r3, #1
 8000cc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ccc:	d301      	bcc.n	8000cd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e00f      	b.n	8000cf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cd2:	4a0a      	ldr	r2, [pc, #40]	@ (8000cfc <SysTick_Config+0x40>)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	3b01      	subs	r3, #1
 8000cd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cda:	210f      	movs	r1, #15
 8000cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ce0:	f7ff ff8e 	bl	8000c00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ce4:	4b05      	ldr	r3, [pc, #20]	@ (8000cfc <SysTick_Config+0x40>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cea:	4b04      	ldr	r3, [pc, #16]	@ (8000cfc <SysTick_Config+0x40>)
 8000cec:	2207      	movs	r2, #7
 8000cee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cf0:	2300      	movs	r3, #0
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	e000e010 	.word	0xe000e010

08000d00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f7ff ff29 	bl	8000b60 <__NVIC_SetPriorityGrouping>
}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b086      	sub	sp, #24
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	60b9      	str	r1, [r7, #8]
 8000d20:	607a      	str	r2, [r7, #4]
 8000d22:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d24:	f7ff ff40 	bl	8000ba8 <__NVIC_GetPriorityGrouping>
 8000d28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d2a:	687a      	ldr	r2, [r7, #4]
 8000d2c:	68b9      	ldr	r1, [r7, #8]
 8000d2e:	6978      	ldr	r0, [r7, #20]
 8000d30:	f7ff ff90 	bl	8000c54 <NVIC_EncodePriority>
 8000d34:	4602      	mov	r2, r0
 8000d36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d3a:	4611      	mov	r1, r2
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff ff5f 	bl	8000c00 <__NVIC_SetPriority>
}
 8000d42:	bf00      	nop
 8000d44:	3718      	adds	r7, #24
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	b082      	sub	sp, #8
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	4603      	mov	r3, r0
 8000d52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff ff33 	bl	8000bc4 <__NVIC_EnableIRQ>
}
 8000d5e:	bf00      	nop
 8000d60:	3708      	adds	r7, #8
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b082      	sub	sp, #8
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f7ff ffa4 	bl	8000cbc <SysTick_Config>
 8000d74:	4603      	mov	r3, r0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
	...

08000d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b087      	sub	sp, #28
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000d8e:	e15a      	b.n	8001046 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	681a      	ldr	r2, [r3, #0]
 8000d94:	2101      	movs	r1, #1
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	fa01 f303 	lsl.w	r3, r1, r3
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f000 814c 	beq.w	8001040 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f003 0303 	and.w	r3, r3, #3
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d005      	beq.n	8000dc0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d130      	bne.n	8000e22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	2203      	movs	r2, #3
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	43db      	mvns	r3, r3
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	68da      	ldr	r2, [r3, #12]
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	fa02 f303 	lsl.w	r3, r2, r3
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	693a      	ldr	r2, [r7, #16]
 8000dee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000df6:	2201      	movs	r2, #1
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	43db      	mvns	r3, r3
 8000e00:	693a      	ldr	r2, [r7, #16]
 8000e02:	4013      	ands	r3, r2
 8000e04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	091b      	lsrs	r3, r3, #4
 8000e0c:	f003 0201 	and.w	r2, r3, #1
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa02 f303 	lsl.w	r3, r2, r3
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f003 0303 	and.w	r3, r3, #3
 8000e2a:	2b03      	cmp	r3, #3
 8000e2c:	d017      	beq.n	8000e5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	68db      	ldr	r3, [r3, #12]
 8000e32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	2203      	movs	r2, #3
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	4013      	ands	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	689a      	ldr	r2, [r3, #8]
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f003 0303 	and.w	r3, r3, #3
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	d123      	bne.n	8000eb2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	08da      	lsrs	r2, r3, #3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3208      	adds	r2, #8
 8000e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	f003 0307 	and.w	r3, r3, #7
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	220f      	movs	r2, #15
 8000e82:	fa02 f303 	lsl.w	r3, r2, r3
 8000e86:	43db      	mvns	r3, r3
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	691a      	ldr	r2, [r3, #16]
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	f003 0307 	and.w	r3, r3, #7
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	08da      	lsrs	r2, r3, #3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3208      	adds	r2, #8
 8000eac:	6939      	ldr	r1, [r7, #16]
 8000eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	2203      	movs	r2, #3
 8000ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f003 0203 	and.w	r2, r3, #3
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f000 80a6 	beq.w	8001040 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef4:	4b5b      	ldr	r3, [pc, #364]	@ (8001064 <HAL_GPIO_Init+0x2e4>)
 8000ef6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ef8:	4a5a      	ldr	r2, [pc, #360]	@ (8001064 <HAL_GPIO_Init+0x2e4>)
 8000efa:	f043 0301 	orr.w	r3, r3, #1
 8000efe:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f00:	4b58      	ldr	r3, [pc, #352]	@ (8001064 <HAL_GPIO_Init+0x2e4>)
 8000f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f04:	f003 0301 	and.w	r3, r3, #1
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f0c:	4a56      	ldr	r2, [pc, #344]	@ (8001068 <HAL_GPIO_Init+0x2e8>)
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	089b      	lsrs	r3, r3, #2
 8000f12:	3302      	adds	r3, #2
 8000f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f18:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	f003 0303 	and.w	r3, r3, #3
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	220f      	movs	r2, #15
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f36:	d01f      	beq.n	8000f78 <HAL_GPIO_Init+0x1f8>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	4a4c      	ldr	r2, [pc, #304]	@ (800106c <HAL_GPIO_Init+0x2ec>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d019      	beq.n	8000f74 <HAL_GPIO_Init+0x1f4>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	4a4b      	ldr	r2, [pc, #300]	@ (8001070 <HAL_GPIO_Init+0x2f0>)
 8000f44:	4293      	cmp	r3, r2
 8000f46:	d013      	beq.n	8000f70 <HAL_GPIO_Init+0x1f0>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4a4a      	ldr	r2, [pc, #296]	@ (8001074 <HAL_GPIO_Init+0x2f4>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d00d      	beq.n	8000f6c <HAL_GPIO_Init+0x1ec>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4a49      	ldr	r2, [pc, #292]	@ (8001078 <HAL_GPIO_Init+0x2f8>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d007      	beq.n	8000f68 <HAL_GPIO_Init+0x1e8>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4a48      	ldr	r2, [pc, #288]	@ (800107c <HAL_GPIO_Init+0x2fc>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d101      	bne.n	8000f64 <HAL_GPIO_Init+0x1e4>
 8000f60:	2305      	movs	r3, #5
 8000f62:	e00a      	b.n	8000f7a <HAL_GPIO_Init+0x1fa>
 8000f64:	2306      	movs	r3, #6
 8000f66:	e008      	b.n	8000f7a <HAL_GPIO_Init+0x1fa>
 8000f68:	2304      	movs	r3, #4
 8000f6a:	e006      	b.n	8000f7a <HAL_GPIO_Init+0x1fa>
 8000f6c:	2303      	movs	r3, #3
 8000f6e:	e004      	b.n	8000f7a <HAL_GPIO_Init+0x1fa>
 8000f70:	2302      	movs	r3, #2
 8000f72:	e002      	b.n	8000f7a <HAL_GPIO_Init+0x1fa>
 8000f74:	2301      	movs	r3, #1
 8000f76:	e000      	b.n	8000f7a <HAL_GPIO_Init+0x1fa>
 8000f78:	2300      	movs	r3, #0
 8000f7a:	697a      	ldr	r2, [r7, #20]
 8000f7c:	f002 0203 	and.w	r2, r2, #3
 8000f80:	0092      	lsls	r2, r2, #2
 8000f82:	4093      	lsls	r3, r2
 8000f84:	693a      	ldr	r2, [r7, #16]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f8a:	4937      	ldr	r1, [pc, #220]	@ (8001068 <HAL_GPIO_Init+0x2e8>)
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	089b      	lsrs	r3, r3, #2
 8000f90:	3302      	adds	r3, #2
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f98:	4b39      	ldr	r3, [pc, #228]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d003      	beq.n	8000fbc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000fb4:	693a      	ldr	r2, [r7, #16]
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fbc:	4a30      	ldr	r2, [pc, #192]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000fc2:	4b2f      	ldr	r3, [pc, #188]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	43db      	mvns	r3, r3
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d003      	beq.n	8000fe6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000fe6:	4a26      	ldr	r2, [pc, #152]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000fec:	4b24      	ldr	r3, [pc, #144]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001004:	2b00      	cmp	r3, #0
 8001006:	d003      	beq.n	8001010 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	4313      	orrs	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001010:	4a1b      	ldr	r2, [pc, #108]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001016:	4b1a      	ldr	r3, [pc, #104]	@ (8001080 <HAL_GPIO_Init+0x300>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	43db      	mvns	r3, r3
 8001020:	693a      	ldr	r2, [r7, #16]
 8001022:	4013      	ands	r3, r2
 8001024:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800102e:	2b00      	cmp	r3, #0
 8001030:	d003      	beq.n	800103a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	4313      	orrs	r3, r2
 8001038:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800103a:	4a11      	ldr	r2, [pc, #68]	@ (8001080 <HAL_GPIO_Init+0x300>)
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	3301      	adds	r3, #1
 8001044:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	fa22 f303 	lsr.w	r3, r2, r3
 8001050:	2b00      	cmp	r3, #0
 8001052:	f47f ae9d 	bne.w	8000d90 <HAL_GPIO_Init+0x10>
  }
}
 8001056:	bf00      	nop
 8001058:	bf00      	nop
 800105a:	371c      	adds	r7, #28
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	40021000 	.word	0x40021000
 8001068:	40010000 	.word	0x40010000
 800106c:	48000400 	.word	0x48000400
 8001070:	48000800 	.word	0x48000800
 8001074:	48000c00 	.word	0x48000c00
 8001078:	48001000 	.word	0x48001000
 800107c:	48001400 	.word	0x48001400
 8001080:	40010400 	.word	0x40010400

08001084 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	460b      	mov	r3, r1
 800108e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	691a      	ldr	r2, [r3, #16]
 8001094:	887b      	ldrh	r3, [r7, #2]
 8001096:	4013      	ands	r3, r2
 8001098:	2b00      	cmp	r3, #0
 800109a:	d002      	beq.n	80010a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800109c:	2301      	movs	r3, #1
 800109e:	73fb      	strb	r3, [r7, #15]
 80010a0:	e001      	b.n	80010a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80010a2:	2300      	movs	r3, #0
 80010a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3714      	adds	r7, #20
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	460b      	mov	r3, r1
 80010be:	807b      	strh	r3, [r7, #2]
 80010c0:	4613      	mov	r3, r2
 80010c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010c4:	787b      	ldrb	r3, [r7, #1]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d003      	beq.n	80010d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010ca:	887a      	ldrh	r2, [r7, #2]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010d0:	e002      	b.n	80010d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010d2:	887a      	ldrh	r2, [r7, #2]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010d8:	bf00      	nop
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d101      	bne.n	80010f6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e0c0      	b.n	8001278 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d106      	bne.n	8001110 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2200      	movs	r2, #0
 8001106:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f006 f9c8 	bl	80074a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2203      	movs	r2, #3
 8001114:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4618      	mov	r0, r3
 800111e:	f002 fcf2 	bl	8003b06 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001122:	2300      	movs	r3, #0
 8001124:	73fb      	strb	r3, [r7, #15]
 8001126:	e03e      	b.n	80011a6 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001128:	7bfa      	ldrb	r2, [r7, #15]
 800112a:	6879      	ldr	r1, [r7, #4]
 800112c:	4613      	mov	r3, r2
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	4413      	add	r3, r2
 8001132:	00db      	lsls	r3, r3, #3
 8001134:	440b      	add	r3, r1
 8001136:	3311      	adds	r3, #17
 8001138:	2201      	movs	r2, #1
 800113a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800113c:	7bfa      	ldrb	r2, [r7, #15]
 800113e:	6879      	ldr	r1, [r7, #4]
 8001140:	4613      	mov	r3, r2
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	4413      	add	r3, r2
 8001146:	00db      	lsls	r3, r3, #3
 8001148:	440b      	add	r3, r1
 800114a:	3310      	adds	r3, #16
 800114c:	7bfa      	ldrb	r2, [r7, #15]
 800114e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001150:	7bfa      	ldrb	r2, [r7, #15]
 8001152:	6879      	ldr	r1, [r7, #4]
 8001154:	4613      	mov	r3, r2
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	4413      	add	r3, r2
 800115a:	00db      	lsls	r3, r3, #3
 800115c:	440b      	add	r3, r1
 800115e:	3313      	adds	r3, #19
 8001160:	2200      	movs	r2, #0
 8001162:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001164:	7bfa      	ldrb	r2, [r7, #15]
 8001166:	6879      	ldr	r1, [r7, #4]
 8001168:	4613      	mov	r3, r2
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	4413      	add	r3, r2
 800116e:	00db      	lsls	r3, r3, #3
 8001170:	440b      	add	r3, r1
 8001172:	3320      	adds	r3, #32
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001178:	7bfa      	ldrb	r2, [r7, #15]
 800117a:	6879      	ldr	r1, [r7, #4]
 800117c:	4613      	mov	r3, r2
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	4413      	add	r3, r2
 8001182:	00db      	lsls	r3, r3, #3
 8001184:	440b      	add	r3, r1
 8001186:	3324      	adds	r3, #36	@ 0x24
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	6879      	ldr	r1, [r7, #4]
 8001190:	1c5a      	adds	r2, r3, #1
 8001192:	4613      	mov	r3, r2
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	4413      	add	r3, r2
 8001198:	00db      	lsls	r3, r3, #3
 800119a:	440b      	add	r3, r1
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
 80011a2:	3301      	adds	r3, #1
 80011a4:	73fb      	strb	r3, [r7, #15]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	791b      	ldrb	r3, [r3, #4]
 80011aa:	7bfa      	ldrb	r2, [r7, #15]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d3bb      	bcc.n	8001128 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80011b0:	2300      	movs	r3, #0
 80011b2:	73fb      	strb	r3, [r7, #15]
 80011b4:	e044      	b.n	8001240 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80011b6:	7bfa      	ldrb	r2, [r7, #15]
 80011b8:	6879      	ldr	r1, [r7, #4]
 80011ba:	4613      	mov	r3, r2
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	4413      	add	r3, r2
 80011c0:	00db      	lsls	r3, r3, #3
 80011c2:	440b      	add	r3, r1
 80011c4:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80011c8:	2200      	movs	r2, #0
 80011ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80011cc:	7bfa      	ldrb	r2, [r7, #15]
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	4613      	mov	r3, r2
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	4413      	add	r3, r2
 80011d6:	00db      	lsls	r3, r3, #3
 80011d8:	440b      	add	r3, r1
 80011da:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80011de:	7bfa      	ldrb	r2, [r7, #15]
 80011e0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80011e2:	7bfa      	ldrb	r2, [r7, #15]
 80011e4:	6879      	ldr	r1, [r7, #4]
 80011e6:	4613      	mov	r3, r2
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	4413      	add	r3, r2
 80011ec:	00db      	lsls	r3, r3, #3
 80011ee:	440b      	add	r3, r1
 80011f0:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80011f4:	2200      	movs	r2, #0
 80011f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80011f8:	7bfa      	ldrb	r2, [r7, #15]
 80011fa:	6879      	ldr	r1, [r7, #4]
 80011fc:	4613      	mov	r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	4413      	add	r3, r2
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	440b      	add	r3, r1
 8001206:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800120e:	7bfa      	ldrb	r2, [r7, #15]
 8001210:	6879      	ldr	r1, [r7, #4]
 8001212:	4613      	mov	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4413      	add	r3, r2
 8001218:	00db      	lsls	r3, r3, #3
 800121a:	440b      	add	r3, r1
 800121c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001224:	7bfa      	ldrb	r2, [r7, #15]
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	4613      	mov	r3, r2
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4413      	add	r3, r2
 800122e:	00db      	lsls	r3, r3, #3
 8001230:	440b      	add	r3, r1
 8001232:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800123a:	7bfb      	ldrb	r3, [r7, #15]
 800123c:	3301      	adds	r3, #1
 800123e:	73fb      	strb	r3, [r7, #15]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	791b      	ldrb	r3, [r3, #4]
 8001244:	7bfa      	ldrb	r2, [r7, #15]
 8001246:	429a      	cmp	r2, r3
 8001248:	d3b5      	bcc.n	80011b6 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6818      	ldr	r0, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	3304      	adds	r3, #4
 8001252:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001256:	f002 fc71 	bl	8003b3c <USB_DevInit>

  hpcd->USB_Address = 0U;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2200      	movs	r2, #0
 800125e:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2201      	movs	r2, #1
 8001264:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	7a9b      	ldrb	r3, [r3, #10]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d102      	bne.n	8001276 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f001 fc0e 	bl	8002a92 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001276:	2300      	movs	r3, #0
}
 8001278:	4618      	mov	r0, r3
 800127a:	3710      	adds	r7, #16
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}

08001280 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800128e:	2b01      	cmp	r3, #1
 8001290:	d101      	bne.n	8001296 <HAL_PCD_Start+0x16>
 8001292:	2302      	movs	r3, #2
 8001294:	e012      	b.n	80012bc <HAL_PCD_Start+0x3c>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2201      	movs	r2, #1
 800129a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f002 fc18 	bl	8003ad8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f004 f9f5 	bl	800569c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2200      	movs	r2, #0
 80012b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80012ba:	2300      	movs	r3, #0
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f004 f9fa 	bl	80056ca <USB_ReadInterrupts>
 80012d6:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d003      	beq.n	80012ea <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f000 fb06 	bl	80018f4 <PCD_EP_ISR_Handler>

    return;
 80012e8:	e110      	b.n	800150c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d013      	beq.n	800131c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80012fc:	b29a      	uxth	r2, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001306:	b292      	uxth	r2, r2
 8001308:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f006 f958 	bl	80075c2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001312:	2100      	movs	r1, #0
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f000 f8fc 	bl	8001512 <HAL_PCD_SetAddress>

    return;
 800131a:	e0f7      	b.n	800150c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001322:	2b00      	cmp	r3, #0
 8001324:	d00c      	beq.n	8001340 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800132e:	b29a      	uxth	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001338:	b292      	uxth	r2, r2
 800133a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800133e:	e0e5      	b.n	800150c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d00c      	beq.n	8001364 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001352:	b29a      	uxth	r2, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800135c:	b292      	uxth	r2, r2
 800135e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001362:	e0d3      	b.n	800150c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d034      	beq.n	80013d8 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001376:	b29a      	uxth	r2, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f022 0204 	bic.w	r2, r2, #4
 8001380:	b292      	uxth	r2, r2
 8001382:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800138e:	b29a      	uxth	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f022 0208 	bic.w	r2, r2, #8
 8001398:	b292      	uxth	r2, r2
 800139a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d107      	bne.n	80013b8 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80013b0:	2100      	movs	r1, #0
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f006 faf8 	bl	80079a8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f006 f93b 	bl	8007634 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80013c6:	b29a      	uxth	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80013d0:	b292      	uxth	r2, r2
 80013d2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80013d6:	e099      	b.n	800150c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d027      	beq.n	8001432 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80013ea:	b29a      	uxth	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f042 0208 	orr.w	r2, r2, #8
 80013f4:	b292      	uxth	r2, r2
 80013f6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001402:	b29a      	uxth	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800140c:	b292      	uxth	r2, r2
 800140e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800141a:	b29a      	uxth	r2, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f042 0204 	orr.w	r2, r2, #4
 8001424:	b292      	uxth	r2, r2
 8001426:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f006 f8e8 	bl	8007600 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001430:	e06c      	b.n	800150c <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001438:	2b00      	cmp	r3, #0
 800143a:	d040      	beq.n	80014be <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001444:	b29a      	uxth	r2, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800144e:	b292      	uxth	r2, r2
 8001450:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800145a:	2b00      	cmp	r3, #0
 800145c:	d12b      	bne.n	80014b6 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001466:	b29a      	uxth	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f042 0204 	orr.w	r2, r2, #4
 8001470:	b292      	uxth	r2, r2
 8001472:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800147e:	b29a      	uxth	r2, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f042 0208 	orr.w	r2, r2, #8
 8001488:	b292      	uxth	r2, r2
 800148a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2201      	movs	r2, #1
 8001492:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800149e:	b29b      	uxth	r3, r3
 80014a0:	089b      	lsrs	r3, r3, #2
 80014a2:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80014ac:	2101      	movs	r1, #1
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f006 fa7a 	bl	80079a8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80014b4:	e02a      	b.n	800150c <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f006 f8a2 	bl	8007600 <HAL_PCD_SuspendCallback>
    return;
 80014bc:	e026      	b.n	800150c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d00f      	beq.n	80014e8 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80014da:	b292      	uxth	r2, r2
 80014dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f006 f860 	bl	80075a6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80014e6:	e011      	b.n	800150c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d00c      	beq.n	800150c <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80014fa:	b29a      	uxth	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001504:	b292      	uxth	r2, r2
 8001506:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800150a:	bf00      	nop
  }
}
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
 800151a:	460b      	mov	r3, r1
 800151c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001524:	2b01      	cmp	r3, #1
 8001526:	d101      	bne.n	800152c <HAL_PCD_SetAddress+0x1a>
 8001528:	2302      	movs	r3, #2
 800152a:	e012      	b.n	8001552 <HAL_PCD_SetAddress+0x40>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2201      	movs	r2, #1
 8001530:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	78fa      	ldrb	r2, [r7, #3]
 8001538:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	78fa      	ldrb	r2, [r7, #3]
 8001540:	4611      	mov	r1, r2
 8001542:	4618      	mov	r0, r3
 8001544:	f004 f896 	bl	8005674 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2200      	movs	r2, #0
 800154c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b084      	sub	sp, #16
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
 8001562:	4608      	mov	r0, r1
 8001564:	4611      	mov	r1, r2
 8001566:	461a      	mov	r2, r3
 8001568:	4603      	mov	r3, r0
 800156a:	70fb      	strb	r3, [r7, #3]
 800156c:	460b      	mov	r3, r1
 800156e:	803b      	strh	r3, [r7, #0]
 8001570:	4613      	mov	r3, r2
 8001572:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001574:	2300      	movs	r3, #0
 8001576:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001578:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800157c:	2b00      	cmp	r3, #0
 800157e:	da0e      	bge.n	800159e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001580:	78fb      	ldrb	r3, [r7, #3]
 8001582:	f003 0207 	and.w	r2, r3, #7
 8001586:	4613      	mov	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	4413      	add	r3, r2
 800158c:	00db      	lsls	r3, r3, #3
 800158e:	3310      	adds	r3, #16
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	4413      	add	r3, r2
 8001594:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	2201      	movs	r2, #1
 800159a:	705a      	strb	r2, [r3, #1]
 800159c:	e00e      	b.n	80015bc <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800159e:	78fb      	ldrb	r3, [r7, #3]
 80015a0:	f003 0207 	and.w	r2, r3, #7
 80015a4:	4613      	mov	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4413      	add	r3, r2
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	4413      	add	r3, r2
 80015b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	2200      	movs	r2, #0
 80015ba:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80015bc:	78fb      	ldrb	r3, [r7, #3]
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80015c8:	883b      	ldrh	r3, [r7, #0]
 80015ca:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	78ba      	ldrb	r2, [r7, #2]
 80015d6:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80015d8:	78bb      	ldrb	r3, [r7, #2]
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d102      	bne.n	80015e4 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2200      	movs	r2, #0
 80015e2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d101      	bne.n	80015f2 <HAL_PCD_EP_Open+0x98>
 80015ee:	2302      	movs	r3, #2
 80015f0:	e00e      	b.n	8001610 <HAL_PCD_EP_Open+0xb6>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2201      	movs	r2, #1
 80015f6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	68f9      	ldr	r1, [r7, #12]
 8001600:	4618      	mov	r0, r3
 8001602:	f002 fab9 	bl	8003b78 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800160e:	7afb      	ldrb	r3, [r7, #11]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3710      	adds	r7, #16
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	460b      	mov	r3, r1
 8001622:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001624:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001628:	2b00      	cmp	r3, #0
 800162a:	da0e      	bge.n	800164a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800162c:	78fb      	ldrb	r3, [r7, #3]
 800162e:	f003 0207 	and.w	r2, r3, #7
 8001632:	4613      	mov	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4413      	add	r3, r2
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	3310      	adds	r3, #16
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	4413      	add	r3, r2
 8001640:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	2201      	movs	r2, #1
 8001646:	705a      	strb	r2, [r3, #1]
 8001648:	e00e      	b.n	8001668 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800164a:	78fb      	ldrb	r3, [r7, #3]
 800164c:	f003 0207 	and.w	r2, r3, #7
 8001650:	4613      	mov	r3, r2
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	4413      	add	r3, r2
 8001656:	00db      	lsls	r3, r3, #3
 8001658:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	4413      	add	r3, r2
 8001660:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	2200      	movs	r2, #0
 8001666:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001668:	78fb      	ldrb	r3, [r7, #3]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	b2da      	uxtb	r2, r3
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800167a:	2b01      	cmp	r3, #1
 800167c:	d101      	bne.n	8001682 <HAL_PCD_EP_Close+0x6a>
 800167e:	2302      	movs	r3, #2
 8001680:	e00e      	b.n	80016a0 <HAL_PCD_EP_Close+0x88>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2201      	movs	r2, #1
 8001686:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	68f9      	ldr	r1, [r7, #12]
 8001690:	4618      	mov	r0, r3
 8001692:	f002 ff59 	bl	8004548 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800169e:	2300      	movs	r3, #0
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	607a      	str	r2, [r7, #4]
 80016b2:	603b      	str	r3, [r7, #0]
 80016b4:	460b      	mov	r3, r1
 80016b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80016b8:	7afb      	ldrb	r3, [r7, #11]
 80016ba:	f003 0207 	and.w	r2, r3, #7
 80016be:	4613      	mov	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	4413      	add	r3, r2
 80016c4:	00db      	lsls	r3, r3, #3
 80016c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80016ca:	68fa      	ldr	r2, [r7, #12]
 80016cc:	4413      	add	r3, r2
 80016ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	683a      	ldr	r2, [r7, #0]
 80016da:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	2200      	movs	r2, #0
 80016e0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	2200      	movs	r2, #0
 80016e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80016e8:	7afb      	ldrb	r3, [r7, #11]
 80016ea:	f003 0307 	and.w	r3, r3, #7
 80016ee:	b2da      	uxtb	r2, r3
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	6979      	ldr	r1, [r7, #20]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f003 f911 	bl	8004922 <USB_EPStartXfer>

  return HAL_OK;
 8001700:	2300      	movs	r3, #0
}
 8001702:	4618      	mov	r0, r3
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800170a:	b480      	push	{r7}
 800170c:	b083      	sub	sp, #12
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
 8001712:	460b      	mov	r3, r1
 8001714:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001716:	78fb      	ldrb	r3, [r7, #3]
 8001718:	f003 0207 	and.w	r2, r3, #7
 800171c:	6879      	ldr	r1, [r7, #4]
 800171e:	4613      	mov	r3, r2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	4413      	add	r3, r2
 8001724:	00db      	lsls	r3, r3, #3
 8001726:	440b      	add	r3, r1
 8001728:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800172c:	681b      	ldr	r3, [r3, #0]
}
 800172e:	4618      	mov	r0, r3
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr

0800173a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b086      	sub	sp, #24
 800173e:	af00      	add	r7, sp, #0
 8001740:	60f8      	str	r0, [r7, #12]
 8001742:	607a      	str	r2, [r7, #4]
 8001744:	603b      	str	r3, [r7, #0]
 8001746:	460b      	mov	r3, r1
 8001748:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800174a:	7afb      	ldrb	r3, [r7, #11]
 800174c:	f003 0207 	and.w	r2, r3, #7
 8001750:	4613      	mov	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4413      	add	r3, r2
 8001756:	00db      	lsls	r3, r3, #3
 8001758:	3310      	adds	r3, #16
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	4413      	add	r3, r2
 800175e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	683a      	ldr	r2, [r7, #0]
 800176a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	2201      	movs	r2, #1
 8001770:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	2200      	movs	r2, #0
 800177e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	2201      	movs	r2, #1
 8001784:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001786:	7afb      	ldrb	r3, [r7, #11]
 8001788:	f003 0307 	and.w	r3, r3, #7
 800178c:	b2da      	uxtb	r2, r3
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	6979      	ldr	r1, [r7, #20]
 8001798:	4618      	mov	r0, r3
 800179a:	f003 f8c2 	bl	8004922 <USB_EPStartXfer>

  return HAL_OK;
 800179e:	2300      	movs	r3, #0
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3718      	adds	r7, #24
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	460b      	mov	r3, r1
 80017b2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	7912      	ldrb	r2, [r2, #4]
 80017be:	4293      	cmp	r3, r2
 80017c0:	d901      	bls.n	80017c6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e03e      	b.n	8001844 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80017c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	da0e      	bge.n	80017ec <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80017ce:	78fb      	ldrb	r3, [r7, #3]
 80017d0:	f003 0207 	and.w	r2, r3, #7
 80017d4:	4613      	mov	r3, r2
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	4413      	add	r3, r2
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	3310      	adds	r3, #16
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	4413      	add	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2201      	movs	r2, #1
 80017e8:	705a      	strb	r2, [r3, #1]
 80017ea:	e00c      	b.n	8001806 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80017ec:	78fa      	ldrb	r2, [r7, #3]
 80017ee:	4613      	mov	r3, r2
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	4413      	add	r3, r2
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	4413      	add	r3, r2
 80017fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2200      	movs	r2, #0
 8001804:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	2201      	movs	r2, #1
 800180a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800180c:	78fb      	ldrb	r3, [r7, #3]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	b2da      	uxtb	r2, r3
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800181e:	2b01      	cmp	r3, #1
 8001820:	d101      	bne.n	8001826 <HAL_PCD_EP_SetStall+0x7e>
 8001822:	2302      	movs	r3, #2
 8001824:	e00e      	b.n	8001844 <HAL_PCD_EP_SetStall+0x9c>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2201      	movs	r2, #1
 800182a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	68f9      	ldr	r1, [r7, #12]
 8001834:	4618      	mov	r0, r3
 8001836:	f003 fe23 	bl	8005480 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2200      	movs	r2, #0
 800183e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001842:	2300      	movs	r3, #0
}
 8001844:	4618      	mov	r0, r3
 8001846:	3710      	adds	r7, #16
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	460b      	mov	r3, r1
 8001856:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001858:	78fb      	ldrb	r3, [r7, #3]
 800185a:	f003 030f 	and.w	r3, r3, #15
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	7912      	ldrb	r2, [r2, #4]
 8001862:	4293      	cmp	r3, r2
 8001864:	d901      	bls.n	800186a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e040      	b.n	80018ec <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800186a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800186e:	2b00      	cmp	r3, #0
 8001870:	da0e      	bge.n	8001890 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001872:	78fb      	ldrb	r3, [r7, #3]
 8001874:	f003 0207 	and.w	r2, r3, #7
 8001878:	4613      	mov	r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	4413      	add	r3, r2
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	3310      	adds	r3, #16
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	4413      	add	r3, r2
 8001886:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2201      	movs	r2, #1
 800188c:	705a      	strb	r2, [r3, #1]
 800188e:	e00e      	b.n	80018ae <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001890:	78fb      	ldrb	r3, [r7, #3]
 8001892:	f003 0207 	and.w	r2, r3, #7
 8001896:	4613      	mov	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	4413      	add	r3, r2
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	4413      	add	r3, r2
 80018a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2200      	movs	r2, #0
 80018ac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2200      	movs	r2, #0
 80018b2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80018b4:	78fb      	ldrb	r3, [r7, #3]
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	b2da      	uxtb	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d101      	bne.n	80018ce <HAL_PCD_EP_ClrStall+0x82>
 80018ca:	2302      	movs	r3, #2
 80018cc:	e00e      	b.n	80018ec <HAL_PCD_EP_ClrStall+0xa0>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2201      	movs	r2, #1
 80018d2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	68f9      	ldr	r1, [r7, #12]
 80018dc:	4618      	mov	r0, r3
 80018de:	f003 fe20 	bl	8005522 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3710      	adds	r7, #16
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b092      	sub	sp, #72	@ 0x48
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80018fc:	e333      	b.n	8001f66 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001906:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001908:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800190a:	b2db      	uxtb	r3, r3
 800190c:	f003 030f 	and.w	r3, r3, #15
 8001910:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8001914:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001918:	2b00      	cmp	r3, #0
 800191a:	f040 8108 	bne.w	8001b2e <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800191e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001920:	f003 0310 	and.w	r3, r3, #16
 8001924:	2b00      	cmp	r3, #0
 8001926:	d14c      	bne.n	80019c2 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	881b      	ldrh	r3, [r3, #0]
 800192e:	b29b      	uxth	r3, r3
 8001930:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001934:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001938:	813b      	strh	r3, [r7, #8]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	893b      	ldrh	r3, [r7, #8]
 8001940:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001944:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001948:	b29b      	uxth	r3, r3
 800194a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3310      	adds	r3, #16
 8001950:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800195a:	b29b      	uxth	r3, r3
 800195c:	461a      	mov	r2, r3
 800195e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	00db      	lsls	r3, r3, #3
 8001964:	4413      	add	r3, r2
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	6812      	ldr	r2, [r2, #0]
 800196a:	4413      	add	r3, r2
 800196c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001970:	881b      	ldrh	r3, [r3, #0]
 8001972:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001978:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800197a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800197c:	695a      	ldr	r2, [r3, #20]
 800197e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	441a      	add	r2, r3
 8001984:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001986:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001988:	2100      	movs	r1, #0
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f005 fdf1 	bl	8007572 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	7b1b      	ldrb	r3, [r3, #12]
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	f000 82e5 	beq.w	8001f66 <PCD_EP_ISR_Handler+0x672>
 800199c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	f040 82e0 	bne.w	8001f66 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	7b1b      	ldrb	r3, [r3, #12]
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80019b0:	b2da      	uxtb	r2, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	731a      	strb	r2, [r3, #12]
 80019c0:	e2d1      	b.n	8001f66 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80019c8:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	881b      	ldrh	r3, [r3, #0]
 80019d0:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80019d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80019d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d032      	beq.n	8001a42 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	461a      	mov	r2, r3
 80019e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	00db      	lsls	r3, r3, #3
 80019ee:	4413      	add	r3, r2
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	6812      	ldr	r2, [r2, #0]
 80019f4:	4413      	add	r3, r2
 80019f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80019fa:	881b      	ldrh	r3, [r3, #0]
 80019fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001a00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a02:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6818      	ldr	r0, [r3, #0]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8001a0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a10:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001a12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a14:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	f003 feaa 	bl	8005770 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001a28:	4013      	ands	r3, r2
 8001a2a:	817b      	strh	r3, [r7, #10]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	897a      	ldrh	r2, [r7, #10]
 8001a32:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001a36:	b292      	uxth	r2, r2
 8001a38:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f005 fd6c 	bl	8007518 <HAL_PCD_SetupStageCallback>
 8001a40:	e291      	b.n	8001f66 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001a42:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	f280 828d 	bge.w	8001f66 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	881b      	ldrh	r3, [r3, #0]
 8001a52:	b29a      	uxth	r2, r3
 8001a54:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001a58:	4013      	ands	r3, r2
 8001a5a:	81fb      	strh	r3, [r7, #14]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	89fa      	ldrh	r2, [r7, #14]
 8001a62:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001a66:	b292      	uxth	r2, r2
 8001a68:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	461a      	mov	r2, r3
 8001a76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	4413      	add	r3, r2
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	6812      	ldr	r2, [r2, #0]
 8001a82:	4413      	add	r3, r2
 8001a84:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001a88:	881b      	ldrh	r3, [r3, #0]
 8001a8a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001a8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a90:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001a92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d019      	beq.n	8001ace <PCD_EP_ISR_Handler+0x1da>
 8001a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a9c:	695b      	ldr	r3, [r3, #20]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d015      	beq.n	8001ace <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6818      	ldr	r0, [r3, #0]
 8001aa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001aa8:	6959      	ldr	r1, [r3, #20]
 8001aaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001aac:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001aae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ab0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	f003 fe5c 	bl	8005770 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001ab8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001aba:	695a      	ldr	r2, [r3, #20]
 8001abc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001abe:	69db      	ldr	r3, [r3, #28]
 8001ac0:	441a      	add	r2, r3
 8001ac2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ac4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f005 fd37 	bl	800753c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	881b      	ldrh	r3, [r3, #0]
 8001ad4:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8001ad6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001ad8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f040 8242 	bne.w	8001f66 <PCD_EP_ISR_Handler+0x672>
 8001ae2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001ae4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001ae8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001aec:	f000 823b 	beq.w	8001f66 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	881b      	ldrh	r3, [r3, #0]
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001afc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b00:	81bb      	strh	r3, [r7, #12]
 8001b02:	89bb      	ldrh	r3, [r7, #12]
 8001b04:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001b08:	81bb      	strh	r3, [r7, #12]
 8001b0a:	89bb      	ldrh	r3, [r7, #12]
 8001b0c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001b10:	81bb      	strh	r3, [r7, #12]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	89bb      	ldrh	r3, [r7, #12]
 8001b18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001b1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001b20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	8013      	strh	r3, [r2, #0]
 8001b2c:	e21b      	b.n	8001f66 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	461a      	mov	r2, r3
 8001b34:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	4413      	add	r3, r2
 8001b3c:	881b      	ldrh	r3, [r3, #0]
 8001b3e:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001b40:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	f280 80f1 	bge.w	8001d2c <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	461a      	mov	r2, r3
 8001b50:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	4413      	add	r3, r2
 8001b58:	881b      	ldrh	r3, [r3, #0]
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001b60:	4013      	ands	r3, r2
 8001b62:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	461a      	mov	r2, r3
 8001b6a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4413      	add	r3, r2
 8001b72:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001b74:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001b78:	b292      	uxth	r2, r2
 8001b7a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8001b7c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001b80:	4613      	mov	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	00db      	lsls	r3, r3, #3
 8001b88:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	4413      	add	r3, r2
 8001b90:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8001b92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b94:	7b1b      	ldrb	r3, [r3, #12]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d123      	bne.n	8001be2 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4413      	add	r3, r2
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	6812      	ldr	r2, [r2, #0]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001bb8:	881b      	ldrh	r3, [r3, #0]
 8001bba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001bbe:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8001bc2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	f000 808b 	beq.w	8001ce2 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6818      	ldr	r0, [r3, #0]
 8001bd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bd2:	6959      	ldr	r1, [r3, #20]
 8001bd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bd6:	88da      	ldrh	r2, [r3, #6]
 8001bd8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001bdc:	f003 fdc8 	bl	8005770 <USB_ReadPMA>
 8001be0:	e07f      	b.n	8001ce2 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8001be2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001be4:	78db      	ldrb	r3, [r3, #3]
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d109      	bne.n	8001bfe <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8001bea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001bec:	461a      	mov	r2, r3
 8001bee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f000 f9c6 	bl	8001f82 <HAL_PCD_EP_DB_Receive>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001bfc:	e071      	b.n	8001ce2 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	461a      	mov	r2, r3
 8001c04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	4413      	add	r3, r2
 8001c0c:	881b      	ldrh	r3, [r3, #0]
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001c14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c18:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	461a      	mov	r2, r3
 8001c20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	441a      	add	r2, r3
 8001c28:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001c2a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001c2e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001c32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c36:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	461a      	mov	r2, r3
 8001c44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	4413      	add	r3, r2
 8001c4c:	881b      	ldrh	r3, [r3, #0]
 8001c4e:	b29b      	uxth	r3, r3
 8001c50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d022      	beq.n	8001c9e <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	461a      	mov	r2, r3
 8001c64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	00db      	lsls	r3, r3, #3
 8001c6a:	4413      	add	r3, r2
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6812      	ldr	r2, [r2, #0]
 8001c70:	4413      	add	r3, r2
 8001c72:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001c76:	881b      	ldrh	r3, [r3, #0]
 8001c78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c7c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8001c80:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d02c      	beq.n	8001ce2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6818      	ldr	r0, [r3, #0]
 8001c8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c8e:	6959      	ldr	r1, [r3, #20]
 8001c90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c92:	891a      	ldrh	r2, [r3, #8]
 8001c94:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001c98:	f003 fd6a 	bl	8005770 <USB_ReadPMA>
 8001c9c:	e021      	b.n	8001ce2 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	461a      	mov	r2, r3
 8001caa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	4413      	add	r3, r2
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	6812      	ldr	r2, [r2, #0]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001cbc:	881b      	ldrh	r3, [r3, #0]
 8001cbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001cc2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8001cc6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d009      	beq.n	8001ce2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6818      	ldr	r0, [r3, #0]
 8001cd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cd4:	6959      	ldr	r1, [r3, #20]
 8001cd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cd8:	895a      	ldrh	r2, [r3, #10]
 8001cda:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001cde:	f003 fd47 	bl	8005770 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8001ce2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ce4:	69da      	ldr	r2, [r3, #28]
 8001ce6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001cea:	441a      	add	r2, r3
 8001cec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cee:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8001cf0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cf2:	695a      	ldr	r2, [r3, #20]
 8001cf4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001cf8:	441a      	add	r2, r3
 8001cfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cfc:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001cfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d005      	beq.n	8001d12 <PCD_EP_ISR_Handler+0x41e>
 8001d06:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001d0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d0c:	691b      	ldr	r3, [r3, #16]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d206      	bcs.n	8001d20 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	4619      	mov	r1, r3
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f005 fc0f 	bl	800753c <HAL_PCD_DataOutStageCallback>
 8001d1e:	e005      	b.n	8001d2c <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001d26:	4618      	mov	r0, r3
 8001d28:	f002 fdfb 	bl	8004922 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001d2c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f000 8117 	beq.w	8001f66 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8001d38:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	00db      	lsls	r3, r3, #3
 8001d44:	3310      	adds	r3, #16
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	4413      	add	r3, r2
 8001d4a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	461a      	mov	r2, r3
 8001d52:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	4413      	add	r3, r2
 8001d5a:	881b      	ldrh	r3, [r3, #0]
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d66:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	441a      	add	r2, r3
 8001d76:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001d78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001d7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8001d84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d86:	78db      	ldrb	r3, [r3, #3]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	f040 80a1 	bne.w	8001ed0 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8001d8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d90:	2200      	movs	r2, #0
 8001d92:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8001d94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d96:	7b1b      	ldrb	r3, [r3, #12]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f000 8092 	beq.w	8001ec2 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001d9e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d046      	beq.n	8001e36 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001da8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001daa:	785b      	ldrb	r3, [r3, #1]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d126      	bne.n	8001dfe <PCD_EP_ISR_Handler+0x50a>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	617b      	str	r3, [r7, #20]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	617b      	str	r3, [r7, #20]
 8001dc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	00da      	lsls	r2, r3, #3
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001dd6:	613b      	str	r3, [r7, #16]
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	881b      	ldrh	r3, [r3, #0]
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	801a      	strh	r2, [r3, #0]
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001df2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	801a      	strh	r2, [r3, #0]
 8001dfc:	e061      	b.n	8001ec2 <PCD_EP_ISR_Handler+0x5ce>
 8001dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e00:	785b      	ldrb	r3, [r3, #1]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d15d      	bne.n	8001ec2 <PCD_EP_ISR_Handler+0x5ce>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	61fb      	str	r3, [r7, #28]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e14:	b29b      	uxth	r3, r3
 8001e16:	461a      	mov	r2, r3
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	61fb      	str	r3, [r7, #28]
 8001e1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	00da      	lsls	r2, r3, #3
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	4413      	add	r3, r2
 8001e28:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001e2c:	61bb      	str	r3, [r7, #24]
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	2200      	movs	r2, #0
 8001e32:	801a      	strh	r2, [r3, #0]
 8001e34:	e045      	b.n	8001ec2 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e3e:	785b      	ldrb	r3, [r3, #1]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d126      	bne.n	8001e92 <PCD_EP_ISR_Handler+0x59e>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	461a      	mov	r2, r3
 8001e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e58:	4413      	add	r3, r2
 8001e5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	00da      	lsls	r2, r3, #3
 8001e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e64:	4413      	add	r3, r2
 8001e66:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001e6a:	623b      	str	r3, [r7, #32]
 8001e6c:	6a3b      	ldr	r3, [r7, #32]
 8001e6e:	881b      	ldrh	r3, [r3, #0]
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	6a3b      	ldr	r3, [r7, #32]
 8001e7a:	801a      	strh	r2, [r3, #0]
 8001e7c:	6a3b      	ldr	r3, [r7, #32]
 8001e7e:	881b      	ldrh	r3, [r3, #0]
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001e86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e8a:	b29a      	uxth	r2, r3
 8001e8c:	6a3b      	ldr	r3, [r7, #32]
 8001e8e:	801a      	strh	r2, [r3, #0]
 8001e90:	e017      	b.n	8001ec2 <PCD_EP_ISR_Handler+0x5ce>
 8001e92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e94:	785b      	ldrb	r3, [r3, #1]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d113      	bne.n	8001ec2 <PCD_EP_ISR_Handler+0x5ce>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ea8:	4413      	add	r3, r2
 8001eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001eac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	00da      	lsls	r2, r3, #3
 8001eb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001eb4:	4413      	add	r3, r2
 8001eb6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001eba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001ec2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f005 fb52 	bl	8007572 <HAL_PCD_DataInStageCallback>
 8001ece:	e04a      	b.n	8001f66 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8001ed0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d13f      	bne.n	8001f5a <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	00db      	lsls	r3, r3, #3
 8001eec:	4413      	add	r3, r2
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	6812      	ldr	r2, [r2, #0]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001ef8:	881b      	ldrh	r3, [r3, #0]
 8001efa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001efe:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8001f00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f02:	699a      	ldr	r2, [r3, #24]
 8001f04:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d906      	bls.n	8001f18 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8001f0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f0c:	699a      	ldr	r2, [r3, #24]
 8001f0e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001f10:	1ad2      	subs	r2, r2, r3
 8001f12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f14:	619a      	str	r2, [r3, #24]
 8001f16:	e002      	b.n	8001f1e <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8001f18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8001f1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d106      	bne.n	8001f34 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001f26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f005 fb20 	bl	8007572 <HAL_PCD_DataInStageCallback>
 8001f32:	e018      	b.n	8001f66 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8001f34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f36:	695a      	ldr	r2, [r3, #20]
 8001f38:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001f3a:	441a      	add	r2, r3
 8001f3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f3e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8001f40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f42:	69da      	ldr	r2, [r3, #28]
 8001f44:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001f46:	441a      	add	r2, r3
 8001f48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f4a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001f52:	4618      	mov	r0, r3
 8001f54:	f002 fce5 	bl	8004922 <USB_EPStartXfer>
 8001f58:	e005      	b.n	8001f66 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8001f5a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001f5c:	461a      	mov	r2, r3
 8001f5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f000 f917 	bl	8002194 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	b21b      	sxth	r3, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	f6ff acc3 	blt.w	80018fe <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3748      	adds	r7, #72	@ 0x48
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b088      	sub	sp, #32
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	60f8      	str	r0, [r7, #12]
 8001f8a:	60b9      	str	r1, [r7, #8]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001f90:	88fb      	ldrh	r3, [r7, #6]
 8001f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d07c      	beq.n	8002094 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	4413      	add	r3, r2
 8001fae:	68fa      	ldr	r2, [r7, #12]
 8001fb0:	6812      	ldr	r2, [r2, #0]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001fb8:	881b      	ldrh	r3, [r3, #0]
 8001fba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fbe:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	699a      	ldr	r2, [r3, #24]
 8001fc4:	8b7b      	ldrh	r3, [r7, #26]
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d306      	bcc.n	8001fd8 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	699a      	ldr	r2, [r3, #24]
 8001fce:	8b7b      	ldrh	r3, [r7, #26]
 8001fd0:	1ad2      	subs	r2, r2, r3
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	619a      	str	r2, [r3, #24]
 8001fd6:	e002      	b.n	8001fde <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	699b      	ldr	r3, [r3, #24]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d123      	bne.n	800202e <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	461a      	mov	r2, r3
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	4413      	add	r3, r2
 8001ff4:	881b      	ldrh	r3, [r3, #0]
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001ffc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002000:	833b      	strh	r3, [r7, #24]
 8002002:	8b3b      	ldrh	r3, [r7, #24]
 8002004:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002008:	833b      	strh	r3, [r7, #24]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	461a      	mov	r2, r3
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	441a      	add	r2, r3
 8002018:	8b3b      	ldrh	r3, [r7, #24]
 800201a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800201e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002022:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800202a:	b29b      	uxth	r3, r3
 800202c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800202e:	88fb      	ldrh	r3, [r7, #6]
 8002030:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002034:	2b00      	cmp	r3, #0
 8002036:	d01f      	beq.n	8002078 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	461a      	mov	r2, r3
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	4413      	add	r3, r2
 8002046:	881b      	ldrh	r3, [r3, #0]
 8002048:	b29b      	uxth	r3, r3
 800204a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800204e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002052:	82fb      	strh	r3, [r7, #22]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	461a      	mov	r2, r3
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	441a      	add	r2, r3
 8002062:	8afb      	ldrh	r3, [r7, #22]
 8002064:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002068:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800206c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002070:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002074:	b29b      	uxth	r3, r3
 8002076:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002078:	8b7b      	ldrh	r3, [r7, #26]
 800207a:	2b00      	cmp	r3, #0
 800207c:	f000 8085 	beq.w	800218a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6818      	ldr	r0, [r3, #0]
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	6959      	ldr	r1, [r3, #20]
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	891a      	ldrh	r2, [r3, #8]
 800208c:	8b7b      	ldrh	r3, [r7, #26]
 800208e:	f003 fb6f 	bl	8005770 <USB_ReadPMA>
 8002092:	e07a      	b.n	800218a <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800209c:	b29b      	uxth	r3, r3
 800209e:	461a      	mov	r2, r3
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	00db      	lsls	r3, r3, #3
 80020a6:	4413      	add	r3, r2
 80020a8:	68fa      	ldr	r2, [r7, #12]
 80020aa:	6812      	ldr	r2, [r2, #0]
 80020ac:	4413      	add	r3, r2
 80020ae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80020b2:	881b      	ldrh	r3, [r3, #0]
 80020b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020b8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	699a      	ldr	r2, [r3, #24]
 80020be:	8b7b      	ldrh	r3, [r7, #26]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d306      	bcc.n	80020d2 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	699a      	ldr	r2, [r3, #24]
 80020c8:	8b7b      	ldrh	r3, [r7, #26]
 80020ca:	1ad2      	subs	r2, r2, r3
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	619a      	str	r2, [r3, #24]
 80020d0:	e002      	b.n	80020d8 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	2200      	movs	r2, #0
 80020d6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	699b      	ldr	r3, [r3, #24]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d123      	bne.n	8002128 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	461a      	mov	r2, r3
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	881b      	ldrh	r3, [r3, #0]
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80020f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020fa:	83fb      	strh	r3, [r7, #30]
 80020fc:	8bfb      	ldrh	r3, [r7, #30]
 80020fe:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002102:	83fb      	strh	r3, [r7, #30]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	461a      	mov	r2, r3
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	441a      	add	r2, r3
 8002112:	8bfb      	ldrh	r3, [r7, #30]
 8002114:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002118:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800211c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002120:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002124:	b29b      	uxth	r3, r3
 8002126:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002128:	88fb      	ldrh	r3, [r7, #6]
 800212a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800212e:	2b00      	cmp	r3, #0
 8002130:	d11f      	bne.n	8002172 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	461a      	mov	r2, r3
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	881b      	ldrh	r3, [r3, #0]
 8002142:	b29b      	uxth	r3, r3
 8002144:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002148:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800214c:	83bb      	strh	r3, [r7, #28]
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	461a      	mov	r2, r3
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	441a      	add	r2, r3
 800215c:	8bbb      	ldrh	r3, [r7, #28]
 800215e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002162:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002166:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800216a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800216e:	b29b      	uxth	r3, r3
 8002170:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002172:	8b7b      	ldrh	r3, [r7, #26]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d008      	beq.n	800218a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6818      	ldr	r0, [r3, #0]
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	6959      	ldr	r1, [r3, #20]
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	895a      	ldrh	r2, [r3, #10]
 8002184:	8b7b      	ldrh	r3, [r7, #26]
 8002186:	f003 faf3 	bl	8005770 <USB_ReadPMA>
    }
  }

  return count;
 800218a:	8b7b      	ldrh	r3, [r7, #26]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3720      	adds	r7, #32
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b0a6      	sub	sp, #152	@ 0x98
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	4613      	mov	r3, r2
 80021a0:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80021a2:	88fb      	ldrh	r3, [r7, #6]
 80021a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	f000 81f7 	beq.w	800259c <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	461a      	mov	r2, r3
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	00db      	lsls	r3, r3, #3
 80021c0:	4413      	add	r3, r2
 80021c2:	68fa      	ldr	r2, [r7, #12]
 80021c4:	6812      	ldr	r2, [r2, #0]
 80021c6:	4413      	add	r3, r2
 80021c8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80021cc:	881b      	ldrh	r3, [r3, #0]
 80021ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021d2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	699a      	ldr	r2, [r3, #24]
 80021da:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80021de:	429a      	cmp	r2, r3
 80021e0:	d907      	bls.n	80021f2 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	699a      	ldr	r2, [r3, #24]
 80021e6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80021ea:	1ad2      	subs	r2, r2, r3
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	619a      	str	r2, [r3, #24]
 80021f0:	e002      	b.n	80021f8 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	2200      	movs	r2, #0
 80021f6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	f040 80e1 	bne.w	80023c4 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	785b      	ldrb	r3, [r3, #1]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d126      	bne.n	8002258 <HAL_PCD_EP_DB_Transmit+0xc4>
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002218:	b29b      	uxth	r3, r3
 800221a:	461a      	mov	r2, r3
 800221c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800221e:	4413      	add	r3, r2
 8002220:	633b      	str	r3, [r7, #48]	@ 0x30
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	00da      	lsls	r2, r3, #3
 8002228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800222a:	4413      	add	r3, r2
 800222c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002230:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002234:	881b      	ldrh	r3, [r3, #0]
 8002236:	b29b      	uxth	r3, r3
 8002238:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800223c:	b29a      	uxth	r2, r3
 800223e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002240:	801a      	strh	r2, [r3, #0]
 8002242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002244:	881b      	ldrh	r3, [r3, #0]
 8002246:	b29b      	uxth	r3, r3
 8002248:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800224c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002250:	b29a      	uxth	r2, r3
 8002252:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002254:	801a      	strh	r2, [r3, #0]
 8002256:	e01a      	b.n	800228e <HAL_PCD_EP_DB_Transmit+0xfa>
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	785b      	ldrb	r3, [r3, #1]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d116      	bne.n	800228e <HAL_PCD_EP_DB_Transmit+0xfa>
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800226e:	b29b      	uxth	r3, r3
 8002270:	461a      	mov	r2, r3
 8002272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002274:	4413      	add	r3, r2
 8002276:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	00da      	lsls	r2, r3, #3
 800227e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002280:	4413      	add	r3, r2
 8002282:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002286:	637b      	str	r3, [r7, #52]	@ 0x34
 8002288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800228a:	2200      	movs	r2, #0
 800228c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	785b      	ldrb	r3, [r3, #1]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d126      	bne.n	80022ea <HAL_PCD_EP_DB_Transmit+0x156>
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	623b      	str	r3, [r7, #32]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	461a      	mov	r2, r3
 80022ae:	6a3b      	ldr	r3, [r7, #32]
 80022b0:	4413      	add	r3, r2
 80022b2:	623b      	str	r3, [r7, #32]
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	00da      	lsls	r2, r3, #3
 80022ba:	6a3b      	ldr	r3, [r7, #32]
 80022bc:	4413      	add	r3, r2
 80022be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80022c2:	61fb      	str	r3, [r7, #28]
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	881b      	ldrh	r3, [r3, #0]
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	801a      	strh	r2, [r3, #0]
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	881b      	ldrh	r3, [r3, #0]
 80022d8:	b29b      	uxth	r3, r3
 80022da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80022de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80022e2:	b29a      	uxth	r2, r3
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	801a      	strh	r2, [r3, #0]
 80022e8:	e017      	b.n	800231a <HAL_PCD_EP_DB_Transmit+0x186>
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	785b      	ldrb	r3, [r3, #1]
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d113      	bne.n	800231a <HAL_PCD_EP_DB_Transmit+0x186>
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	461a      	mov	r2, r3
 80022fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002300:	4413      	add	r3, r2
 8002302:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	00da      	lsls	r2, r3, #3
 800230a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800230c:	4413      	add	r3, r2
 800230e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002312:	627b      	str	r3, [r7, #36]	@ 0x24
 8002314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002316:	2200      	movs	r2, #0
 8002318:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	78db      	ldrb	r3, [r3, #3]
 800231e:	2b02      	cmp	r3, #2
 8002320:	d123      	bne.n	800236a <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	461a      	mov	r2, r3
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4413      	add	r3, r2
 8002330:	881b      	ldrh	r3, [r3, #0]
 8002332:	b29b      	uxth	r3, r3
 8002334:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002338:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800233c:	837b      	strh	r3, [r7, #26]
 800233e:	8b7b      	ldrh	r3, [r7, #26]
 8002340:	f083 0320 	eor.w	r3, r3, #32
 8002344:	837b      	strh	r3, [r7, #26]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	461a      	mov	r2, r3
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	441a      	add	r2, r3
 8002354:	8b7b      	ldrh	r3, [r7, #26]
 8002356:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800235a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800235e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002366:	b29b      	uxth	r3, r3
 8002368:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	4619      	mov	r1, r3
 8002370:	68f8      	ldr	r0, [r7, #12]
 8002372:	f005 f8fe 	bl	8007572 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002376:	88fb      	ldrh	r3, [r7, #6]
 8002378:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d01f      	beq.n	80023c0 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	461a      	mov	r2, r3
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	4413      	add	r3, r2
 800238e:	881b      	ldrh	r3, [r3, #0]
 8002390:	b29b      	uxth	r3, r3
 8002392:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800239a:	833b      	strh	r3, [r7, #24]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	461a      	mov	r2, r3
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	441a      	add	r2, r3
 80023aa:	8b3b      	ldrh	r3, [r7, #24]
 80023ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80023b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80023b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023bc:	b29b      	uxth	r3, r3
 80023be:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80023c0:	2300      	movs	r3, #0
 80023c2:	e31f      	b.n	8002a04 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80023c4:	88fb      	ldrh	r3, [r7, #6]
 80023c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d021      	beq.n	8002412 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	461a      	mov	r2, r3
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	4413      	add	r3, r2
 80023dc:	881b      	ldrh	r3, [r3, #0]
 80023de:	b29b      	uxth	r3, r3
 80023e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80023e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023e8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	461a      	mov	r2, r3
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	441a      	add	r2, r3
 80023fa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80023fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002402:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002406:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800240a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800240e:	b29b      	uxth	r3, r3
 8002410:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002418:	2b01      	cmp	r3, #1
 800241a:	f040 82ca 	bne.w	80029b2 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	695a      	ldr	r2, [r3, #20]
 8002422:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002426:	441a      	add	r2, r3
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	69da      	ldr	r2, [r3, #28]
 8002430:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002434:	441a      	add	r2, r3
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	6a1a      	ldr	r2, [r3, #32]
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	429a      	cmp	r2, r3
 8002444:	d309      	bcc.n	800245a <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	6a1a      	ldr	r2, [r3, #32]
 8002450:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002452:	1ad2      	subs	r2, r2, r3
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	621a      	str	r2, [r3, #32]
 8002458:	e015      	b.n	8002486 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	6a1b      	ldr	r3, [r3, #32]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d107      	bne.n	8002472 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8002462:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002466:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002470:	e009      	b.n	8002486 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	2200      	movs	r2, #0
 8002476:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	6a1b      	ldr	r3, [r3, #32]
 800247e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	2200      	movs	r2, #0
 8002484:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	785b      	ldrb	r3, [r3, #1]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d15f      	bne.n	800254e <HAL_PCD_EP_DB_Transmit+0x3ba>
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	643b      	str	r3, [r7, #64]	@ 0x40
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800249c:	b29b      	uxth	r3, r3
 800249e:	461a      	mov	r2, r3
 80024a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024a2:	4413      	add	r3, r2
 80024a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	00da      	lsls	r2, r3, #3
 80024ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024ae:	4413      	add	r3, r2
 80024b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80024b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80024b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024b8:	881b      	ldrh	r3, [r3, #0]
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024c0:	b29a      	uxth	r2, r3
 80024c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024c4:	801a      	strh	r2, [r3, #0]
 80024c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d10a      	bne.n	80024e2 <HAL_PCD_EP_DB_Transmit+0x34e>
 80024cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024ce:	881b      	ldrh	r3, [r3, #0]
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80024d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80024da:	b29a      	uxth	r2, r3
 80024dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024de:	801a      	strh	r2, [r3, #0]
 80024e0:	e051      	b.n	8002586 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80024e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80024e4:	2b3e      	cmp	r3, #62	@ 0x3e
 80024e6:	d816      	bhi.n	8002516 <HAL_PCD_EP_DB_Transmit+0x382>
 80024e8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80024ea:	085b      	lsrs	r3, r3, #1
 80024ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80024ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80024f0:	f003 0301 	and.w	r3, r3, #1
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d002      	beq.n	80024fe <HAL_PCD_EP_DB_Transmit+0x36a>
 80024f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80024fa:	3301      	adds	r3, #1
 80024fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80024fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002500:	881b      	ldrh	r3, [r3, #0]
 8002502:	b29a      	uxth	r2, r3
 8002504:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002506:	b29b      	uxth	r3, r3
 8002508:	029b      	lsls	r3, r3, #10
 800250a:	b29b      	uxth	r3, r3
 800250c:	4313      	orrs	r3, r2
 800250e:	b29a      	uxth	r2, r3
 8002510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002512:	801a      	strh	r2, [r3, #0]
 8002514:	e037      	b.n	8002586 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002516:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002518:	095b      	lsrs	r3, r3, #5
 800251a:	653b      	str	r3, [r7, #80]	@ 0x50
 800251c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800251e:	f003 031f 	and.w	r3, r3, #31
 8002522:	2b00      	cmp	r3, #0
 8002524:	d102      	bne.n	800252c <HAL_PCD_EP_DB_Transmit+0x398>
 8002526:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002528:	3b01      	subs	r3, #1
 800252a:	653b      	str	r3, [r7, #80]	@ 0x50
 800252c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800252e:	881b      	ldrh	r3, [r3, #0]
 8002530:	b29a      	uxth	r2, r3
 8002532:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002534:	b29b      	uxth	r3, r3
 8002536:	029b      	lsls	r3, r3, #10
 8002538:	b29b      	uxth	r3, r3
 800253a:	4313      	orrs	r3, r2
 800253c:	b29b      	uxth	r3, r3
 800253e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002542:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002546:	b29a      	uxth	r2, r3
 8002548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800254a:	801a      	strh	r2, [r3, #0]
 800254c:	e01b      	b.n	8002586 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	785b      	ldrb	r3, [r3, #1]
 8002552:	2b01      	cmp	r3, #1
 8002554:	d117      	bne.n	8002586 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002564:	b29b      	uxth	r3, r3
 8002566:	461a      	mov	r2, r3
 8002568:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800256a:	4413      	add	r3, r2
 800256c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	00da      	lsls	r2, r3, #3
 8002574:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002576:	4413      	add	r3, r2
 8002578:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800257c:	647b      	str	r3, [r7, #68]	@ 0x44
 800257e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002580:	b29a      	uxth	r2, r3
 8002582:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002584:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6818      	ldr	r0, [r3, #0]
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	6959      	ldr	r1, [r3, #20]
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	891a      	ldrh	r2, [r3, #8]
 8002592:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002594:	b29b      	uxth	r3, r3
 8002596:	f003 f8a8 	bl	80056ea <USB_WritePMA>
 800259a:	e20a      	b.n	80029b2 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	461a      	mov	r2, r3
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	00db      	lsls	r3, r3, #3
 80025ae:	4413      	add	r3, r2
 80025b0:	68fa      	ldr	r2, [r7, #12]
 80025b2:	6812      	ldr	r2, [r2, #0]
 80025b4:	4413      	add	r3, r2
 80025b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80025ba:	881b      	ldrh	r3, [r3, #0]
 80025bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025c0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	699a      	ldr	r2, [r3, #24]
 80025c8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d307      	bcc.n	80025e0 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	699a      	ldr	r2, [r3, #24]
 80025d4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80025d8:	1ad2      	subs	r2, r2, r3
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	619a      	str	r2, [r3, #24]
 80025de:	e002      	b.n	80025e6 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	2200      	movs	r2, #0
 80025e4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f040 80f6 	bne.w	80027dc <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	785b      	ldrb	r3, [r3, #1]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d126      	bne.n	8002646 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	677b      	str	r3, [r7, #116]	@ 0x74
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002606:	b29b      	uxth	r3, r3
 8002608:	461a      	mov	r2, r3
 800260a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800260c:	4413      	add	r3, r2
 800260e:	677b      	str	r3, [r7, #116]	@ 0x74
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	00da      	lsls	r2, r3, #3
 8002616:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002618:	4413      	add	r3, r2
 800261a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800261e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002620:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002622:	881b      	ldrh	r3, [r3, #0]
 8002624:	b29b      	uxth	r3, r3
 8002626:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800262a:	b29a      	uxth	r2, r3
 800262c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800262e:	801a      	strh	r2, [r3, #0]
 8002630:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002632:	881b      	ldrh	r3, [r3, #0]
 8002634:	b29b      	uxth	r3, r3
 8002636:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800263a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800263e:	b29a      	uxth	r2, r3
 8002640:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002642:	801a      	strh	r2, [r3, #0]
 8002644:	e01a      	b.n	800267c <HAL_PCD_EP_DB_Transmit+0x4e8>
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	785b      	ldrb	r3, [r3, #1]
 800264a:	2b01      	cmp	r3, #1
 800264c:	d116      	bne.n	800267c <HAL_PCD_EP_DB_Transmit+0x4e8>
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800265c:	b29b      	uxth	r3, r3
 800265e:	461a      	mov	r2, r3
 8002660:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002662:	4413      	add	r3, r2
 8002664:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	00da      	lsls	r2, r3, #3
 800266c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800266e:	4413      	add	r3, r2
 8002670:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002674:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002676:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002678:	2200      	movs	r2, #0
 800267a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	785b      	ldrb	r3, [r3, #1]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d12f      	bne.n	80026ec <HAL_PCD_EP_DB_Transmit+0x558>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800269c:	b29b      	uxth	r3, r3
 800269e:	461a      	mov	r2, r3
 80026a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026a4:	4413      	add	r3, r2
 80026a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	00da      	lsls	r2, r3, #3
 80026b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026b4:	4413      	add	r3, r2
 80026b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80026ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80026be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026c2:	881b      	ldrh	r3, [r3, #0]
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026d0:	801a      	strh	r2, [r3, #0]
 80026d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026d6:	881b      	ldrh	r3, [r3, #0]
 80026d8:	b29b      	uxth	r3, r3
 80026da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80026de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80026e8:	801a      	strh	r2, [r3, #0]
 80026ea:	e01c      	b.n	8002726 <HAL_PCD_EP_DB_Transmit+0x592>
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	785b      	ldrb	r3, [r3, #1]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d118      	bne.n	8002726 <HAL_PCD_EP_DB_Transmit+0x592>
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	461a      	mov	r2, r3
 8002700:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002704:	4413      	add	r3, r2
 8002706:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	00da      	lsls	r2, r3, #3
 8002710:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002714:	4413      	add	r3, r2
 8002716:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800271a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800271e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002722:	2200      	movs	r2, #0
 8002724:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	78db      	ldrb	r3, [r3, #3]
 800272a:	2b02      	cmp	r3, #2
 800272c:	d127      	bne.n	800277e <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	4413      	add	r3, r2
 800273c:	881b      	ldrh	r3, [r3, #0]
 800273e:	b29b      	uxth	r3, r3
 8002740:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002744:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002748:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800274c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8002750:	f083 0320 	eor.w	r3, r3, #32
 8002754:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	461a      	mov	r2, r3
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	441a      	add	r2, r3
 8002766:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800276a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800276e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002772:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002776:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800277a:	b29b      	uxth	r3, r3
 800277c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	4619      	mov	r1, r3
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f004 fef4 	bl	8007572 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800278a:	88fb      	ldrh	r3, [r7, #6]
 800278c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d121      	bne.n	80027d8 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	461a      	mov	r2, r3
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4413      	add	r3, r2
 80027a2:	881b      	ldrh	r3, [r3, #0]
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80027aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027ae:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	461a      	mov	r2, r3
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	441a      	add	r2, r3
 80027c0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80027c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80027c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80027cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80027d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80027d8:	2300      	movs	r3, #0
 80027da:	e113      	b.n	8002a04 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80027dc:	88fb      	ldrh	r3, [r7, #6]
 80027de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d121      	bne.n	800282a <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	461a      	mov	r2, r3
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	4413      	add	r3, r2
 80027f4:	881b      	ldrh	r3, [r3, #0]
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80027fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002800:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	461a      	mov	r2, r3
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	441a      	add	r2, r3
 8002812:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002816:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800281a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800281e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002826:	b29b      	uxth	r3, r3
 8002828:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002830:	2b01      	cmp	r3, #1
 8002832:	f040 80be 	bne.w	80029b2 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	695a      	ldr	r2, [r3, #20]
 800283a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800283e:	441a      	add	r2, r3
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	69da      	ldr	r2, [r3, #28]
 8002848:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800284c:	441a      	add	r2, r3
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	6a1a      	ldr	r2, [r3, #32]
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	429a      	cmp	r2, r3
 800285c:	d309      	bcc.n	8002872 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	6a1a      	ldr	r2, [r3, #32]
 8002868:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800286a:	1ad2      	subs	r2, r2, r3
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	621a      	str	r2, [r3, #32]
 8002870:	e015      	b.n	800289e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	6a1b      	ldr	r3, [r3, #32]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d107      	bne.n	800288a <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800287a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800287e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002888:	e009      	b.n	800289e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	6a1b      	ldr	r3, [r3, #32]
 800288e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	2200      	movs	r2, #0
 8002894:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	2200      	movs	r2, #0
 800289a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	785b      	ldrb	r3, [r3, #1]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d15f      	bne.n	800296c <HAL_PCD_EP_DB_Transmit+0x7d8>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	461a      	mov	r2, r3
 80028be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028c0:	4413      	add	r3, r2
 80028c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	00da      	lsls	r2, r3, #3
 80028ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028cc:	4413      	add	r3, r2
 80028ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80028d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80028d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80028d6:	881b      	ldrh	r3, [r3, #0]
 80028d8:	b29b      	uxth	r3, r3
 80028da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028de:	b29a      	uxth	r2, r3
 80028e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80028e2:	801a      	strh	r2, [r3, #0]
 80028e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d10a      	bne.n	8002900 <HAL_PCD_EP_DB_Transmit+0x76c>
 80028ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80028ec:	881b      	ldrh	r3, [r3, #0]
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80028fc:	801a      	strh	r2, [r3, #0]
 80028fe:	e04e      	b.n	800299e <HAL_PCD_EP_DB_Transmit+0x80a>
 8002900:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002902:	2b3e      	cmp	r3, #62	@ 0x3e
 8002904:	d816      	bhi.n	8002934 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8002906:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002908:	085b      	lsrs	r3, r3, #1
 800290a:	663b      	str	r3, [r7, #96]	@ 0x60
 800290c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	2b00      	cmp	r3, #0
 8002914:	d002      	beq.n	800291c <HAL_PCD_EP_DB_Transmit+0x788>
 8002916:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002918:	3301      	adds	r3, #1
 800291a:	663b      	str	r3, [r7, #96]	@ 0x60
 800291c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800291e:	881b      	ldrh	r3, [r3, #0]
 8002920:	b29a      	uxth	r2, r3
 8002922:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002924:	b29b      	uxth	r3, r3
 8002926:	029b      	lsls	r3, r3, #10
 8002928:	b29b      	uxth	r3, r3
 800292a:	4313      	orrs	r3, r2
 800292c:	b29a      	uxth	r2, r3
 800292e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002930:	801a      	strh	r2, [r3, #0]
 8002932:	e034      	b.n	800299e <HAL_PCD_EP_DB_Transmit+0x80a>
 8002934:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002936:	095b      	lsrs	r3, r3, #5
 8002938:	663b      	str	r3, [r7, #96]	@ 0x60
 800293a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800293c:	f003 031f 	and.w	r3, r3, #31
 8002940:	2b00      	cmp	r3, #0
 8002942:	d102      	bne.n	800294a <HAL_PCD_EP_DB_Transmit+0x7b6>
 8002944:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002946:	3b01      	subs	r3, #1
 8002948:	663b      	str	r3, [r7, #96]	@ 0x60
 800294a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800294c:	881b      	ldrh	r3, [r3, #0]
 800294e:	b29a      	uxth	r2, r3
 8002950:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002952:	b29b      	uxth	r3, r3
 8002954:	029b      	lsls	r3, r3, #10
 8002956:	b29b      	uxth	r3, r3
 8002958:	4313      	orrs	r3, r2
 800295a:	b29b      	uxth	r3, r3
 800295c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002960:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002964:	b29a      	uxth	r2, r3
 8002966:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002968:	801a      	strh	r2, [r3, #0]
 800296a:	e018      	b.n	800299e <HAL_PCD_EP_DB_Transmit+0x80a>
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	785b      	ldrb	r3, [r3, #1]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d114      	bne.n	800299e <HAL_PCD_EP_DB_Transmit+0x80a>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800297c:	b29b      	uxth	r3, r3
 800297e:	461a      	mov	r2, r3
 8002980:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002982:	4413      	add	r3, r2
 8002984:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	00da      	lsls	r2, r3, #3
 800298c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800298e:	4413      	add	r3, r2
 8002990:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002994:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002996:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002998:	b29a      	uxth	r2, r3
 800299a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800299c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6818      	ldr	r0, [r3, #0]
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	6959      	ldr	r1, [r3, #20]
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	895a      	ldrh	r2, [r3, #10]
 80029aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	f002 fe9c 	bl	80056ea <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	461a      	mov	r2, r3
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4413      	add	r3, r2
 80029c0:	881b      	ldrh	r3, [r3, #0]
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80029c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80029cc:	82fb      	strh	r3, [r7, #22]
 80029ce:	8afb      	ldrh	r3, [r7, #22]
 80029d0:	f083 0310 	eor.w	r3, r3, #16
 80029d4:	82fb      	strh	r3, [r7, #22]
 80029d6:	8afb      	ldrh	r3, [r7, #22]
 80029d8:	f083 0320 	eor.w	r3, r3, #32
 80029dc:	82fb      	strh	r3, [r7, #22]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	461a      	mov	r2, r3
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	441a      	add	r2, r3
 80029ec:	8afb      	ldrh	r3, [r7, #22]
 80029ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80029f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80029f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80029fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3798      	adds	r7, #152	@ 0x98
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b087      	sub	sp, #28
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	607b      	str	r3, [r7, #4]
 8002a16:	460b      	mov	r3, r1
 8002a18:	817b      	strh	r3, [r7, #10]
 8002a1a:	4613      	mov	r3, r2
 8002a1c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002a1e:	897b      	ldrh	r3, [r7, #10]
 8002a20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00b      	beq.n	8002a42 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a2a:	897b      	ldrh	r3, [r7, #10]
 8002a2c:	f003 0207 	and.w	r2, r3, #7
 8002a30:	4613      	mov	r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	4413      	add	r3, r2
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	3310      	adds	r3, #16
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	617b      	str	r3, [r7, #20]
 8002a40:	e009      	b.n	8002a56 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002a42:	897a      	ldrh	r2, [r7, #10]
 8002a44:	4613      	mov	r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	4413      	add	r3, r2
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002a50:	68fa      	ldr	r2, [r7, #12]
 8002a52:	4413      	add	r3, r2
 8002a54:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002a56:	893b      	ldrh	r3, [r7, #8]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d107      	bne.n	8002a6c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	b29a      	uxth	r2, r3
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	80da      	strh	r2, [r3, #6]
 8002a6a:	e00b      	b.n	8002a84 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	b29a      	uxth	r2, r3
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	0c1b      	lsrs	r3, r3, #16
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	371c      	adds	r7, #28
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b085      	sub	sp, #20
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	f043 0301 	orr.w	r3, r3, #1
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	f043 0302 	orr.w	r3, r3, #2
 8002ad0:	b29a      	uxth	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3714      	adds	r7, #20
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
	...

08002ae8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d141      	bne.n	8002b7a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002af6:	4b4b      	ldr	r3, [pc, #300]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002afe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b02:	d131      	bne.n	8002b68 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b04:	4b47      	ldr	r3, [pc, #284]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b0a:	4a46      	ldr	r2, [pc, #280]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b10:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b14:	4b43      	ldr	r3, [pc, #268]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002b1c:	4a41      	ldr	r2, [pc, #260]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b22:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b24:	4b40      	ldr	r3, [pc, #256]	@ (8002c28 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2232      	movs	r2, #50	@ 0x32
 8002b2a:	fb02 f303 	mul.w	r3, r2, r3
 8002b2e:	4a3f      	ldr	r2, [pc, #252]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002b30:	fba2 2303 	umull	r2, r3, r2, r3
 8002b34:	0c9b      	lsrs	r3, r3, #18
 8002b36:	3301      	adds	r3, #1
 8002b38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b3a:	e002      	b.n	8002b42 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b42:	4b38      	ldr	r3, [pc, #224]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b4e:	d102      	bne.n	8002b56 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1f2      	bne.n	8002b3c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b56:	4b33      	ldr	r3, [pc, #204]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b62:	d158      	bne.n	8002c16 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e057      	b.n	8002c18 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b68:	4b2e      	ldr	r3, [pc, #184]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b6e:	4a2d      	ldr	r2, [pc, #180]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b74:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002b78:	e04d      	b.n	8002c16 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b80:	d141      	bne.n	8002c06 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b82:	4b28      	ldr	r3, [pc, #160]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b8e:	d131      	bne.n	8002bf4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b90:	4b24      	ldr	r3, [pc, #144]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b96:	4a23      	ldr	r2, [pc, #140]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ba0:	4b20      	ldr	r3, [pc, #128]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ba8:	4a1e      	ldr	r2, [pc, #120]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002baa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002bb0:	4b1d      	ldr	r3, [pc, #116]	@ (8002c28 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2232      	movs	r2, #50	@ 0x32
 8002bb6:	fb02 f303 	mul.w	r3, r2, r3
 8002bba:	4a1c      	ldr	r2, [pc, #112]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc0:	0c9b      	lsrs	r3, r3, #18
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bc6:	e002      	b.n	8002bce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bce:	4b15      	ldr	r3, [pc, #84]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bda:	d102      	bne.n	8002be2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1f2      	bne.n	8002bc8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002be2:	4b10      	ldr	r3, [pc, #64]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bee:	d112      	bne.n	8002c16 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e011      	b.n	8002c18 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bfa:	4a0a      	ldr	r2, [pc, #40]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c00:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002c04:	e007      	b.n	8002c16 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c06:	4b07      	ldr	r3, [pc, #28]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c0e:	4a05      	ldr	r2, [pc, #20]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c10:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c14:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3714      	adds	r7, #20
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr
 8002c24:	40007000 	.word	0x40007000
 8002c28:	20000000 	.word	0x20000000
 8002c2c:	431bde83 	.word	0x431bde83

08002c30 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002c34:	4b05      	ldr	r3, [pc, #20]	@ (8002c4c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	4a04      	ldr	r2, [pc, #16]	@ (8002c4c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002c3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c3e:	6093      	str	r3, [r2, #8]
}
 8002c40:	bf00      	nop
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	40007000 	.word	0x40007000

08002c50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b088      	sub	sp, #32
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e2fe      	b.n	8003260 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d075      	beq.n	8002d5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c6e:	4b97      	ldr	r3, [pc, #604]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f003 030c 	and.w	r3, r3, #12
 8002c76:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c78:	4b94      	ldr	r3, [pc, #592]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	f003 0303 	and.w	r3, r3, #3
 8002c80:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	2b0c      	cmp	r3, #12
 8002c86:	d102      	bne.n	8002c8e <HAL_RCC_OscConfig+0x3e>
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	2b03      	cmp	r3, #3
 8002c8c:	d002      	beq.n	8002c94 <HAL_RCC_OscConfig+0x44>
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	2b08      	cmp	r3, #8
 8002c92:	d10b      	bne.n	8002cac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c94:	4b8d      	ldr	r3, [pc, #564]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d05b      	beq.n	8002d58 <HAL_RCC_OscConfig+0x108>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d157      	bne.n	8002d58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e2d9      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cb4:	d106      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x74>
 8002cb6:	4b85      	ldr	r3, [pc, #532]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a84      	ldr	r2, [pc, #528]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002cbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cc0:	6013      	str	r3, [r2, #0]
 8002cc2:	e01d      	b.n	8002d00 <HAL_RCC_OscConfig+0xb0>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ccc:	d10c      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x98>
 8002cce:	4b7f      	ldr	r3, [pc, #508]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a7e      	ldr	r2, [pc, #504]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002cd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cd8:	6013      	str	r3, [r2, #0]
 8002cda:	4b7c      	ldr	r3, [pc, #496]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a7b      	ldr	r2, [pc, #492]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ce4:	6013      	str	r3, [r2, #0]
 8002ce6:	e00b      	b.n	8002d00 <HAL_RCC_OscConfig+0xb0>
 8002ce8:	4b78      	ldr	r3, [pc, #480]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a77      	ldr	r2, [pc, #476]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002cee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cf2:	6013      	str	r3, [r2, #0]
 8002cf4:	4b75      	ldr	r3, [pc, #468]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a74      	ldr	r2, [pc, #464]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002cfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002cfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d013      	beq.n	8002d30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d08:	f7fd fefc 	bl	8000b04 <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d10:	f7fd fef8 	bl	8000b04 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b64      	cmp	r3, #100	@ 0x64
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e29e      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d22:	4b6a      	ldr	r3, [pc, #424]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d0f0      	beq.n	8002d10 <HAL_RCC_OscConfig+0xc0>
 8002d2e:	e014      	b.n	8002d5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d30:	f7fd fee8 	bl	8000b04 <HAL_GetTick>
 8002d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d36:	e008      	b.n	8002d4a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d38:	f7fd fee4 	bl	8000b04 <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	2b64      	cmp	r3, #100	@ 0x64
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e28a      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d4a:	4b60      	ldr	r3, [pc, #384]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1f0      	bne.n	8002d38 <HAL_RCC_OscConfig+0xe8>
 8002d56:	e000      	b.n	8002d5a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d075      	beq.n	8002e52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d66:	4b59      	ldr	r3, [pc, #356]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f003 030c 	and.w	r3, r3, #12
 8002d6e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d70:	4b56      	ldr	r3, [pc, #344]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	f003 0303 	and.w	r3, r3, #3
 8002d78:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	2b0c      	cmp	r3, #12
 8002d7e:	d102      	bne.n	8002d86 <HAL_RCC_OscConfig+0x136>
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d002      	beq.n	8002d8c <HAL_RCC_OscConfig+0x13c>
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	2b04      	cmp	r3, #4
 8002d8a:	d11f      	bne.n	8002dcc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d8c:	4b4f      	ldr	r3, [pc, #316]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d005      	beq.n	8002da4 <HAL_RCC_OscConfig+0x154>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d101      	bne.n	8002da4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e25d      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002da4:	4b49      	ldr	r3, [pc, #292]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	691b      	ldr	r3, [r3, #16]
 8002db0:	061b      	lsls	r3, r3, #24
 8002db2:	4946      	ldr	r1, [pc, #280]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002db8:	4b45      	ldr	r3, [pc, #276]	@ (8002ed0 <HAL_RCC_OscConfig+0x280>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7fd fe55 	bl	8000a6c <HAL_InitTick>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d043      	beq.n	8002e50 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e249      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d023      	beq.n	8002e1c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dd4:	4b3d      	ldr	r3, [pc, #244]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a3c      	ldr	r2, [pc, #240]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002dda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de0:	f7fd fe90 	bl	8000b04 <HAL_GetTick>
 8002de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002de6:	e008      	b.n	8002dfa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002de8:	f7fd fe8c 	bl	8000b04 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e232      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dfa:	4b34      	ldr	r3, [pc, #208]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d0f0      	beq.n	8002de8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e06:	4b31      	ldr	r3, [pc, #196]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	061b      	lsls	r3, r3, #24
 8002e14:	492d      	ldr	r1, [pc, #180]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	604b      	str	r3, [r1, #4]
 8002e1a:	e01a      	b.n	8002e52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e1c:	4b2b      	ldr	r3, [pc, #172]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a2a      	ldr	r2, [pc, #168]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002e22:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e28:	f7fd fe6c 	bl	8000b04 <HAL_GetTick>
 8002e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e2e:	e008      	b.n	8002e42 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e30:	f7fd fe68 	bl	8000b04 <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	2b02      	cmp	r3, #2
 8002e3c:	d901      	bls.n	8002e42 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e20e      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e42:	4b22      	ldr	r3, [pc, #136]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1f0      	bne.n	8002e30 <HAL_RCC_OscConfig+0x1e0>
 8002e4e:	e000      	b.n	8002e52 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e50:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0308 	and.w	r3, r3, #8
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d041      	beq.n	8002ee2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d01c      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e66:	4b19      	ldr	r3, [pc, #100]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002e68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e6c:	4a17      	ldr	r2, [pc, #92]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002e6e:	f043 0301 	orr.w	r3, r3, #1
 8002e72:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e76:	f7fd fe45 	bl	8000b04 <HAL_GetTick>
 8002e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e7c:	e008      	b.n	8002e90 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e7e:	f7fd fe41 	bl	8000b04 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e1e7      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e90:	4b0e      	ldr	r3, [pc, #56]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002e92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d0ef      	beq.n	8002e7e <HAL_RCC_OscConfig+0x22e>
 8002e9e:	e020      	b.n	8002ee2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ea6:	4a09      	ldr	r2, [pc, #36]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002ea8:	f023 0301 	bic.w	r3, r3, #1
 8002eac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb0:	f7fd fe28 	bl	8000b04 <HAL_GetTick>
 8002eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002eb6:	e00d      	b.n	8002ed4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eb8:	f7fd fe24 	bl	8000b04 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d906      	bls.n	8002ed4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e1ca      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
 8002eca:	bf00      	nop
 8002ecc:	40021000 	.word	0x40021000
 8002ed0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ed4:	4b8c      	ldr	r3, [pc, #560]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002ed6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002eda:	f003 0302 	and.w	r3, r3, #2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d1ea      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0304 	and.w	r3, r3, #4
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f000 80a6 	beq.w	800303c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ef4:	4b84      	ldr	r3, [pc, #528]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d101      	bne.n	8002f04 <HAL_RCC_OscConfig+0x2b4>
 8002f00:	2301      	movs	r3, #1
 8002f02:	e000      	b.n	8002f06 <HAL_RCC_OscConfig+0x2b6>
 8002f04:	2300      	movs	r3, #0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00d      	beq.n	8002f26 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f0a:	4b7f      	ldr	r3, [pc, #508]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0e:	4a7e      	ldr	r2, [pc, #504]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002f10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f14:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f16:	4b7c      	ldr	r3, [pc, #496]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f1e:	60fb      	str	r3, [r7, #12]
 8002f20:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002f22:	2301      	movs	r3, #1
 8002f24:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f26:	4b79      	ldr	r3, [pc, #484]	@ (800310c <HAL_RCC_OscConfig+0x4bc>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d118      	bne.n	8002f64 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f32:	4b76      	ldr	r3, [pc, #472]	@ (800310c <HAL_RCC_OscConfig+0x4bc>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a75      	ldr	r2, [pc, #468]	@ (800310c <HAL_RCC_OscConfig+0x4bc>)
 8002f38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f3e:	f7fd fde1 	bl	8000b04 <HAL_GetTick>
 8002f42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f44:	e008      	b.n	8002f58 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f46:	f7fd fddd 	bl	8000b04 <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d901      	bls.n	8002f58 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e183      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f58:	4b6c      	ldr	r3, [pc, #432]	@ (800310c <HAL_RCC_OscConfig+0x4bc>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d0f0      	beq.n	8002f46 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d108      	bne.n	8002f7e <HAL_RCC_OscConfig+0x32e>
 8002f6c:	4b66      	ldr	r3, [pc, #408]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f72:	4a65      	ldr	r2, [pc, #404]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002f74:	f043 0301 	orr.w	r3, r3, #1
 8002f78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f7c:	e024      	b.n	8002fc8 <HAL_RCC_OscConfig+0x378>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	2b05      	cmp	r3, #5
 8002f84:	d110      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x358>
 8002f86:	4b60      	ldr	r3, [pc, #384]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f8c:	4a5e      	ldr	r2, [pc, #376]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002f8e:	f043 0304 	orr.w	r3, r3, #4
 8002f92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f96:	4b5c      	ldr	r3, [pc, #368]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f9c:	4a5a      	ldr	r2, [pc, #360]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002f9e:	f043 0301 	orr.w	r3, r3, #1
 8002fa2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fa6:	e00f      	b.n	8002fc8 <HAL_RCC_OscConfig+0x378>
 8002fa8:	4b57      	ldr	r3, [pc, #348]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fae:	4a56      	ldr	r2, [pc, #344]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002fb0:	f023 0301 	bic.w	r3, r3, #1
 8002fb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fb8:	4b53      	ldr	r3, [pc, #332]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fbe:	4a52      	ldr	r2, [pc, #328]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002fc0:	f023 0304 	bic.w	r3, r3, #4
 8002fc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d016      	beq.n	8002ffe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd0:	f7fd fd98 	bl	8000b04 <HAL_GetTick>
 8002fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fd6:	e00a      	b.n	8002fee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd8:	f7fd fd94 	bl	8000b04 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e138      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fee:	4b46      	ldr	r3, [pc, #280]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8002ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff4:	f003 0302 	and.w	r3, r3, #2
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d0ed      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x388>
 8002ffc:	e015      	b.n	800302a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ffe:	f7fd fd81 	bl	8000b04 <HAL_GetTick>
 8003002:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003004:	e00a      	b.n	800301c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003006:	f7fd fd7d 	bl	8000b04 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003014:	4293      	cmp	r3, r2
 8003016:	d901      	bls.n	800301c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e121      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800301c:	4b3a      	ldr	r3, [pc, #232]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 800301e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1ed      	bne.n	8003006 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800302a:	7ffb      	ldrb	r3, [r7, #31]
 800302c:	2b01      	cmp	r3, #1
 800302e:	d105      	bne.n	800303c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003030:	4b35      	ldr	r3, [pc, #212]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8003032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003034:	4a34      	ldr	r2, [pc, #208]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8003036:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800303a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0320 	and.w	r3, r3, #32
 8003044:	2b00      	cmp	r3, #0
 8003046:	d03c      	beq.n	80030c2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d01c      	beq.n	800308a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003050:	4b2d      	ldr	r3, [pc, #180]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8003052:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003056:	4a2c      	ldr	r2, [pc, #176]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8003058:	f043 0301 	orr.w	r3, r3, #1
 800305c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003060:	f7fd fd50 	bl	8000b04 <HAL_GetTick>
 8003064:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003066:	e008      	b.n	800307a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003068:	f7fd fd4c 	bl	8000b04 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b02      	cmp	r3, #2
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e0f2      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800307a:	4b23      	ldr	r3, [pc, #140]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 800307c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003080:	f003 0302 	and.w	r3, r3, #2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d0ef      	beq.n	8003068 <HAL_RCC_OscConfig+0x418>
 8003088:	e01b      	b.n	80030c2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800308a:	4b1f      	ldr	r3, [pc, #124]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 800308c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003090:	4a1d      	ldr	r2, [pc, #116]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 8003092:	f023 0301 	bic.w	r3, r3, #1
 8003096:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800309a:	f7fd fd33 	bl	8000b04 <HAL_GetTick>
 800309e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030a0:	e008      	b.n	80030b4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030a2:	f7fd fd2f 	bl	8000b04 <HAL_GetTick>
 80030a6:	4602      	mov	r2, r0
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d901      	bls.n	80030b4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e0d5      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030b4:	4b14      	ldr	r3, [pc, #80]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 80030b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1ef      	bne.n	80030a2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	69db      	ldr	r3, [r3, #28]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f000 80c9 	beq.w	800325e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030cc:	4b0e      	ldr	r3, [pc, #56]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 030c 	and.w	r3, r3, #12
 80030d4:	2b0c      	cmp	r3, #12
 80030d6:	f000 8083 	beq.w	80031e0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d15e      	bne.n	80031a0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030e2:	4b09      	ldr	r3, [pc, #36]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a08      	ldr	r2, [pc, #32]	@ (8003108 <HAL_RCC_OscConfig+0x4b8>)
 80030e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ee:	f7fd fd09 	bl	8000b04 <HAL_GetTick>
 80030f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030f4:	e00c      	b.n	8003110 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030f6:	f7fd fd05 	bl	8000b04 <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	2b02      	cmp	r3, #2
 8003102:	d905      	bls.n	8003110 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e0ab      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
 8003108:	40021000 	.word	0x40021000
 800310c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003110:	4b55      	ldr	r3, [pc, #340]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1ec      	bne.n	80030f6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800311c:	4b52      	ldr	r3, [pc, #328]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 800311e:	68da      	ldr	r2, [r3, #12]
 8003120:	4b52      	ldr	r3, [pc, #328]	@ (800326c <HAL_RCC_OscConfig+0x61c>)
 8003122:	4013      	ands	r3, r2
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	6a11      	ldr	r1, [r2, #32]
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800312c:	3a01      	subs	r2, #1
 800312e:	0112      	lsls	r2, r2, #4
 8003130:	4311      	orrs	r1, r2
 8003132:	687a      	ldr	r2, [r7, #4]
 8003134:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003136:	0212      	lsls	r2, r2, #8
 8003138:	4311      	orrs	r1, r2
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800313e:	0852      	lsrs	r2, r2, #1
 8003140:	3a01      	subs	r2, #1
 8003142:	0552      	lsls	r2, r2, #21
 8003144:	4311      	orrs	r1, r2
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800314a:	0852      	lsrs	r2, r2, #1
 800314c:	3a01      	subs	r2, #1
 800314e:	0652      	lsls	r2, r2, #25
 8003150:	4311      	orrs	r1, r2
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003156:	06d2      	lsls	r2, r2, #27
 8003158:	430a      	orrs	r2, r1
 800315a:	4943      	ldr	r1, [pc, #268]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 800315c:	4313      	orrs	r3, r2
 800315e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003160:	4b41      	ldr	r3, [pc, #260]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a40      	ldr	r2, [pc, #256]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 8003166:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800316a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800316c:	4b3e      	ldr	r3, [pc, #248]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	4a3d      	ldr	r2, [pc, #244]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 8003172:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003176:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003178:	f7fd fcc4 	bl	8000b04 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800317e:	e008      	b.n	8003192 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003180:	f7fd fcc0 	bl	8000b04 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	2b02      	cmp	r3, #2
 800318c:	d901      	bls.n	8003192 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e066      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003192:	4b35      	ldr	r3, [pc, #212]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d0f0      	beq.n	8003180 <HAL_RCC_OscConfig+0x530>
 800319e:	e05e      	b.n	800325e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031a0:	4b31      	ldr	r3, [pc, #196]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a30      	ldr	r2, [pc, #192]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 80031a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ac:	f7fd fcaa 	bl	8000b04 <HAL_GetTick>
 80031b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031b2:	e008      	b.n	80031c6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031b4:	f7fd fca6 	bl	8000b04 <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e04c      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031c6:	4b28      	ldr	r3, [pc, #160]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d1f0      	bne.n	80031b4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80031d2:	4b25      	ldr	r3, [pc, #148]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 80031d4:	68da      	ldr	r2, [r3, #12]
 80031d6:	4924      	ldr	r1, [pc, #144]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 80031d8:	4b25      	ldr	r3, [pc, #148]	@ (8003270 <HAL_RCC_OscConfig+0x620>)
 80031da:	4013      	ands	r3, r2
 80031dc:	60cb      	str	r3, [r1, #12]
 80031de:	e03e      	b.n	800325e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	69db      	ldr	r3, [r3, #28]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d101      	bne.n	80031ec <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e039      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80031ec:	4b1e      	ldr	r3, [pc, #120]	@ (8003268 <HAL_RCC_OscConfig+0x618>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	f003 0203 	and.w	r2, r3, #3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a1b      	ldr	r3, [r3, #32]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d12c      	bne.n	800325a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320a:	3b01      	subs	r3, #1
 800320c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800320e:	429a      	cmp	r2, r3
 8003210:	d123      	bne.n	800325a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800321c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800321e:	429a      	cmp	r2, r3
 8003220:	d11b      	bne.n	800325a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800322c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800322e:	429a      	cmp	r2, r3
 8003230:	d113      	bne.n	800325a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323c:	085b      	lsrs	r3, r3, #1
 800323e:	3b01      	subs	r3, #1
 8003240:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003242:	429a      	cmp	r2, r3
 8003244:	d109      	bne.n	800325a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003250:	085b      	lsrs	r3, r3, #1
 8003252:	3b01      	subs	r3, #1
 8003254:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003256:	429a      	cmp	r2, r3
 8003258:	d001      	beq.n	800325e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e000      	b.n	8003260 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3720      	adds	r7, #32
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40021000 	.word	0x40021000
 800326c:	019f800c 	.word	0x019f800c
 8003270:	feeefffc 	.word	0xfeeefffc

08003274 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800327e:	2300      	movs	r3, #0
 8003280:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d101      	bne.n	800328c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e11e      	b.n	80034ca <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800328c:	4b91      	ldr	r3, [pc, #580]	@ (80034d4 <HAL_RCC_ClockConfig+0x260>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 030f 	and.w	r3, r3, #15
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	429a      	cmp	r2, r3
 8003298:	d910      	bls.n	80032bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800329a:	4b8e      	ldr	r3, [pc, #568]	@ (80034d4 <HAL_RCC_ClockConfig+0x260>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f023 020f 	bic.w	r2, r3, #15
 80032a2:	498c      	ldr	r1, [pc, #560]	@ (80034d4 <HAL_RCC_ClockConfig+0x260>)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032aa:	4b8a      	ldr	r3, [pc, #552]	@ (80034d4 <HAL_RCC_ClockConfig+0x260>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 030f 	and.w	r3, r3, #15
 80032b2:	683a      	ldr	r2, [r7, #0]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d001      	beq.n	80032bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e106      	b.n	80034ca <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0301 	and.w	r3, r3, #1
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d073      	beq.n	80033b0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	2b03      	cmp	r3, #3
 80032ce:	d129      	bne.n	8003324 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032d0:	4b81      	ldr	r3, [pc, #516]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d101      	bne.n	80032e0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e0f4      	b.n	80034ca <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80032e0:	f000 f966 	bl	80035b0 <RCC_GetSysClockFreqFromPLLSource>
 80032e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	4a7c      	ldr	r2, [pc, #496]	@ (80034dc <HAL_RCC_ClockConfig+0x268>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d93f      	bls.n	800336e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80032ee:	4b7a      	ldr	r3, [pc, #488]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d009      	beq.n	800330e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003302:	2b00      	cmp	r3, #0
 8003304:	d033      	beq.n	800336e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800330a:	2b00      	cmp	r3, #0
 800330c:	d12f      	bne.n	800336e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800330e:	4b72      	ldr	r3, [pc, #456]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003316:	4a70      	ldr	r2, [pc, #448]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 8003318:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800331c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800331e:	2380      	movs	r3, #128	@ 0x80
 8003320:	617b      	str	r3, [r7, #20]
 8003322:	e024      	b.n	800336e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	2b02      	cmp	r3, #2
 800332a:	d107      	bne.n	800333c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800332c:	4b6a      	ldr	r3, [pc, #424]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d109      	bne.n	800334c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e0c6      	b.n	80034ca <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800333c:	4b66      	ldr	r3, [pc, #408]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003344:	2b00      	cmp	r3, #0
 8003346:	d101      	bne.n	800334c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e0be      	b.n	80034ca <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800334c:	f000 f8ce 	bl	80034ec <HAL_RCC_GetSysClockFreq>
 8003350:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	4a61      	ldr	r2, [pc, #388]	@ (80034dc <HAL_RCC_ClockConfig+0x268>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d909      	bls.n	800336e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800335a:	4b5f      	ldr	r3, [pc, #380]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003362:	4a5d      	ldr	r2, [pc, #372]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 8003364:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003368:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800336a:	2380      	movs	r3, #128	@ 0x80
 800336c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800336e:	4b5a      	ldr	r3, [pc, #360]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f023 0203 	bic.w	r2, r3, #3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	4957      	ldr	r1, [pc, #348]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 800337c:	4313      	orrs	r3, r2
 800337e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003380:	f7fd fbc0 	bl	8000b04 <HAL_GetTick>
 8003384:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003386:	e00a      	b.n	800339e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003388:	f7fd fbbc 	bl	8000b04 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003396:	4293      	cmp	r3, r2
 8003398:	d901      	bls.n	800339e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e095      	b.n	80034ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800339e:	4b4e      	ldr	r3, [pc, #312]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	f003 020c 	and.w	r2, r3, #12
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d1eb      	bne.n	8003388 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0302 	and.w	r3, r3, #2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d023      	beq.n	8003404 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0304 	and.w	r3, r3, #4
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d005      	beq.n	80033d4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033c8:	4b43      	ldr	r3, [pc, #268]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	4a42      	ldr	r2, [pc, #264]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 80033ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80033d2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0308 	and.w	r3, r3, #8
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d007      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80033e0:	4b3d      	ldr	r3, [pc, #244]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80033e8:	4a3b      	ldr	r2, [pc, #236]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 80033ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80033ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033f0:	4b39      	ldr	r3, [pc, #228]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	4936      	ldr	r1, [pc, #216]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	608b      	str	r3, [r1, #8]
 8003402:	e008      	b.n	8003416 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	2b80      	cmp	r3, #128	@ 0x80
 8003408:	d105      	bne.n	8003416 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800340a:	4b33      	ldr	r3, [pc, #204]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	4a32      	ldr	r2, [pc, #200]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 8003410:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003414:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003416:	4b2f      	ldr	r3, [pc, #188]	@ (80034d4 <HAL_RCC_ClockConfig+0x260>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 030f 	and.w	r3, r3, #15
 800341e:	683a      	ldr	r2, [r7, #0]
 8003420:	429a      	cmp	r2, r3
 8003422:	d21d      	bcs.n	8003460 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003424:	4b2b      	ldr	r3, [pc, #172]	@ (80034d4 <HAL_RCC_ClockConfig+0x260>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f023 020f 	bic.w	r2, r3, #15
 800342c:	4929      	ldr	r1, [pc, #164]	@ (80034d4 <HAL_RCC_ClockConfig+0x260>)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	4313      	orrs	r3, r2
 8003432:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003434:	f7fd fb66 	bl	8000b04 <HAL_GetTick>
 8003438:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800343a:	e00a      	b.n	8003452 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800343c:	f7fd fb62 	bl	8000b04 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	f241 3288 	movw	r2, #5000	@ 0x1388
 800344a:	4293      	cmp	r3, r2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e03b      	b.n	80034ca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003452:	4b20      	ldr	r3, [pc, #128]	@ (80034d4 <HAL_RCC_ClockConfig+0x260>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 030f 	and.w	r3, r3, #15
 800345a:	683a      	ldr	r2, [r7, #0]
 800345c:	429a      	cmp	r2, r3
 800345e:	d1ed      	bne.n	800343c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0304 	and.w	r3, r3, #4
 8003468:	2b00      	cmp	r3, #0
 800346a:	d008      	beq.n	800347e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800346c:	4b1a      	ldr	r3, [pc, #104]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	4917      	ldr	r1, [pc, #92]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 800347a:	4313      	orrs	r3, r2
 800347c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0308 	and.w	r3, r3, #8
 8003486:	2b00      	cmp	r3, #0
 8003488:	d009      	beq.n	800349e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800348a:	4b13      	ldr	r3, [pc, #76]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	00db      	lsls	r3, r3, #3
 8003498:	490f      	ldr	r1, [pc, #60]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 800349a:	4313      	orrs	r3, r2
 800349c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800349e:	f000 f825 	bl	80034ec <HAL_RCC_GetSysClockFreq>
 80034a2:	4602      	mov	r2, r0
 80034a4:	4b0c      	ldr	r3, [pc, #48]	@ (80034d8 <HAL_RCC_ClockConfig+0x264>)
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	091b      	lsrs	r3, r3, #4
 80034aa:	f003 030f 	and.w	r3, r3, #15
 80034ae:	490c      	ldr	r1, [pc, #48]	@ (80034e0 <HAL_RCC_ClockConfig+0x26c>)
 80034b0:	5ccb      	ldrb	r3, [r1, r3]
 80034b2:	f003 031f 	and.w	r3, r3, #31
 80034b6:	fa22 f303 	lsr.w	r3, r2, r3
 80034ba:	4a0a      	ldr	r2, [pc, #40]	@ (80034e4 <HAL_RCC_ClockConfig+0x270>)
 80034bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80034be:	4b0a      	ldr	r3, [pc, #40]	@ (80034e8 <HAL_RCC_ClockConfig+0x274>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fd fad2 	bl	8000a6c <HAL_InitTick>
 80034c8:	4603      	mov	r3, r0
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3718      	adds	r7, #24
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	40022000 	.word	0x40022000
 80034d8:	40021000 	.word	0x40021000
 80034dc:	04c4b400 	.word	0x04c4b400
 80034e0:	08008520 	.word	0x08008520
 80034e4:	20000000 	.word	0x20000000
 80034e8:	20000004 	.word	0x20000004

080034ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b087      	sub	sp, #28
 80034f0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80034f2:	4b2c      	ldr	r3, [pc, #176]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f003 030c 	and.w	r3, r3, #12
 80034fa:	2b04      	cmp	r3, #4
 80034fc:	d102      	bne.n	8003504 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80034fe:	4b2a      	ldr	r3, [pc, #168]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003500:	613b      	str	r3, [r7, #16]
 8003502:	e047      	b.n	8003594 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003504:	4b27      	ldr	r3, [pc, #156]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 030c 	and.w	r3, r3, #12
 800350c:	2b08      	cmp	r3, #8
 800350e:	d102      	bne.n	8003516 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003510:	4b26      	ldr	r3, [pc, #152]	@ (80035ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8003512:	613b      	str	r3, [r7, #16]
 8003514:	e03e      	b.n	8003594 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003516:	4b23      	ldr	r3, [pc, #140]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f003 030c 	and.w	r3, r3, #12
 800351e:	2b0c      	cmp	r3, #12
 8003520:	d136      	bne.n	8003590 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003522:	4b20      	ldr	r3, [pc, #128]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	f003 0303 	and.w	r3, r3, #3
 800352a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800352c:	4b1d      	ldr	r3, [pc, #116]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	091b      	lsrs	r3, r3, #4
 8003532:	f003 030f 	and.w	r3, r3, #15
 8003536:	3301      	adds	r3, #1
 8003538:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2b03      	cmp	r3, #3
 800353e:	d10c      	bne.n	800355a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003540:	4a1a      	ldr	r2, [pc, #104]	@ (80035ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	fbb2 f3f3 	udiv	r3, r2, r3
 8003548:	4a16      	ldr	r2, [pc, #88]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800354a:	68d2      	ldr	r2, [r2, #12]
 800354c:	0a12      	lsrs	r2, r2, #8
 800354e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003552:	fb02 f303 	mul.w	r3, r2, r3
 8003556:	617b      	str	r3, [r7, #20]
      break;
 8003558:	e00c      	b.n	8003574 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800355a:	4a13      	ldr	r2, [pc, #76]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003562:	4a10      	ldr	r2, [pc, #64]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003564:	68d2      	ldr	r2, [r2, #12]
 8003566:	0a12      	lsrs	r2, r2, #8
 8003568:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800356c:	fb02 f303 	mul.w	r3, r2, r3
 8003570:	617b      	str	r3, [r7, #20]
      break;
 8003572:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003574:	4b0b      	ldr	r3, [pc, #44]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	0e5b      	lsrs	r3, r3, #25
 800357a:	f003 0303 	and.w	r3, r3, #3
 800357e:	3301      	adds	r3, #1
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	fbb2 f3f3 	udiv	r3, r2, r3
 800358c:	613b      	str	r3, [r7, #16]
 800358e:	e001      	b.n	8003594 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003594:	693b      	ldr	r3, [r7, #16]
}
 8003596:	4618      	mov	r0, r3
 8003598:	371c      	adds	r7, #28
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	40021000 	.word	0x40021000
 80035a8:	00f42400 	.word	0x00f42400
 80035ac:	007a1200 	.word	0x007a1200

080035b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b087      	sub	sp, #28
 80035b4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003630 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	f003 0303 	and.w	r3, r3, #3
 80035be:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003630 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	091b      	lsrs	r3, r3, #4
 80035c6:	f003 030f 	and.w	r3, r3, #15
 80035ca:	3301      	adds	r3, #1
 80035cc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	2b03      	cmp	r3, #3
 80035d2:	d10c      	bne.n	80035ee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035d4:	4a17      	ldr	r2, [pc, #92]	@ (8003634 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035dc:	4a14      	ldr	r2, [pc, #80]	@ (8003630 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035de:	68d2      	ldr	r2, [r2, #12]
 80035e0:	0a12      	lsrs	r2, r2, #8
 80035e2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80035e6:	fb02 f303 	mul.w	r3, r2, r3
 80035ea:	617b      	str	r3, [r7, #20]
    break;
 80035ec:	e00c      	b.n	8003608 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035ee:	4a12      	ldr	r2, [pc, #72]	@ (8003638 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f6:	4a0e      	ldr	r2, [pc, #56]	@ (8003630 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035f8:	68d2      	ldr	r2, [r2, #12]
 80035fa:	0a12      	lsrs	r2, r2, #8
 80035fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003600:	fb02 f303 	mul.w	r3, r2, r3
 8003604:	617b      	str	r3, [r7, #20]
    break;
 8003606:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003608:	4b09      	ldr	r3, [pc, #36]	@ (8003630 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	0e5b      	lsrs	r3, r3, #25
 800360e:	f003 0303 	and.w	r3, r3, #3
 8003612:	3301      	adds	r3, #1
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003618:	697a      	ldr	r2, [r7, #20]
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003620:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003622:	687b      	ldr	r3, [r7, #4]
}
 8003624:	4618      	mov	r0, r3
 8003626:	371c      	adds	r7, #28
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr
 8003630:	40021000 	.word	0x40021000
 8003634:	007a1200 	.word	0x007a1200
 8003638:	00f42400 	.word	0x00f42400

0800363c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b086      	sub	sp, #24
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003644:	2300      	movs	r3, #0
 8003646:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003648:	2300      	movs	r3, #0
 800364a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003654:	2b00      	cmp	r3, #0
 8003656:	f000 8098 	beq.w	800378a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800365a:	2300      	movs	r3, #0
 800365c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800365e:	4b43      	ldr	r3, [pc, #268]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10d      	bne.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800366a:	4b40      	ldr	r3, [pc, #256]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800366c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800366e:	4a3f      	ldr	r2, [pc, #252]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003670:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003674:	6593      	str	r3, [r2, #88]	@ 0x58
 8003676:	4b3d      	ldr	r3, [pc, #244]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800367a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800367e:	60bb      	str	r3, [r7, #8]
 8003680:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003682:	2301      	movs	r3, #1
 8003684:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003686:	4b3a      	ldr	r3, [pc, #232]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a39      	ldr	r2, [pc, #228]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800368c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003690:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003692:	f7fd fa37 	bl	8000b04 <HAL_GetTick>
 8003696:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003698:	e009      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800369a:	f7fd fa33 	bl	8000b04 <HAL_GetTick>
 800369e:	4602      	mov	r2, r0
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d902      	bls.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	74fb      	strb	r3, [r7, #19]
        break;
 80036ac:	e005      	b.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036ae:	4b30      	ldr	r3, [pc, #192]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d0ef      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80036ba:	7cfb      	ldrb	r3, [r7, #19]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d159      	bne.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036c0:	4b2a      	ldr	r3, [pc, #168]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036ca:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d01e      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036d6:	697a      	ldr	r2, [r7, #20]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d019      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036dc:	4b23      	ldr	r3, [pc, #140]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036e8:	4b20      	ldr	r3, [pc, #128]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ee:	4a1f      	ldr	r2, [pc, #124]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036f8:	4b1c      	ldr	r3, [pc, #112]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036fe:	4a1b      	ldr	r2, [pc, #108]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003700:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003704:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003708:	4a18      	ldr	r2, [pc, #96]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d016      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800371a:	f7fd f9f3 	bl	8000b04 <HAL_GetTick>
 800371e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003720:	e00b      	b.n	800373a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003722:	f7fd f9ef 	bl	8000b04 <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003730:	4293      	cmp	r3, r2
 8003732:	d902      	bls.n	800373a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	74fb      	strb	r3, [r7, #19]
            break;
 8003738:	e006      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800373a:	4b0c      	ldr	r3, [pc, #48]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800373c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d0ec      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003748:	7cfb      	ldrb	r3, [r7, #19]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10b      	bne.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800374e:	4b07      	ldr	r3, [pc, #28]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003750:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003754:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800375c:	4903      	ldr	r1, [pc, #12]	@ (800376c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800375e:	4313      	orrs	r3, r2
 8003760:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003764:	e008      	b.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003766:	7cfb      	ldrb	r3, [r7, #19]
 8003768:	74bb      	strb	r3, [r7, #18]
 800376a:	e005      	b.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800376c:	40021000 	.word	0x40021000
 8003770:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003774:	7cfb      	ldrb	r3, [r7, #19]
 8003776:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003778:	7c7b      	ldrb	r3, [r7, #17]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d105      	bne.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800377e:	4ba7      	ldr	r3, [pc, #668]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003782:	4aa6      	ldr	r2, [pc, #664]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003784:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003788:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d00a      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003796:	4ba1      	ldr	r3, [pc, #644]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003798:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800379c:	f023 0203 	bic.w	r2, r3, #3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	499d      	ldr	r1, [pc, #628]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037a6:	4313      	orrs	r3, r2
 80037a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d00a      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037b8:	4b98      	ldr	r3, [pc, #608]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037be:	f023 020c 	bic.w	r2, r3, #12
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	4995      	ldr	r1, [pc, #596]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037c8:	4313      	orrs	r3, r2
 80037ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0304 	and.w	r3, r3, #4
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00a      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037da:	4b90      	ldr	r3, [pc, #576]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037e0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	498c      	ldr	r1, [pc, #560]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0308 	and.w	r3, r3, #8
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d00a      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037fc:	4b87      	ldr	r3, [pc, #540]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003802:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	4984      	ldr	r1, [pc, #528]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800380c:	4313      	orrs	r3, r2
 800380e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0310 	and.w	r3, r3, #16
 800381a:	2b00      	cmp	r3, #0
 800381c:	d00a      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800381e:	4b7f      	ldr	r3, [pc, #508]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003820:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003824:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	695b      	ldr	r3, [r3, #20]
 800382c:	497b      	ldr	r1, [pc, #492]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800382e:	4313      	orrs	r3, r2
 8003830:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0320 	and.w	r3, r3, #32
 800383c:	2b00      	cmp	r3, #0
 800383e:	d00a      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003840:	4b76      	ldr	r3, [pc, #472]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003842:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003846:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	4973      	ldr	r1, [pc, #460]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003850:	4313      	orrs	r3, r2
 8003852:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00a      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003862:	4b6e      	ldr	r3, [pc, #440]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003868:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	69db      	ldr	r3, [r3, #28]
 8003870:	496a      	ldr	r1, [pc, #424]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003872:	4313      	orrs	r3, r2
 8003874:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003880:	2b00      	cmp	r3, #0
 8003882:	d00a      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003884:	4b65      	ldr	r3, [pc, #404]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800388a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	4962      	ldr	r1, [pc, #392]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003894:	4313      	orrs	r3, r2
 8003896:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00a      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038a6:	4b5d      	ldr	r3, [pc, #372]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b4:	4959      	ldr	r1, [pc, #356]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00a      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80038c8:	4b54      	ldr	r3, [pc, #336]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038ce:	f023 0203 	bic.w	r2, r3, #3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d6:	4951      	ldr	r1, [pc, #324]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00a      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038ea:	4b4c      	ldr	r3, [pc, #304]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038f0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f8:	4948      	ldr	r1, [pc, #288]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003908:	2b00      	cmp	r3, #0
 800390a:	d015      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800390c:	4b43      	ldr	r3, [pc, #268]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800390e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003912:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800391a:	4940      	ldr	r1, [pc, #256]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800391c:	4313      	orrs	r3, r2
 800391e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003926:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800392a:	d105      	bne.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800392c:	4b3b      	ldr	r3, [pc, #236]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	4a3a      	ldr	r2, [pc, #232]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003932:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003936:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003940:	2b00      	cmp	r3, #0
 8003942:	d015      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003944:	4b35      	ldr	r3, [pc, #212]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800394a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003952:	4932      	ldr	r1, [pc, #200]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003954:	4313      	orrs	r3, r2
 8003956:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800395e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003962:	d105      	bne.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003964:	4b2d      	ldr	r3, [pc, #180]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	4a2c      	ldr	r2, [pc, #176]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800396a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800396e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d015      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800397c:	4b27      	ldr	r3, [pc, #156]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800397e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003982:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800398a:	4924      	ldr	r1, [pc, #144]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800398c:	4313      	orrs	r3, r2
 800398e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003996:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800399a:	d105      	bne.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800399c:	4b1f      	ldr	r3, [pc, #124]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	4a1e      	ldr	r2, [pc, #120]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039a6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d015      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039b4:	4b19      	ldr	r3, [pc, #100]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039c2:	4916      	ldr	r1, [pc, #88]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039d2:	d105      	bne.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039d4:	4b11      	ldr	r3, [pc, #68]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	4a10      	ldr	r2, [pc, #64]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039de:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d019      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039ec:	4b0b      	ldr	r3, [pc, #44]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fa:	4908      	ldr	r1, [pc, #32]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a0a:	d109      	bne.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a0c:	4b03      	ldr	r3, [pc, #12]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	4a02      	ldr	r2, [pc, #8]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a16:	60d3      	str	r3, [r2, #12]
 8003a18:	e002      	b.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003a1a:	bf00      	nop
 8003a1c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d015      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003a2c:	4b29      	ldr	r3, [pc, #164]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a32:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3a:	4926      	ldr	r1, [pc, #152]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a4a:	d105      	bne.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003a4c:	4b21      	ldr	r3, [pc, #132]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	4a20      	ldr	r2, [pc, #128]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a56:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d015      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003a64:	4b1b      	ldr	r3, [pc, #108]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a6a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a72:	4918      	ldr	r1, [pc, #96]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a74:	4313      	orrs	r3, r2
 8003a76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a82:	d105      	bne.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003a84:	4b13      	ldr	r3, [pc, #76]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	4a12      	ldr	r2, [pc, #72]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a8e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d015      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003aa2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aaa:	490a      	ldr	r1, [pc, #40]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ab6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003aba:	d105      	bne.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003abc:	4b05      	ldr	r3, [pc, #20]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	4a04      	ldr	r2, [pc, #16]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ac2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ac6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003ac8:	7cbb      	ldrb	r3, [r7, #18]
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3718      	adds	r7, #24
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	40021000 	.word	0x40021000

08003ad8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003ae8:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8003aec:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	b29a      	uxth	r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3714      	adds	r7, #20
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr

08003b06 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003b06:	b480      	push	{r7}
 8003b08:	b085      	sub	sp, #20
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003b0e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8003b12:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003b1a:	b29a      	uxth	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	43db      	mvns	r3, r3
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	4013      	ands	r3, r2
 8003b26:	b29a      	uxth	r2, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3714      	adds	r7, #20
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	1d3b      	adds	r3, r7, #4
 8003b46:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3714      	adds	r7, #20
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b0a7      	sub	sp, #156	@ 0x9c
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003b82:	2300      	movs	r3, #0
 8003b84:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	781b      	ldrb	r3, [r3, #0]
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	4413      	add	r3, r2
 8003b92:	881b      	ldrh	r3, [r3, #0]
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8003b9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b9e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	78db      	ldrb	r3, [r3, #3]
 8003ba6:	2b03      	cmp	r3, #3
 8003ba8:	d81f      	bhi.n	8003bea <USB_ActivateEndpoint+0x72>
 8003baa:	a201      	add	r2, pc, #4	@ (adr r2, 8003bb0 <USB_ActivateEndpoint+0x38>)
 8003bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb0:	08003bc1 	.word	0x08003bc1
 8003bb4:	08003bdd 	.word	0x08003bdd
 8003bb8:	08003bf3 	.word	0x08003bf3
 8003bbc:	08003bcf 	.word	0x08003bcf
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003bc0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003bc4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003bc8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8003bcc:	e012      	b.n	8003bf4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003bce:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003bd2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8003bd6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8003bda:	e00b      	b.n	8003bf4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003bdc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003be0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003be4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8003be8:	e004      	b.n	8003bf4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8003bf0:	e000      	b.n	8003bf4 <USB_ActivateEndpoint+0x7c>
      break;
 8003bf2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	441a      	add	r2, r3
 8003bfe:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003c02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	4413      	add	r3, r2
 8003c20:	881b      	ldrh	r3, [r3, #0]
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	b21b      	sxth	r3, r3
 8003c26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c2e:	b21a      	sxth	r2, r3
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	b21b      	sxth	r3, r3
 8003c36:	4313      	orrs	r3, r2
 8003c38:	b21b      	sxth	r3, r3
 8003c3a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8003c3e:	687a      	ldr	r2, [r7, #4]
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	441a      	add	r2, r3
 8003c48:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003c4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	7b1b      	ldrb	r3, [r3, #12]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	f040 8180 	bne.w	8003f6a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	785b      	ldrb	r3, [r3, #1]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	f000 8084 	beq.w	8003d7c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	61bb      	str	r3, [r7, #24]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	461a      	mov	r2, r3
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	4413      	add	r3, r2
 8003c86:	61bb      	str	r3, [r7, #24]
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	00da      	lsls	r2, r3, #3
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	4413      	add	r3, r2
 8003c92:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003c96:	617b      	str	r3, [r7, #20]
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	88db      	ldrh	r3, [r3, #6]
 8003c9c:	085b      	lsrs	r3, r3, #1
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	005b      	lsls	r3, r3, #1
 8003ca2:	b29a      	uxth	r2, r3
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	781b      	ldrb	r3, [r3, #0]
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	4413      	add	r3, r2
 8003cb2:	881b      	ldrh	r3, [r3, #0]
 8003cb4:	827b      	strh	r3, [r7, #18]
 8003cb6:	8a7b      	ldrh	r3, [r7, #18]
 8003cb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d01b      	beq.n	8003cf8 <USB_ActivateEndpoint+0x180>
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	4413      	add	r3, r2
 8003cca:	881b      	ldrh	r3, [r3, #0]
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003cd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cd6:	823b      	strh	r3, [r7, #16]
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	441a      	add	r2, r3
 8003ce2:	8a3b      	ldrh	r3, [r7, #16]
 8003ce4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ce8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003cec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cf0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	78db      	ldrb	r3, [r3, #3]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d020      	beq.n	8003d42 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	4413      	add	r3, r2
 8003d0a:	881b      	ldrh	r3, [r3, #0]
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d16:	81bb      	strh	r3, [r7, #12]
 8003d18:	89bb      	ldrh	r3, [r7, #12]
 8003d1a:	f083 0320 	eor.w	r3, r3, #32
 8003d1e:	81bb      	strh	r3, [r7, #12]
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	441a      	add	r2, r3
 8003d2a:	89bb      	ldrh	r3, [r7, #12]
 8003d2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	8013      	strh	r3, [r2, #0]
 8003d40:	e3f9      	b.n	8004536 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	4413      	add	r3, r2
 8003d4c:	881b      	ldrh	r3, [r3, #0]
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d58:	81fb      	strh	r3, [r7, #14]
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	441a      	add	r2, r3
 8003d64:	89fb      	ldrh	r3, [r7, #14]
 8003d66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	8013      	strh	r3, [r2, #0]
 8003d7a:	e3dc      	b.n	8004536 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	461a      	mov	r2, r3
 8003d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d8c:	4413      	add	r3, r2
 8003d8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	00da      	lsls	r2, r3, #3
 8003d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d98:	4413      	add	r3, r2
 8003d9a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	88db      	ldrh	r3, [r3, #6]
 8003da4:	085b      	lsrs	r3, r3, #1
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	b29a      	uxth	r2, r3
 8003dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dae:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc0:	4413      	add	r3, r2
 8003dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	00da      	lsls	r2, r3, #3
 8003dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dcc:	4413      	add	r3, r2
 8003dce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003dd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd6:	881b      	ldrh	r3, [r3, #0]
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de2:	801a      	strh	r2, [r3, #0]
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	691b      	ldr	r3, [r3, #16]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d10a      	bne.n	8003e02 <USB_ActivateEndpoint+0x28a>
 8003dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dee:	881b      	ldrh	r3, [r3, #0]
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003df6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003dfa:	b29a      	uxth	r2, r3
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfe:	801a      	strh	r2, [r3, #0]
 8003e00:	e041      	b.n	8003e86 <USB_ActivateEndpoint+0x30e>
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	2b3e      	cmp	r3, #62	@ 0x3e
 8003e08:	d81c      	bhi.n	8003e44 <USB_ActivateEndpoint+0x2cc>
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	085b      	lsrs	r3, r3, #1
 8003e10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	f003 0301 	and.w	r3, r3, #1
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d004      	beq.n	8003e2a <USB_ActivateEndpoint+0x2b2>
 8003e20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003e24:	3301      	adds	r3, #1
 8003e26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2c:	881b      	ldrh	r3, [r3, #0]
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	029b      	lsls	r3, r3, #10
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	b29a      	uxth	r2, r3
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e40:	801a      	strh	r2, [r3, #0]
 8003e42:	e020      	b.n	8003e86 <USB_ActivateEndpoint+0x30e>
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	095b      	lsrs	r3, r3, #5
 8003e4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	f003 031f 	and.w	r3, r3, #31
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d104      	bne.n	8003e64 <USB_ActivateEndpoint+0x2ec>
 8003e5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e66:	881b      	ldrh	r3, [r3, #0]
 8003e68:	b29a      	uxth	r2, r3
 8003e6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	029b      	lsls	r3, r3, #10
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	4313      	orrs	r3, r2
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e84:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	4413      	add	r3, r2
 8003e90:	881b      	ldrh	r3, [r3, #0]
 8003e92:	847b      	strh	r3, [r7, #34]	@ 0x22
 8003e94:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003e96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d01b      	beq.n	8003ed6 <USB_ActivateEndpoint+0x35e>
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	4413      	add	r3, r2
 8003ea8:	881b      	ldrh	r3, [r3, #0]
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003eb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003eb4:	843b      	strh	r3, [r7, #32]
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	441a      	add	r2, r3
 8003ec0:	8c3b      	ldrh	r3, [r7, #32]
 8003ec2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ec6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003eca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ece:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	781b      	ldrb	r3, [r3, #0]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d124      	bne.n	8003f28 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	4413      	add	r3, r2
 8003ee8:	881b      	ldrh	r3, [r3, #0]
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003ef0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ef4:	83bb      	strh	r3, [r7, #28]
 8003ef6:	8bbb      	ldrh	r3, [r7, #28]
 8003ef8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003efc:	83bb      	strh	r3, [r7, #28]
 8003efe:	8bbb      	ldrh	r3, [r7, #28]
 8003f00:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003f04:	83bb      	strh	r3, [r7, #28]
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	441a      	add	r2, r3
 8003f10:	8bbb      	ldrh	r3, [r7, #28]
 8003f12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	8013      	strh	r3, [r2, #0]
 8003f26:	e306      	b.n	8004536 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	4413      	add	r3, r2
 8003f32:	881b      	ldrh	r3, [r3, #0]
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f3e:	83fb      	strh	r3, [r7, #30]
 8003f40:	8bfb      	ldrh	r3, [r7, #30]
 8003f42:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003f46:	83fb      	strh	r3, [r7, #30]
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	441a      	add	r2, r3
 8003f52:	8bfb      	ldrh	r3, [r7, #30]
 8003f54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f64:	b29b      	uxth	r3, r3
 8003f66:	8013      	strh	r3, [r2, #0]
 8003f68:	e2e5      	b.n	8004536 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	78db      	ldrb	r3, [r3, #3]
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d11e      	bne.n	8003fb0 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	781b      	ldrb	r3, [r3, #0]
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	4413      	add	r3, r2
 8003f7c:	881b      	ldrh	r3, [r3, #0]
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f88:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	441a      	add	r2, r3
 8003f96:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8003f9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fa2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8003fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	8013      	strh	r3, [r2, #0]
 8003fae:	e01d      	b.n	8003fec <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	781b      	ldrb	r3, [r3, #0]
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4413      	add	r3, r2
 8003fba:	881b      	ldrh	r3, [r3, #0]
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8003fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fc6:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	441a      	add	r2, r3
 8003fd4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8003fd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fe0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fe4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ffc:	4413      	add	r3, r2
 8003ffe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	00da      	lsls	r2, r3, #3
 8004006:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004008:	4413      	add	r3, r2
 800400a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800400e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	891b      	ldrh	r3, [r3, #8]
 8004014:	085b      	lsrs	r3, r3, #1
 8004016:	b29b      	uxth	r3, r3
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	b29a      	uxth	r2, r3
 800401c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800401e:	801a      	strh	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	677b      	str	r3, [r7, #116]	@ 0x74
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800402a:	b29b      	uxth	r3, r3
 800402c:	461a      	mov	r2, r3
 800402e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004030:	4413      	add	r3, r2
 8004032:	677b      	str	r3, [r7, #116]	@ 0x74
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	00da      	lsls	r2, r3, #3
 800403a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800403c:	4413      	add	r3, r2
 800403e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004042:	673b      	str	r3, [r7, #112]	@ 0x70
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	895b      	ldrh	r3, [r3, #10]
 8004048:	085b      	lsrs	r3, r3, #1
 800404a:	b29b      	uxth	r3, r3
 800404c:	005b      	lsls	r3, r3, #1
 800404e:	b29a      	uxth	r2, r3
 8004050:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004052:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	785b      	ldrb	r3, [r3, #1]
 8004058:	2b00      	cmp	r3, #0
 800405a:	f040 81af 	bne.w	80043bc <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	4413      	add	r3, r2
 8004068:	881b      	ldrh	r3, [r3, #0]
 800406a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800406e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8004072:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d01d      	beq.n	80040b6 <USB_ActivateEndpoint+0x53e>
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	4413      	add	r3, r2
 8004084:	881b      	ldrh	r3, [r3, #0]
 8004086:	b29b      	uxth	r3, r3
 8004088:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800408c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004090:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	441a      	add	r2, r3
 800409e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80040a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80040ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	4413      	add	r3, r2
 80040c0:	881b      	ldrh	r3, [r3, #0]
 80040c2:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80040c6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80040ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d01d      	beq.n	800410e <USB_ActivateEndpoint+0x596>
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	4413      	add	r3, r2
 80040dc:	881b      	ldrh	r3, [r3, #0]
 80040de:	b29b      	uxth	r3, r3
 80040e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040e8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	441a      	add	r2, r3
 80040f6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80040fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004102:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004106:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800410a:	b29b      	uxth	r3, r3
 800410c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	785b      	ldrb	r3, [r3, #1]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d16b      	bne.n	80041ee <USB_ActivateEndpoint+0x676>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004120:	b29b      	uxth	r3, r3
 8004122:	461a      	mov	r2, r3
 8004124:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004126:	4413      	add	r3, r2
 8004128:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	00da      	lsls	r2, r3, #3
 8004130:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004132:	4413      	add	r3, r2
 8004134:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004138:	64bb      	str	r3, [r7, #72]	@ 0x48
 800413a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	b29b      	uxth	r3, r3
 8004140:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004144:	b29a      	uxth	r2, r3
 8004146:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004148:	801a      	strh	r2, [r3, #0]
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10a      	bne.n	8004168 <USB_ActivateEndpoint+0x5f0>
 8004152:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004154:	881b      	ldrh	r3, [r3, #0]
 8004156:	b29b      	uxth	r3, r3
 8004158:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800415c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004160:	b29a      	uxth	r2, r3
 8004162:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004164:	801a      	strh	r2, [r3, #0]
 8004166:	e05d      	b.n	8004224 <USB_ActivateEndpoint+0x6ac>
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	691b      	ldr	r3, [r3, #16]
 800416c:	2b3e      	cmp	r3, #62	@ 0x3e
 800416e:	d81c      	bhi.n	80041aa <USB_ActivateEndpoint+0x632>
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	691b      	ldr	r3, [r3, #16]
 8004174:	085b      	lsrs	r3, r3, #1
 8004176:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d004      	beq.n	8004190 <USB_ActivateEndpoint+0x618>
 8004186:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800418a:	3301      	adds	r3, #1
 800418c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004190:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004192:	881b      	ldrh	r3, [r3, #0]
 8004194:	b29a      	uxth	r2, r3
 8004196:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800419a:	b29b      	uxth	r3, r3
 800419c:	029b      	lsls	r3, r3, #10
 800419e:	b29b      	uxth	r3, r3
 80041a0:	4313      	orrs	r3, r2
 80041a2:	b29a      	uxth	r2, r3
 80041a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041a6:	801a      	strh	r2, [r3, #0]
 80041a8:	e03c      	b.n	8004224 <USB_ActivateEndpoint+0x6ac>
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	095b      	lsrs	r3, r3, #5
 80041b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	691b      	ldr	r3, [r3, #16]
 80041b8:	f003 031f 	and.w	r3, r3, #31
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d104      	bne.n	80041ca <USB_ActivateEndpoint+0x652>
 80041c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041c4:	3b01      	subs	r3, #1
 80041c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80041ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041cc:	881b      	ldrh	r3, [r3, #0]
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	029b      	lsls	r3, r3, #10
 80041d8:	b29b      	uxth	r3, r3
 80041da:	4313      	orrs	r3, r2
 80041dc:	b29b      	uxth	r3, r3
 80041de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041e6:	b29a      	uxth	r2, r3
 80041e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041ea:	801a      	strh	r2, [r3, #0]
 80041ec:	e01a      	b.n	8004224 <USB_ActivateEndpoint+0x6ac>
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	785b      	ldrb	r3, [r3, #1]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d116      	bne.n	8004224 <USB_ActivateEndpoint+0x6ac>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	657b      	str	r3, [r7, #84]	@ 0x54
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004200:	b29b      	uxth	r3, r3
 8004202:	461a      	mov	r2, r3
 8004204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004206:	4413      	add	r3, r2
 8004208:	657b      	str	r3, [r7, #84]	@ 0x54
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	00da      	lsls	r2, r3, #3
 8004210:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004212:	4413      	add	r3, r2
 8004214:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004218:	653b      	str	r3, [r7, #80]	@ 0x50
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	b29a      	uxth	r2, r3
 8004220:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004222:	801a      	strh	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	647b      	str	r3, [r7, #68]	@ 0x44
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	785b      	ldrb	r3, [r3, #1]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d16b      	bne.n	8004308 <USB_ActivateEndpoint+0x790>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800423a:	b29b      	uxth	r3, r3
 800423c:	461a      	mov	r2, r3
 800423e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004240:	4413      	add	r3, r2
 8004242:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	00da      	lsls	r2, r3, #3
 800424a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800424c:	4413      	add	r3, r2
 800424e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004252:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004256:	881b      	ldrh	r3, [r3, #0]
 8004258:	b29b      	uxth	r3, r3
 800425a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800425e:	b29a      	uxth	r2, r3
 8004260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004262:	801a      	strh	r2, [r3, #0]
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	691b      	ldr	r3, [r3, #16]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d10a      	bne.n	8004282 <USB_ActivateEndpoint+0x70a>
 800426c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800426e:	881b      	ldrh	r3, [r3, #0]
 8004270:	b29b      	uxth	r3, r3
 8004272:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004276:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800427a:	b29a      	uxth	r2, r3
 800427c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800427e:	801a      	strh	r2, [r3, #0]
 8004280:	e05b      	b.n	800433a <USB_ActivateEndpoint+0x7c2>
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	2b3e      	cmp	r3, #62	@ 0x3e
 8004288:	d81c      	bhi.n	80042c4 <USB_ActivateEndpoint+0x74c>
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	085b      	lsrs	r3, r3, #1
 8004290:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	691b      	ldr	r3, [r3, #16]
 8004298:	f003 0301 	and.w	r3, r3, #1
 800429c:	2b00      	cmp	r3, #0
 800429e:	d004      	beq.n	80042aa <USB_ActivateEndpoint+0x732>
 80042a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042a4:	3301      	adds	r3, #1
 80042a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ac:	881b      	ldrh	r3, [r3, #0]
 80042ae:	b29a      	uxth	r2, r3
 80042b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	029b      	lsls	r3, r3, #10
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	4313      	orrs	r3, r2
 80042bc:	b29a      	uxth	r2, r3
 80042be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042c0:	801a      	strh	r2, [r3, #0]
 80042c2:	e03a      	b.n	800433a <USB_ActivateEndpoint+0x7c2>
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	691b      	ldr	r3, [r3, #16]
 80042c8:	095b      	lsrs	r3, r3, #5
 80042ca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	f003 031f 	and.w	r3, r3, #31
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d104      	bne.n	80042e4 <USB_ActivateEndpoint+0x76c>
 80042da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042de:	3b01      	subs	r3, #1
 80042e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042e6:	881b      	ldrh	r3, [r3, #0]
 80042e8:	b29a      	uxth	r2, r3
 80042ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	029b      	lsls	r3, r3, #10
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	4313      	orrs	r3, r2
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004300:	b29a      	uxth	r2, r3
 8004302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004304:	801a      	strh	r2, [r3, #0]
 8004306:	e018      	b.n	800433a <USB_ActivateEndpoint+0x7c2>
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	785b      	ldrb	r3, [r3, #1]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d114      	bne.n	800433a <USB_ActivateEndpoint+0x7c2>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004316:	b29b      	uxth	r3, r3
 8004318:	461a      	mov	r2, r3
 800431a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800431c:	4413      	add	r3, r2
 800431e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	00da      	lsls	r2, r3, #3
 8004326:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004328:	4413      	add	r3, r2
 800432a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800432e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	691b      	ldr	r3, [r3, #16]
 8004334:	b29a      	uxth	r2, r3
 8004336:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004338:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4413      	add	r3, r2
 8004344:	881b      	ldrh	r3, [r3, #0]
 8004346:	b29b      	uxth	r3, r3
 8004348:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800434c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004350:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004352:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004354:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004358:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800435a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800435c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004360:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	781b      	ldrb	r3, [r3, #0]
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	441a      	add	r2, r3
 800436c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800436e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004372:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004376:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800437a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800437e:	b29b      	uxth	r3, r3
 8004380:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4413      	add	r3, r2
 800438c:	881b      	ldrh	r3, [r3, #0]
 800438e:	b29b      	uxth	r3, r3
 8004390:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004394:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004398:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	441a      	add	r2, r3
 80043a4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80043a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	8013      	strh	r3, [r2, #0]
 80043ba:	e0bc      	b.n	8004536 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	4413      	add	r3, r2
 80043c6:	881b      	ldrh	r3, [r3, #0]
 80043c8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 80043cc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80043d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d01d      	beq.n	8004414 <USB_ActivateEndpoint+0x89c>
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	4413      	add	r3, r2
 80043e2:	881b      	ldrh	r3, [r3, #0]
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043ee:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	441a      	add	r2, r3
 80043fc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004400:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004404:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004408:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800440c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004410:	b29b      	uxth	r3, r3
 8004412:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4413      	add	r3, r2
 800441e:	881b      	ldrh	r3, [r3, #0]
 8004420:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8004424:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8004428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800442c:	2b00      	cmp	r3, #0
 800442e:	d01d      	beq.n	800446c <USB_ActivateEndpoint+0x8f4>
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	4413      	add	r3, r2
 800443a:	881b      	ldrh	r3, [r3, #0]
 800443c:	b29b      	uxth	r3, r3
 800443e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004446:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	441a      	add	r2, r3
 8004454:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8004458:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800445c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004460:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004464:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004468:	b29b      	uxth	r3, r3
 800446a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	78db      	ldrb	r3, [r3, #3]
 8004470:	2b01      	cmp	r3, #1
 8004472:	d024      	beq.n	80044be <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	4413      	add	r3, r2
 800447e:	881b      	ldrh	r3, [r3, #0]
 8004480:	b29b      	uxth	r3, r3
 8004482:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004486:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800448a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800448e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004492:	f083 0320 	eor.w	r3, r3, #32
 8004496:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	441a      	add	r2, r3
 80044a4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80044a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	8013      	strh	r3, [r2, #0]
 80044bc:	e01d      	b.n	80044fa <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	4413      	add	r3, r2
 80044c8:	881b      	ldrh	r3, [r3, #0]
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044d4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	441a      	add	r2, r3
 80044e2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80044e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	781b      	ldrb	r3, [r3, #0]
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	4413      	add	r3, r2
 8004504:	881b      	ldrh	r3, [r3, #0]
 8004506:	b29b      	uxth	r3, r3
 8004508:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800450c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004510:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	441a      	add	r2, r3
 800451e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004522:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004526:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800452a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800452e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004532:	b29b      	uxth	r3, r3
 8004534:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8004536:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800453a:	4618      	mov	r0, r3
 800453c:	379c      	adds	r7, #156	@ 0x9c
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop

08004548 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004548:	b480      	push	{r7}
 800454a:	b08d      	sub	sp, #52	@ 0x34
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	7b1b      	ldrb	r3, [r3, #12]
 8004556:	2b00      	cmp	r3, #0
 8004558:	f040 808e 	bne.w	8004678 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	785b      	ldrb	r3, [r3, #1]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d044      	beq.n	80045ee <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	4413      	add	r3, r2
 800456e:	881b      	ldrh	r3, [r3, #0]
 8004570:	81bb      	strh	r3, [r7, #12]
 8004572:	89bb      	ldrh	r3, [r7, #12]
 8004574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004578:	2b00      	cmp	r3, #0
 800457a:	d01b      	beq.n	80045b4 <USB_DeactivateEndpoint+0x6c>
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	4413      	add	r3, r2
 8004586:	881b      	ldrh	r3, [r3, #0]
 8004588:	b29b      	uxth	r3, r3
 800458a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800458e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004592:	817b      	strh	r3, [r7, #10]
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	441a      	add	r2, r3
 800459e:	897b      	ldrh	r3, [r7, #10]
 80045a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045ac:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	4413      	add	r3, r2
 80045be:	881b      	ldrh	r3, [r3, #0]
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045ca:	813b      	strh	r3, [r7, #8]
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	009b      	lsls	r3, r3, #2
 80045d4:	441a      	add	r2, r3
 80045d6:	893b      	ldrh	r3, [r7, #8]
 80045d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	8013      	strh	r3, [r2, #0]
 80045ec:	e192      	b.n	8004914 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	4413      	add	r3, r2
 80045f8:	881b      	ldrh	r3, [r3, #0]
 80045fa:	827b      	strh	r3, [r7, #18]
 80045fc:	8a7b      	ldrh	r3, [r7, #18]
 80045fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d01b      	beq.n	800463e <USB_DeactivateEndpoint+0xf6>
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	4413      	add	r3, r2
 8004610:	881b      	ldrh	r3, [r3, #0]
 8004612:	b29b      	uxth	r3, r3
 8004614:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004618:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800461c:	823b      	strh	r3, [r7, #16]
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	441a      	add	r2, r3
 8004628:	8a3b      	ldrh	r3, [r7, #16]
 800462a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800462e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004632:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004636:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800463a:	b29b      	uxth	r3, r3
 800463c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	781b      	ldrb	r3, [r3, #0]
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	4413      	add	r3, r2
 8004648:	881b      	ldrh	r3, [r3, #0]
 800464a:	b29b      	uxth	r3, r3
 800464c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004650:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004654:	81fb      	strh	r3, [r7, #14]
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	441a      	add	r2, r3
 8004660:	89fb      	ldrh	r3, [r7, #14]
 8004662:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004666:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800466a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800466e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004672:	b29b      	uxth	r3, r3
 8004674:	8013      	strh	r3, [r2, #0]
 8004676:	e14d      	b.n	8004914 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	785b      	ldrb	r3, [r3, #1]
 800467c:	2b00      	cmp	r3, #0
 800467e:	f040 80a5 	bne.w	80047cc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004682:	687a      	ldr	r2, [r7, #4]
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	4413      	add	r3, r2
 800468c:	881b      	ldrh	r3, [r3, #0]
 800468e:	843b      	strh	r3, [r7, #32]
 8004690:	8c3b      	ldrh	r3, [r7, #32]
 8004692:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d01b      	beq.n	80046d2 <USB_DeactivateEndpoint+0x18a>
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	4413      	add	r3, r2
 80046a4:	881b      	ldrh	r3, [r3, #0]
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046b0:	83fb      	strh	r3, [r7, #30]
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	441a      	add	r2, r3
 80046bc:	8bfb      	ldrh	r3, [r7, #30]
 80046be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80046c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80046c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80046ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	4413      	add	r3, r2
 80046dc:	881b      	ldrh	r3, [r3, #0]
 80046de:	83bb      	strh	r3, [r7, #28]
 80046e0:	8bbb      	ldrh	r3, [r7, #28]
 80046e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d01b      	beq.n	8004722 <USB_DeactivateEndpoint+0x1da>
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	4413      	add	r3, r2
 80046f4:	881b      	ldrh	r3, [r3, #0]
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004700:	837b      	strh	r3, [r7, #26]
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	441a      	add	r2, r3
 800470c:	8b7b      	ldrh	r3, [r7, #26]
 800470e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004712:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004716:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800471a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800471e:	b29b      	uxth	r3, r3
 8004720:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	4413      	add	r3, r2
 800472c:	881b      	ldrh	r3, [r3, #0]
 800472e:	b29b      	uxth	r3, r3
 8004730:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004734:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004738:	833b      	strh	r3, [r7, #24]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	441a      	add	r2, r3
 8004744:	8b3b      	ldrh	r3, [r7, #24]
 8004746:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800474a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800474e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004752:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004756:	b29b      	uxth	r3, r3
 8004758:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	4413      	add	r3, r2
 8004764:	881b      	ldrh	r3, [r3, #0]
 8004766:	b29b      	uxth	r3, r3
 8004768:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800476c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004770:	82fb      	strh	r3, [r7, #22]
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	441a      	add	r2, r3
 800477c:	8afb      	ldrh	r3, [r7, #22]
 800477e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004782:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004786:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800478a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800478e:	b29b      	uxth	r3, r3
 8004790:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	009b      	lsls	r3, r3, #2
 800479a:	4413      	add	r3, r2
 800479c:	881b      	ldrh	r3, [r3, #0]
 800479e:	b29b      	uxth	r3, r3
 80047a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047a8:	82bb      	strh	r3, [r7, #20]
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	441a      	add	r2, r3
 80047b4:	8abb      	ldrh	r3, [r7, #20]
 80047b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80047ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	8013      	strh	r3, [r2, #0]
 80047ca:	e0a3      	b.n	8004914 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	781b      	ldrb	r3, [r3, #0]
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	4413      	add	r3, r2
 80047d6:	881b      	ldrh	r3, [r3, #0]
 80047d8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80047da:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80047dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d01b      	beq.n	800481c <USB_DeactivateEndpoint+0x2d4>
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	781b      	ldrb	r3, [r3, #0]
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	4413      	add	r3, r2
 80047ee:	881b      	ldrh	r3, [r3, #0]
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047fa:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	781b      	ldrb	r3, [r3, #0]
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	441a      	add	r2, r3
 8004806:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004808:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800480c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004810:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004814:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004818:	b29b      	uxth	r3, r3
 800481a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	781b      	ldrb	r3, [r3, #0]
 8004822:	009b      	lsls	r3, r3, #2
 8004824:	4413      	add	r3, r2
 8004826:	881b      	ldrh	r3, [r3, #0]
 8004828:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800482a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800482c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004830:	2b00      	cmp	r3, #0
 8004832:	d01b      	beq.n	800486c <USB_DeactivateEndpoint+0x324>
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	781b      	ldrb	r3, [r3, #0]
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	4413      	add	r3, r2
 800483e:	881b      	ldrh	r3, [r3, #0]
 8004840:	b29b      	uxth	r3, r3
 8004842:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800484a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	441a      	add	r2, r3
 8004856:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004858:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800485c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004860:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004864:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004868:	b29b      	uxth	r3, r3
 800486a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	4413      	add	r3, r2
 8004876:	881b      	ldrh	r3, [r3, #0]
 8004878:	b29b      	uxth	r3, r3
 800487a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800487e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004882:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	781b      	ldrb	r3, [r3, #0]
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	441a      	add	r2, r3
 800488e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004890:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004894:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004898:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800489c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	4413      	add	r3, r2
 80048ae:	881b      	ldrh	r3, [r3, #0]
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048ba:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	441a      	add	r2, r3
 80048c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80048c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048d8:	b29b      	uxth	r3, r3
 80048da:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	4413      	add	r3, r2
 80048e6:	881b      	ldrh	r3, [r3, #0]
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048f2:	847b      	strh	r3, [r7, #34]	@ 0x22
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	441a      	add	r2, r3
 80048fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004900:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004904:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004908:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800490c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004910:	b29b      	uxth	r3, r3
 8004912:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004914:	2300      	movs	r3, #0
}
 8004916:	4618      	mov	r0, r3
 8004918:	3734      	adds	r7, #52	@ 0x34
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr

08004922 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004922:	b580      	push	{r7, lr}
 8004924:	b0ac      	sub	sp, #176	@ 0xb0
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]
 800492a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	785b      	ldrb	r3, [r3, #1]
 8004930:	2b01      	cmp	r3, #1
 8004932:	f040 84ca 	bne.w	80052ca <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	699a      	ldr	r2, [r3, #24]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	429a      	cmp	r2, r3
 8004940:	d904      	bls.n	800494c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800494a:	e003      	b.n	8004954 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	699b      	ldr	r3, [r3, #24]
 8004950:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	7b1b      	ldrb	r3, [r3, #12]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d122      	bne.n	80049a2 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	6959      	ldr	r1, [r3, #20]
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	88da      	ldrh	r2, [r3, #6]
 8004964:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004968:	b29b      	uxth	r3, r3
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 febd 	bl	80056ea <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	613b      	str	r3, [r7, #16]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800497a:	b29b      	uxth	r3, r3
 800497c:	461a      	mov	r2, r3
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	4413      	add	r3, r2
 8004982:	613b      	str	r3, [r7, #16]
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	781b      	ldrb	r3, [r3, #0]
 8004988:	00da      	lsls	r2, r3, #3
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	4413      	add	r3, r2
 800498e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004992:	60fb      	str	r3, [r7, #12]
 8004994:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004998:	b29a      	uxth	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	801a      	strh	r2, [r3, #0]
 800499e:	f000 bc6f 	b.w	8005280 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	78db      	ldrb	r3, [r3, #3]
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	f040 831e 	bne.w	8004fe8 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	6a1a      	ldr	r2, [r3, #32]
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	f240 82cf 	bls.w	8004f58 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	4413      	add	r3, r2
 80049c4:	881b      	ldrh	r3, [r3, #0]
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049d0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	441a      	add	r2, r3
 80049de:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80049e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049ea:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80049ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	6a1a      	ldr	r2, [r3, #32]
 80049fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80049fe:	1ad2      	subs	r2, r2, r3
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	4413      	add	r3, r2
 8004a0e:	881b      	ldrh	r3, [r3, #0]
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f000 814f 	beq.w	8004cba <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	785b      	ldrb	r3, [r3, #1]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d16b      	bne.n	8004b00 <USB_EPStartXfer+0x1de>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	461a      	mov	r2, r3
 8004a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a38:	4413      	add	r3, r2
 8004a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	781b      	ldrb	r3, [r3, #0]
 8004a40:	00da      	lsls	r2, r3, #3
 8004a42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a44:	4413      	add	r3, r2
 8004a46:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004a4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4e:	881b      	ldrh	r3, [r3, #0]
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5a:	801a      	strh	r2, [r3, #0]
 8004a5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d10a      	bne.n	8004a7a <USB_EPStartXfer+0x158>
 8004a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a66:	881b      	ldrh	r3, [r3, #0]
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a72:	b29a      	uxth	r2, r3
 8004a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a76:	801a      	strh	r2, [r3, #0]
 8004a78:	e05b      	b.n	8004b32 <USB_EPStartXfer+0x210>
 8004a7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a7e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004a80:	d81c      	bhi.n	8004abc <USB_EPStartXfer+0x19a>
 8004a82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a86:	085b      	lsrs	r3, r3, #1
 8004a88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a90:	f003 0301 	and.w	r3, r3, #1
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d004      	beq.n	8004aa2 <USB_EPStartXfer+0x180>
 8004a98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa4:	881b      	ldrh	r3, [r3, #0]
 8004aa6:	b29a      	uxth	r2, r3
 8004aa8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	029b      	lsls	r3, r3, #10
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab8:	801a      	strh	r2, [r3, #0]
 8004aba:	e03a      	b.n	8004b32 <USB_EPStartXfer+0x210>
 8004abc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ac0:	095b      	lsrs	r3, r3, #5
 8004ac2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004ac6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004aca:	f003 031f 	and.w	r3, r3, #31
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d104      	bne.n	8004adc <USB_EPStartXfer+0x1ba>
 8004ad2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ade:	881b      	ldrh	r3, [r3, #0]
 8004ae0:	b29a      	uxth	r2, r3
 8004ae2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	029b      	lsls	r3, r3, #10
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	4313      	orrs	r3, r2
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004af4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afc:	801a      	strh	r2, [r3, #0]
 8004afe:	e018      	b.n	8004b32 <USB_EPStartXfer+0x210>
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	785b      	ldrb	r3, [r3, #1]
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d114      	bne.n	8004b32 <USB_EPStartXfer+0x210>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	461a      	mov	r2, r3
 8004b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b14:	4413      	add	r3, r2
 8004b16:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	00da      	lsls	r2, r3, #3
 8004b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b20:	4413      	add	r3, r2
 8004b22:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b30:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	895b      	ldrh	r3, [r3, #10]
 8004b36:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	6959      	ldr	r1, [r3, #20]
 8004b3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f000 fdce 	bl	80056ea <USB_WritePMA>
            ep->xfer_buff += len;
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	695a      	ldr	r2, [r3, #20]
 8004b52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b56:	441a      	add	r2, r3
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	6a1a      	ldr	r2, [r3, #32]
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d907      	bls.n	8004b78 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	6a1a      	ldr	r2, [r3, #32]
 8004b6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b70:	1ad2      	subs	r2, r2, r3
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	621a      	str	r2, [r3, #32]
 8004b76:	e006      	b.n	8004b86 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	6a1b      	ldr	r3, [r3, #32]
 8004b7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	2200      	movs	r2, #0
 8004b84:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	785b      	ldrb	r3, [r3, #1]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d16b      	bne.n	8004c66 <USB_EPStartXfer+0x344>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	61bb      	str	r3, [r7, #24]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	61bb      	str	r3, [r7, #24]
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	781b      	ldrb	r3, [r3, #0]
 8004ba6:	00da      	lsls	r2, r3, #3
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	4413      	add	r3, r2
 8004bac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004bb0:	617b      	str	r3, [r7, #20]
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	881b      	ldrh	r3, [r3, #0]
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bbc:	b29a      	uxth	r2, r3
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	801a      	strh	r2, [r3, #0]
 8004bc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d10a      	bne.n	8004be0 <USB_EPStartXfer+0x2be>
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	881b      	ldrh	r3, [r3, #0]
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bd4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	801a      	strh	r2, [r3, #0]
 8004bde:	e05d      	b.n	8004c9c <USB_EPStartXfer+0x37a>
 8004be0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004be4:	2b3e      	cmp	r3, #62	@ 0x3e
 8004be6:	d81c      	bhi.n	8004c22 <USB_EPStartXfer+0x300>
 8004be8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bec:	085b      	lsrs	r3, r3, #1
 8004bee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004bf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d004      	beq.n	8004c08 <USB_EPStartXfer+0x2e6>
 8004bfe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004c02:	3301      	adds	r3, #1
 8004c04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	881b      	ldrh	r3, [r3, #0]
 8004c0c:	b29a      	uxth	r2, r3
 8004c0e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	029b      	lsls	r3, r3, #10
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	b29a      	uxth	r2, r3
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	801a      	strh	r2, [r3, #0]
 8004c20:	e03c      	b.n	8004c9c <USB_EPStartXfer+0x37a>
 8004c22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c26:	095b      	lsrs	r3, r3, #5
 8004c28:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004c2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c30:	f003 031f 	and.w	r3, r3, #31
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d104      	bne.n	8004c42 <USB_EPStartXfer+0x320>
 8004c38:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	881b      	ldrh	r3, [r3, #0]
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	029b      	lsls	r3, r3, #10
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	4313      	orrs	r3, r2
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c5e:	b29a      	uxth	r2, r3
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	801a      	strh	r2, [r3, #0]
 8004c64:	e01a      	b.n	8004c9c <USB_EPStartXfer+0x37a>
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	785b      	ldrb	r3, [r3, #1]
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d116      	bne.n	8004c9c <USB_EPStartXfer+0x37a>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	623b      	str	r3, [r7, #32]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	6a3b      	ldr	r3, [r7, #32]
 8004c7e:	4413      	add	r3, r2
 8004c80:	623b      	str	r3, [r7, #32]
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	781b      	ldrb	r3, [r3, #0]
 8004c86:	00da      	lsls	r2, r3, #3
 8004c88:	6a3b      	ldr	r3, [r7, #32]
 8004c8a:	4413      	add	r3, r2
 8004c8c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004c90:	61fb      	str	r3, [r7, #28]
 8004c92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c96:	b29a      	uxth	r2, r3
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	891b      	ldrh	r3, [r3, #8]
 8004ca0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	6959      	ldr	r1, [r3, #20]
 8004ca8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 fd19 	bl	80056ea <USB_WritePMA>
 8004cb8:	e2e2      	b.n	8005280 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	785b      	ldrb	r3, [r3, #1]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d16b      	bne.n	8004d9a <USB_EPStartXfer+0x478>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	461a      	mov	r2, r3
 8004cd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004cd2:	4413      	add	r3, r2
 8004cd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	781b      	ldrb	r3, [r3, #0]
 8004cda:	00da      	lsls	r2, r3, #3
 8004cdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004cde:	4413      	add	r3, r2
 8004ce0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004ce4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ce6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ce8:	881b      	ldrh	r3, [r3, #0]
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cf0:	b29a      	uxth	r2, r3
 8004cf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cf4:	801a      	strh	r2, [r3, #0]
 8004cf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d10a      	bne.n	8004d14 <USB_EPStartXfer+0x3f2>
 8004cfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d00:	881b      	ldrh	r3, [r3, #0]
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d0c:	b29a      	uxth	r2, r3
 8004d0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d10:	801a      	strh	r2, [r3, #0]
 8004d12:	e05d      	b.n	8004dd0 <USB_EPStartXfer+0x4ae>
 8004d14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d18:	2b3e      	cmp	r3, #62	@ 0x3e
 8004d1a:	d81c      	bhi.n	8004d56 <USB_EPStartXfer+0x434>
 8004d1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d20:	085b      	lsrs	r3, r3, #1
 8004d22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d004      	beq.n	8004d3c <USB_EPStartXfer+0x41a>
 8004d32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004d36:	3301      	adds	r3, #1
 8004d38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d3e:	881b      	ldrh	r3, [r3, #0]
 8004d40:	b29a      	uxth	r2, r3
 8004d42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	029b      	lsls	r3, r3, #10
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	b29a      	uxth	r2, r3
 8004d50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d52:	801a      	strh	r2, [r3, #0]
 8004d54:	e03c      	b.n	8004dd0 <USB_EPStartXfer+0x4ae>
 8004d56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d5a:	095b      	lsrs	r3, r3, #5
 8004d5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d64:	f003 031f 	and.w	r3, r3, #31
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d104      	bne.n	8004d76 <USB_EPStartXfer+0x454>
 8004d6c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004d70:	3b01      	subs	r3, #1
 8004d72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d78:	881b      	ldrh	r3, [r3, #0]
 8004d7a:	b29a      	uxth	r2, r3
 8004d7c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	029b      	lsls	r3, r3, #10
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	4313      	orrs	r3, r2
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d96:	801a      	strh	r2, [r3, #0]
 8004d98:	e01a      	b.n	8004dd0 <USB_EPStartXfer+0x4ae>
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	785b      	ldrb	r3, [r3, #1]
 8004d9e:	2b01      	cmp	r3, #1
 8004da0:	d116      	bne.n	8004dd0 <USB_EPStartXfer+0x4ae>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	461a      	mov	r2, r3
 8004db0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004db2:	4413      	add	r3, r2
 8004db4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	00da      	lsls	r2, r3, #3
 8004dbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004dbe:	4413      	add	r3, r2
 8004dc0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004dc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dca:	b29a      	uxth	r2, r3
 8004dcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004dce:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	891b      	ldrh	r3, [r3, #8]
 8004dd4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	6959      	ldr	r1, [r3, #20]
 8004ddc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 fc7f 	bl	80056ea <USB_WritePMA>
            ep->xfer_buff += len;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	695a      	ldr	r2, [r3, #20]
 8004df0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004df4:	441a      	add	r2, r3
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	6a1a      	ldr	r2, [r3, #32]
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d907      	bls.n	8004e16 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	6a1a      	ldr	r2, [r3, #32]
 8004e0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e0e:	1ad2      	subs	r2, r2, r3
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	621a      	str	r2, [r3, #32]
 8004e14:	e006      	b.n	8004e24 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	2200      	movs	r2, #0
 8004e22:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	785b      	ldrb	r3, [r3, #1]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d16b      	bne.n	8004f08 <USB_EPStartXfer+0x5e6>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e40:	4413      	add	r3, r2
 8004e42:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	781b      	ldrb	r3, [r3, #0]
 8004e48:	00da      	lsls	r2, r3, #3
 8004e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e4c:	4413      	add	r3, r2
 8004e4e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004e52:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e56:	881b      	ldrh	r3, [r3, #0]
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e5e:	b29a      	uxth	r2, r3
 8004e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e62:	801a      	strh	r2, [r3, #0]
 8004e64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d10a      	bne.n	8004e82 <USB_EPStartXfer+0x560>
 8004e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e6e:	881b      	ldrh	r3, [r3, #0]
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e7a:	b29a      	uxth	r2, r3
 8004e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e7e:	801a      	strh	r2, [r3, #0]
 8004e80:	e05b      	b.n	8004f3a <USB_EPStartXfer+0x618>
 8004e82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e86:	2b3e      	cmp	r3, #62	@ 0x3e
 8004e88:	d81c      	bhi.n	8004ec4 <USB_EPStartXfer+0x5a2>
 8004e8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e8e:	085b      	lsrs	r3, r3, #1
 8004e90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004e94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e98:	f003 0301 	and.w	r3, r3, #1
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d004      	beq.n	8004eaa <USB_EPStartXfer+0x588>
 8004ea0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eac:	881b      	ldrh	r3, [r3, #0]
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	029b      	lsls	r3, r3, #10
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ec0:	801a      	strh	r2, [r3, #0]
 8004ec2:	e03a      	b.n	8004f3a <USB_EPStartXfer+0x618>
 8004ec4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ec8:	095b      	lsrs	r3, r3, #5
 8004eca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ece:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ed2:	f003 031f 	and.w	r3, r3, #31
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d104      	bne.n	8004ee4 <USB_EPStartXfer+0x5c2>
 8004eda:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ee6:	881b      	ldrh	r3, [r3, #0]
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	029b      	lsls	r3, r3, #10
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004efc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f00:	b29a      	uxth	r2, r3
 8004f02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f04:	801a      	strh	r2, [r3, #0]
 8004f06:	e018      	b.n	8004f3a <USB_EPStartXfer+0x618>
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	785b      	ldrb	r3, [r3, #1]
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d114      	bne.n	8004f3a <USB_EPStartXfer+0x618>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	461a      	mov	r2, r3
 8004f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f1c:	4413      	add	r3, r2
 8004f1e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	781b      	ldrb	r3, [r3, #0]
 8004f24:	00da      	lsls	r2, r3, #3
 8004f26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f28:	4413      	add	r3, r2
 8004f2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f34:	b29a      	uxth	r2, r3
 8004f36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f38:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	895b      	ldrh	r3, [r3, #10]
 8004f3e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	6959      	ldr	r1, [r3, #20]
 8004f46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 fbca 	bl	80056ea <USB_WritePMA>
 8004f56:	e193      	b.n	8005280 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	6a1b      	ldr	r3, [r3, #32]
 8004f5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8004f60:	687a      	ldr	r2, [r7, #4]
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	4413      	add	r3, r2
 8004f6a:	881b      	ldrh	r3, [r3, #0]
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004f72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f76:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	441a      	add	r2, r3
 8004f84:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004f88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	461a      	mov	r2, r3
 8004faa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004fac:	4413      	add	r3, r2
 8004fae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	00da      	lsls	r2, r3, #3
 8004fb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004fb8:	4413      	add	r3, r2
 8004fba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004fbe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004fc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fc4:	b29a      	uxth	r2, r3
 8004fc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004fc8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	891b      	ldrh	r3, [r3, #8]
 8004fce:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	6959      	ldr	r1, [r3, #20]
 8004fd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f000 fb82 	bl	80056ea <USB_WritePMA>
 8004fe6:	e14b      	b.n	8005280 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	6a1a      	ldr	r2, [r3, #32]
 8004fec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ff0:	1ad2      	subs	r2, r2, r3
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	4413      	add	r3, r2
 8005000:	881b      	ldrh	r3, [r3, #0]
 8005002:	b29b      	uxth	r3, r3
 8005004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005008:	2b00      	cmp	r3, #0
 800500a:	f000 809a 	beq.w	8005142 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	673b      	str	r3, [r7, #112]	@ 0x70
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	785b      	ldrb	r3, [r3, #1]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d16b      	bne.n	80050f2 <USB_EPStartXfer+0x7d0>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005024:	b29b      	uxth	r3, r3
 8005026:	461a      	mov	r2, r3
 8005028:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800502a:	4413      	add	r3, r2
 800502c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	781b      	ldrb	r3, [r3, #0]
 8005032:	00da      	lsls	r2, r3, #3
 8005034:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005036:	4413      	add	r3, r2
 8005038:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800503c:	667b      	str	r3, [r7, #100]	@ 0x64
 800503e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005040:	881b      	ldrh	r3, [r3, #0]
 8005042:	b29b      	uxth	r3, r3
 8005044:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005048:	b29a      	uxth	r2, r3
 800504a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800504c:	801a      	strh	r2, [r3, #0]
 800504e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005052:	2b00      	cmp	r3, #0
 8005054:	d10a      	bne.n	800506c <USB_EPStartXfer+0x74a>
 8005056:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005058:	881b      	ldrh	r3, [r3, #0]
 800505a:	b29b      	uxth	r3, r3
 800505c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005060:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005064:	b29a      	uxth	r2, r3
 8005066:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005068:	801a      	strh	r2, [r3, #0]
 800506a:	e05b      	b.n	8005124 <USB_EPStartXfer+0x802>
 800506c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005070:	2b3e      	cmp	r3, #62	@ 0x3e
 8005072:	d81c      	bhi.n	80050ae <USB_EPStartXfer+0x78c>
 8005074:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005078:	085b      	lsrs	r3, r3, #1
 800507a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800507e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d004      	beq.n	8005094 <USB_EPStartXfer+0x772>
 800508a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800508e:	3301      	adds	r3, #1
 8005090:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005094:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005096:	881b      	ldrh	r3, [r3, #0]
 8005098:	b29a      	uxth	r2, r3
 800509a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800509e:	b29b      	uxth	r3, r3
 80050a0:	029b      	lsls	r3, r3, #10
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	4313      	orrs	r3, r2
 80050a6:	b29a      	uxth	r2, r3
 80050a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050aa:	801a      	strh	r2, [r3, #0]
 80050ac:	e03a      	b.n	8005124 <USB_EPStartXfer+0x802>
 80050ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050b2:	095b      	lsrs	r3, r3, #5
 80050b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80050b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050bc:	f003 031f 	and.w	r3, r3, #31
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d104      	bne.n	80050ce <USB_EPStartXfer+0x7ac>
 80050c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80050c8:	3b01      	subs	r3, #1
 80050ca:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80050ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050d0:	881b      	ldrh	r3, [r3, #0]
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80050d8:	b29b      	uxth	r3, r3
 80050da:	029b      	lsls	r3, r3, #10
 80050dc:	b29b      	uxth	r3, r3
 80050de:	4313      	orrs	r3, r2
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80050ea:	b29a      	uxth	r2, r3
 80050ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050ee:	801a      	strh	r2, [r3, #0]
 80050f0:	e018      	b.n	8005124 <USB_EPStartXfer+0x802>
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	785b      	ldrb	r3, [r3, #1]
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d114      	bne.n	8005124 <USB_EPStartXfer+0x802>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005100:	b29b      	uxth	r3, r3
 8005102:	461a      	mov	r2, r3
 8005104:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005106:	4413      	add	r3, r2
 8005108:	673b      	str	r3, [r7, #112]	@ 0x70
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	781b      	ldrb	r3, [r3, #0]
 800510e:	00da      	lsls	r2, r3, #3
 8005110:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005112:	4413      	add	r3, r2
 8005114:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005118:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800511a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800511e:	b29a      	uxth	r2, r3
 8005120:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005122:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	895b      	ldrh	r3, [r3, #10]
 8005128:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	6959      	ldr	r1, [r3, #20]
 8005130:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005134:	b29b      	uxth	r3, r3
 8005136:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 fad5 	bl	80056ea <USB_WritePMA>
 8005140:	e09e      	b.n	8005280 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	785b      	ldrb	r3, [r3, #1]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d16b      	bne.n	8005222 <USB_EPStartXfer+0x900>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005154:	b29b      	uxth	r3, r3
 8005156:	461a      	mov	r2, r3
 8005158:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800515a:	4413      	add	r3, r2
 800515c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	781b      	ldrb	r3, [r3, #0]
 8005162:	00da      	lsls	r2, r3, #3
 8005164:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005166:	4413      	add	r3, r2
 8005168:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800516c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800516e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005170:	881b      	ldrh	r3, [r3, #0]
 8005172:	b29b      	uxth	r3, r3
 8005174:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005178:	b29a      	uxth	r2, r3
 800517a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800517c:	801a      	strh	r2, [r3, #0]
 800517e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005182:	2b00      	cmp	r3, #0
 8005184:	d10a      	bne.n	800519c <USB_EPStartXfer+0x87a>
 8005186:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005188:	881b      	ldrh	r3, [r3, #0]
 800518a:	b29b      	uxth	r3, r3
 800518c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005190:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005194:	b29a      	uxth	r2, r3
 8005196:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005198:	801a      	strh	r2, [r3, #0]
 800519a:	e063      	b.n	8005264 <USB_EPStartXfer+0x942>
 800519c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051a0:	2b3e      	cmp	r3, #62	@ 0x3e
 80051a2:	d81c      	bhi.n	80051de <USB_EPStartXfer+0x8bc>
 80051a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051a8:	085b      	lsrs	r3, r3, #1
 80051aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80051ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051b2:	f003 0301 	and.w	r3, r3, #1
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d004      	beq.n	80051c4 <USB_EPStartXfer+0x8a2>
 80051ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80051be:	3301      	adds	r3, #1
 80051c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80051c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80051c6:	881b      	ldrh	r3, [r3, #0]
 80051c8:	b29a      	uxth	r2, r3
 80051ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	029b      	lsls	r3, r3, #10
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	4313      	orrs	r3, r2
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80051da:	801a      	strh	r2, [r3, #0]
 80051dc:	e042      	b.n	8005264 <USB_EPStartXfer+0x942>
 80051de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051e2:	095b      	lsrs	r3, r3, #5
 80051e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80051e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051ec:	f003 031f 	and.w	r3, r3, #31
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d104      	bne.n	80051fe <USB_EPStartXfer+0x8dc>
 80051f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80051f8:	3b01      	subs	r3, #1
 80051fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80051fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005200:	881b      	ldrh	r3, [r3, #0]
 8005202:	b29a      	uxth	r2, r3
 8005204:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005208:	b29b      	uxth	r3, r3
 800520a:	029b      	lsls	r3, r3, #10
 800520c:	b29b      	uxth	r3, r3
 800520e:	4313      	orrs	r3, r2
 8005210:	b29b      	uxth	r3, r3
 8005212:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005216:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800521a:	b29a      	uxth	r2, r3
 800521c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800521e:	801a      	strh	r2, [r3, #0]
 8005220:	e020      	b.n	8005264 <USB_EPStartXfer+0x942>
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	785b      	ldrb	r3, [r3, #1]
 8005226:	2b01      	cmp	r3, #1
 8005228:	d11c      	bne.n	8005264 <USB_EPStartXfer+0x942>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005236:	b29b      	uxth	r3, r3
 8005238:	461a      	mov	r2, r3
 800523a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800523e:	4413      	add	r3, r2
 8005240:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	781b      	ldrb	r3, [r3, #0]
 8005248:	00da      	lsls	r2, r3, #3
 800524a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800524e:	4413      	add	r3, r2
 8005250:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005254:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005258:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800525c:	b29a      	uxth	r2, r3
 800525e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005262:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	891b      	ldrh	r3, [r3, #8]
 8005268:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	6959      	ldr	r1, [r3, #20]
 8005270:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005274:	b29b      	uxth	r3, r3
 8005276:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 fa35 	bl	80056ea <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4413      	add	r3, r2
 800528a:	881b      	ldrh	r3, [r3, #0]
 800528c:	b29b      	uxth	r3, r3
 800528e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005292:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005296:	817b      	strh	r3, [r7, #10]
 8005298:	897b      	ldrh	r3, [r7, #10]
 800529a:	f083 0310 	eor.w	r3, r3, #16
 800529e:	817b      	strh	r3, [r7, #10]
 80052a0:	897b      	ldrh	r3, [r7, #10]
 80052a2:	f083 0320 	eor.w	r3, r3, #32
 80052a6:	817b      	strh	r3, [r7, #10]
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	781b      	ldrb	r3, [r3, #0]
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	441a      	add	r2, r3
 80052b2:	897b      	ldrh	r3, [r7, #10]
 80052b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	8013      	strh	r3, [r2, #0]
 80052c8:	e0d5      	b.n	8005476 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	7b1b      	ldrb	r3, [r3, #12]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d156      	bne.n	8005380 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	699b      	ldr	r3, [r3, #24]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d122      	bne.n	8005320 <USB_EPStartXfer+0x9fe>
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	78db      	ldrb	r3, [r3, #3]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d11e      	bne.n	8005320 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	781b      	ldrb	r3, [r3, #0]
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	4413      	add	r3, r2
 80052ec:	881b      	ldrh	r3, [r3, #0]
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052f8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	441a      	add	r2, r3
 8005306:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800530a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800530e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005312:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005316:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800531a:	b29b      	uxth	r3, r3
 800531c:	8013      	strh	r3, [r2, #0]
 800531e:	e01d      	b.n	800535c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	4413      	add	r3, r2
 800532a:	881b      	ldrh	r3, [r3, #0]
 800532c:	b29b      	uxth	r3, r3
 800532e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005332:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005336:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	781b      	ldrb	r3, [r3, #0]
 8005340:	009b      	lsls	r3, r3, #2
 8005342:	441a      	add	r2, r3
 8005344:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8005348:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800534c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005350:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005354:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005358:	b29b      	uxth	r3, r3
 800535a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	699a      	ldr	r2, [r3, #24]
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	691b      	ldr	r3, [r3, #16]
 8005364:	429a      	cmp	r2, r3
 8005366:	d907      	bls.n	8005378 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	699a      	ldr	r2, [r3, #24]
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	691b      	ldr	r3, [r3, #16]
 8005370:	1ad2      	subs	r2, r2, r3
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	619a      	str	r2, [r3, #24]
 8005376:	e054      	b.n	8005422 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	2200      	movs	r2, #0
 800537c:	619a      	str	r2, [r3, #24]
 800537e:	e050      	b.n	8005422 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	78db      	ldrb	r3, [r3, #3]
 8005384:	2b02      	cmp	r3, #2
 8005386:	d142      	bne.n	800540e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	69db      	ldr	r3, [r3, #28]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d048      	beq.n	8005422 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	4413      	add	r3, r2
 800539a:	881b      	ldrh	r3, [r3, #0]
 800539c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80053a0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80053a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d005      	beq.n	80053b8 <USB_EPStartXfer+0xa96>
 80053ac:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80053b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d10b      	bne.n	80053d0 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80053b8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80053bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d12e      	bne.n	8005422 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80053c4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80053c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d128      	bne.n	8005422 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	781b      	ldrb	r3, [r3, #0]
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4413      	add	r3, r2
 80053da:	881b      	ldrh	r3, [r3, #0]
 80053dc:	b29b      	uxth	r3, r3
 80053de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053e6:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	441a      	add	r2, r3
 80053f4:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 80053f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005400:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005404:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005408:	b29b      	uxth	r3, r3
 800540a:	8013      	strh	r3, [r2, #0]
 800540c:	e009      	b.n	8005422 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	78db      	ldrb	r3, [r3, #3]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d103      	bne.n	800541e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	2200      	movs	r2, #0
 800541a:	619a      	str	r2, [r3, #24]
 800541c:	e001      	b.n	8005422 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e02a      	b.n	8005478 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	781b      	ldrb	r3, [r3, #0]
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	4413      	add	r3, r2
 800542c:	881b      	ldrh	r3, [r3, #0]
 800542e:	b29b      	uxth	r3, r3
 8005430:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005434:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005438:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800543c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005440:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005444:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005448:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800544c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005450:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	781b      	ldrb	r3, [r3, #0]
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	441a      	add	r2, r3
 800545e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005462:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005466:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800546a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800546e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005472:	b29b      	uxth	r3, r3
 8005474:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	37b0      	adds	r7, #176	@ 0xb0
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005480:	b480      	push	{r7}
 8005482:	b085      	sub	sp, #20
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	785b      	ldrb	r3, [r3, #1]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d020      	beq.n	80054d4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	781b      	ldrb	r3, [r3, #0]
 8005498:	009b      	lsls	r3, r3, #2
 800549a:	4413      	add	r3, r2
 800549c:	881b      	ldrh	r3, [r3, #0]
 800549e:	b29b      	uxth	r3, r3
 80054a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054a8:	81bb      	strh	r3, [r7, #12]
 80054aa:	89bb      	ldrh	r3, [r7, #12]
 80054ac:	f083 0310 	eor.w	r3, r3, #16
 80054b0:	81bb      	strh	r3, [r7, #12]
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	781b      	ldrb	r3, [r3, #0]
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	441a      	add	r2, r3
 80054bc:	89bb      	ldrh	r3, [r7, #12]
 80054be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	8013      	strh	r3, [r2, #0]
 80054d2:	e01f      	b.n	8005514 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	781b      	ldrb	r3, [r3, #0]
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	4413      	add	r3, r2
 80054de:	881b      	ldrh	r3, [r3, #0]
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054ea:	81fb      	strh	r3, [r7, #14]
 80054ec:	89fb      	ldrh	r3, [r7, #14]
 80054ee:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80054f2:	81fb      	strh	r3, [r7, #14]
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	441a      	add	r2, r3
 80054fe:	89fb      	ldrh	r3, [r7, #14]
 8005500:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005504:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005508:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800550c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005510:	b29b      	uxth	r3, r3
 8005512:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005514:	2300      	movs	r3, #0
}
 8005516:	4618      	mov	r0, r3
 8005518:	3714      	adds	r7, #20
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr

08005522 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005522:	b480      	push	{r7}
 8005524:	b087      	sub	sp, #28
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
 800552a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	785b      	ldrb	r3, [r3, #1]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d04c      	beq.n	80055ce <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	781b      	ldrb	r3, [r3, #0]
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	4413      	add	r3, r2
 800553e:	881b      	ldrh	r3, [r3, #0]
 8005540:	823b      	strh	r3, [r7, #16]
 8005542:	8a3b      	ldrh	r3, [r7, #16]
 8005544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005548:	2b00      	cmp	r3, #0
 800554a:	d01b      	beq.n	8005584 <USB_EPClearStall+0x62>
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	4413      	add	r3, r2
 8005556:	881b      	ldrh	r3, [r3, #0]
 8005558:	b29b      	uxth	r3, r3
 800555a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800555e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005562:	81fb      	strh	r3, [r7, #14]
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	009b      	lsls	r3, r3, #2
 800556c:	441a      	add	r2, r3
 800556e:	89fb      	ldrh	r3, [r7, #14]
 8005570:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005574:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005578:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800557c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005580:	b29b      	uxth	r3, r3
 8005582:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	78db      	ldrb	r3, [r3, #3]
 8005588:	2b01      	cmp	r3, #1
 800558a:	d06c      	beq.n	8005666 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	781b      	ldrb	r3, [r3, #0]
 8005592:	009b      	lsls	r3, r3, #2
 8005594:	4413      	add	r3, r2
 8005596:	881b      	ldrh	r3, [r3, #0]
 8005598:	b29b      	uxth	r3, r3
 800559a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800559e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055a2:	81bb      	strh	r3, [r7, #12]
 80055a4:	89bb      	ldrh	r3, [r7, #12]
 80055a6:	f083 0320 	eor.w	r3, r3, #32
 80055aa:	81bb      	strh	r3, [r7, #12]
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	781b      	ldrb	r3, [r3, #0]
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	441a      	add	r2, r3
 80055b6:	89bb      	ldrh	r3, [r7, #12]
 80055b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	8013      	strh	r3, [r2, #0]
 80055cc:	e04b      	b.n	8005666 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	781b      	ldrb	r3, [r3, #0]
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	4413      	add	r3, r2
 80055d8:	881b      	ldrh	r3, [r3, #0]
 80055da:	82fb      	strh	r3, [r7, #22]
 80055dc:	8afb      	ldrh	r3, [r7, #22]
 80055de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d01b      	beq.n	800561e <USB_EPClearStall+0xfc>
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	4413      	add	r3, r2
 80055f0:	881b      	ldrh	r3, [r3, #0]
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055fc:	82bb      	strh	r3, [r7, #20]
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	781b      	ldrb	r3, [r3, #0]
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	441a      	add	r2, r3
 8005608:	8abb      	ldrh	r3, [r7, #20]
 800560a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800560e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005612:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005616:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800561a:	b29b      	uxth	r3, r3
 800561c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	4413      	add	r3, r2
 8005628:	881b      	ldrh	r3, [r3, #0]
 800562a:	b29b      	uxth	r3, r3
 800562c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005630:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005634:	827b      	strh	r3, [r7, #18]
 8005636:	8a7b      	ldrh	r3, [r7, #18]
 8005638:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800563c:	827b      	strh	r3, [r7, #18]
 800563e:	8a7b      	ldrh	r3, [r7, #18]
 8005640:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005644:	827b      	strh	r3, [r7, #18]
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	781b      	ldrb	r3, [r3, #0]
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	441a      	add	r2, r3
 8005650:	8a7b      	ldrh	r3, [r7, #18]
 8005652:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005656:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800565a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800565e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005662:	b29b      	uxth	r3, r3
 8005664:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005666:	2300      	movs	r3, #0
}
 8005668:	4618      	mov	r0, r3
 800566a:	371c      	adds	r7, #28
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	460b      	mov	r3, r1
 800567e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005680:	78fb      	ldrb	r3, [r7, #3]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d103      	bne.n	800568e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2280      	movs	r2, #128	@ 0x80
 800568a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	4618      	mov	r0, r3
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056b4:	b29a      	uxth	r2, r3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80056bc:	2300      	movs	r3, #0
}
 80056be:	4618      	mov	r0, r3
 80056c0:	370c      	adds	r7, #12
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr

080056ca <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80056ca:	b480      	push	{r7}
 80056cc:	b085      	sub	sp, #20
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80056d8:	b29b      	uxth	r3, r3
 80056da:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80056dc:	68fb      	ldr	r3, [r7, #12]
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3714      	adds	r7, #20
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr

080056ea <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80056ea:	b480      	push	{r7}
 80056ec:	b08b      	sub	sp, #44	@ 0x2c
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	60f8      	str	r0, [r7, #12]
 80056f2:	60b9      	str	r1, [r7, #8]
 80056f4:	4611      	mov	r1, r2
 80056f6:	461a      	mov	r2, r3
 80056f8:	460b      	mov	r3, r1
 80056fa:	80fb      	strh	r3, [r7, #6]
 80056fc:	4613      	mov	r3, r2
 80056fe:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005700:	88bb      	ldrh	r3, [r7, #4]
 8005702:	3301      	adds	r3, #1
 8005704:	085b      	lsrs	r3, r3, #1
 8005706:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005710:	88fa      	ldrh	r2, [r7, #6]
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	4413      	add	r3, r2
 8005716:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800571a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005720:	e01c      	b.n	800575c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	781b      	ldrb	r3, [r3, #0]
 8005726:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	3301      	adds	r3, #1
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	b21b      	sxth	r3, r3
 8005730:	021b      	lsls	r3, r3, #8
 8005732:	b21a      	sxth	r2, r3
 8005734:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005738:	4313      	orrs	r3, r2
 800573a:	b21b      	sxth	r3, r3
 800573c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800573e:	6a3b      	ldr	r3, [r7, #32]
 8005740:	8a7a      	ldrh	r2, [r7, #18]
 8005742:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005744:	6a3b      	ldr	r3, [r7, #32]
 8005746:	3302      	adds	r3, #2
 8005748:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	3301      	adds	r3, #1
 800574e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	3301      	adds	r3, #1
 8005754:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8005756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005758:	3b01      	subs	r3, #1
 800575a:	627b      	str	r3, [r7, #36]	@ 0x24
 800575c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800575e:	2b00      	cmp	r3, #0
 8005760:	d1df      	bne.n	8005722 <USB_WritePMA+0x38>
  }
}
 8005762:	bf00      	nop
 8005764:	bf00      	nop
 8005766:	372c      	adds	r7, #44	@ 0x2c
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005770:	b480      	push	{r7}
 8005772:	b08b      	sub	sp, #44	@ 0x2c
 8005774:	af00      	add	r7, sp, #0
 8005776:	60f8      	str	r0, [r7, #12]
 8005778:	60b9      	str	r1, [r7, #8]
 800577a:	4611      	mov	r1, r2
 800577c:	461a      	mov	r2, r3
 800577e:	460b      	mov	r3, r1
 8005780:	80fb      	strh	r3, [r7, #6]
 8005782:	4613      	mov	r3, r2
 8005784:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005786:	88bb      	ldrh	r3, [r7, #4]
 8005788:	085b      	lsrs	r3, r3, #1
 800578a:	b29b      	uxth	r3, r3
 800578c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005796:	88fa      	ldrh	r2, [r7, #6]
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	4413      	add	r3, r2
 800579c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80057a0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80057a2:	69bb      	ldr	r3, [r7, #24]
 80057a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80057a6:	e018      	b.n	80057da <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80057a8:	6a3b      	ldr	r3, [r7, #32]
 80057aa:	881b      	ldrh	r3, [r3, #0]
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80057b0:	6a3b      	ldr	r3, [r7, #32]
 80057b2:	3302      	adds	r3, #2
 80057b4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	b2da      	uxtb	r2, r3
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	3301      	adds	r3, #1
 80057c2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	0a1b      	lsrs	r3, r3, #8
 80057c8:	b2da      	uxtb	r2, r3
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	3301      	adds	r3, #1
 80057d2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80057d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d6:	3b01      	subs	r3, #1
 80057d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80057da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d1e3      	bne.n	80057a8 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80057e0:	88bb      	ldrh	r3, [r7, #4]
 80057e2:	f003 0301 	and.w	r3, r3, #1
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d007      	beq.n	80057fc <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80057ec:	6a3b      	ldr	r3, [r7, #32]
 80057ee:	881b      	ldrh	r3, [r3, #0]
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	b2da      	uxtb	r2, r3
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	701a      	strb	r2, [r3, #0]
  }
}
 80057fc:	bf00      	nop
 80057fe:	372c      	adds	r7, #44	@ 0x2c
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b084      	sub	sp, #16
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	460b      	mov	r3, r1
 8005812:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005814:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005818:	f002 f8fc 	bl	8007a14 <USBD_static_malloc>
 800581c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d105      	bne.n	8005830 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800582c:	2302      	movs	r3, #2
 800582e:	e066      	b.n	80058fe <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	68fa      	ldr	r2, [r7, #12]
 8005834:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	7c1b      	ldrb	r3, [r3, #16]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d119      	bne.n	8005874 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005840:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005844:	2202      	movs	r2, #2
 8005846:	2181      	movs	r1, #129	@ 0x81
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f001 ff8a 	bl	8007762 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2201      	movs	r2, #1
 8005852:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005854:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005858:	2202      	movs	r2, #2
 800585a:	2101      	movs	r1, #1
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f001 ff80 	bl	8007762 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2201      	movs	r2, #1
 8005866:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2210      	movs	r2, #16
 800586e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8005872:	e016      	b.n	80058a2 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005874:	2340      	movs	r3, #64	@ 0x40
 8005876:	2202      	movs	r2, #2
 8005878:	2181      	movs	r1, #129	@ 0x81
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f001 ff71 	bl	8007762 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005886:	2340      	movs	r3, #64	@ 0x40
 8005888:	2202      	movs	r2, #2
 800588a:	2101      	movs	r1, #1
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f001 ff68 	bl	8007762 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2201      	movs	r2, #1
 8005896:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2210      	movs	r2, #16
 800589e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80058a2:	2308      	movs	r3, #8
 80058a4:	2203      	movs	r2, #3
 80058a6:	2182      	movs	r1, #130	@ 0x82
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f001 ff5a 	bl	8007762 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2201      	movs	r2, #1
 80058b2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	7c1b      	ldrb	r3, [r3, #16]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d109      	bne.n	80058ec <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80058de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80058e2:	2101      	movs	r1, #1
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f002 f82b 	bl	8007940 <USBD_LL_PrepareReceive>
 80058ea:	e007      	b.n	80058fc <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80058f2:	2340      	movs	r3, #64	@ 0x40
 80058f4:	2101      	movs	r1, #1
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f002 f822 	bl	8007940 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3710      	adds	r7, #16
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005906:	b580      	push	{r7, lr}
 8005908:	b082      	sub	sp, #8
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
 800590e:	460b      	mov	r3, r1
 8005910:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005912:	2181      	movs	r1, #129	@ 0x81
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f001 ff4a 	bl	80077ae <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005920:	2101      	movs	r1, #1
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f001 ff43 	bl	80077ae <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005930:	2182      	movs	r1, #130	@ 0x82
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f001 ff3b 	bl	80077ae <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800594e:	2b00      	cmp	r3, #0
 8005950:	d00e      	beq.n	8005970 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005962:	4618      	mov	r0, r3
 8005964:	f002 f864 	bl	8007a30 <USBD_static_free>
    pdev->pClassData = NULL;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005970:	2300      	movs	r3, #0
}
 8005972:	4618      	mov	r0, r3
 8005974:	3708      	adds	r7, #8
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
	...

0800597c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b086      	sub	sp, #24
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800598c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800598e:	2300      	movs	r3, #0
 8005990:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005992:	2300      	movs	r3, #0
 8005994:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005996:	2300      	movs	r3, #0
 8005998:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d101      	bne.n	80059a4 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e0af      	b.n	8005b04 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	781b      	ldrb	r3, [r3, #0]
 80059a8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d03f      	beq.n	8005a30 <USBD_CDC_Setup+0xb4>
 80059b0:	2b20      	cmp	r3, #32
 80059b2:	f040 809f 	bne.w	8005af4 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	88db      	ldrh	r3, [r3, #6]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d02e      	beq.n	8005a1c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	781b      	ldrb	r3, [r3, #0]
 80059c2:	b25b      	sxtb	r3, r3
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	da16      	bge.n	80059f6 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	683a      	ldr	r2, [r7, #0]
 80059d2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80059d4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80059d6:	683a      	ldr	r2, [r7, #0]
 80059d8:	88d2      	ldrh	r2, [r2, #6]
 80059da:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	88db      	ldrh	r3, [r3, #6]
 80059e0:	2b07      	cmp	r3, #7
 80059e2:	bf28      	it	cs
 80059e4:	2307      	movcs	r3, #7
 80059e6:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	89fa      	ldrh	r2, [r7, #14]
 80059ec:	4619      	mov	r1, r3
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f001 facf 	bl	8006f92 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80059f4:	e085      	b.n	8005b02 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	785a      	ldrb	r2, [r3, #1]
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	88db      	ldrh	r3, [r3, #6]
 8005a04:	b2da      	uxtb	r2, r3
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8005a0c:	6939      	ldr	r1, [r7, #16]
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	88db      	ldrh	r3, [r3, #6]
 8005a12:	461a      	mov	r2, r3
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f001 fae8 	bl	8006fea <USBD_CtlPrepareRx>
      break;
 8005a1a:	e072      	b.n	8005b02 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	683a      	ldr	r2, [r7, #0]
 8005a26:	7850      	ldrb	r0, [r2, #1]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	6839      	ldr	r1, [r7, #0]
 8005a2c:	4798      	blx	r3
      break;
 8005a2e:	e068      	b.n	8005b02 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	785b      	ldrb	r3, [r3, #1]
 8005a34:	2b0b      	cmp	r3, #11
 8005a36:	d852      	bhi.n	8005ade <USBD_CDC_Setup+0x162>
 8005a38:	a201      	add	r2, pc, #4	@ (adr r2, 8005a40 <USBD_CDC_Setup+0xc4>)
 8005a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a3e:	bf00      	nop
 8005a40:	08005a71 	.word	0x08005a71
 8005a44:	08005aed 	.word	0x08005aed
 8005a48:	08005adf 	.word	0x08005adf
 8005a4c:	08005adf 	.word	0x08005adf
 8005a50:	08005adf 	.word	0x08005adf
 8005a54:	08005adf 	.word	0x08005adf
 8005a58:	08005adf 	.word	0x08005adf
 8005a5c:	08005adf 	.word	0x08005adf
 8005a60:	08005adf 	.word	0x08005adf
 8005a64:	08005adf 	.word	0x08005adf
 8005a68:	08005a9b 	.word	0x08005a9b
 8005a6c:	08005ac5 	.word	0x08005ac5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	2b03      	cmp	r3, #3
 8005a7a:	d107      	bne.n	8005a8c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005a7c:	f107 030a 	add.w	r3, r7, #10
 8005a80:	2202      	movs	r2, #2
 8005a82:	4619      	mov	r1, r3
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f001 fa84 	bl	8006f92 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005a8a:	e032      	b.n	8005af2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8005a8c:	6839      	ldr	r1, [r7, #0]
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f001 fa0e 	bl	8006eb0 <USBD_CtlError>
            ret = USBD_FAIL;
 8005a94:	2303      	movs	r3, #3
 8005a96:	75fb      	strb	r3, [r7, #23]
          break;
 8005a98:	e02b      	b.n	8005af2 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	2b03      	cmp	r3, #3
 8005aa4:	d107      	bne.n	8005ab6 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005aa6:	f107 030d 	add.w	r3, r7, #13
 8005aaa:	2201      	movs	r2, #1
 8005aac:	4619      	mov	r1, r3
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f001 fa6f 	bl	8006f92 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005ab4:	e01d      	b.n	8005af2 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8005ab6:	6839      	ldr	r1, [r7, #0]
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f001 f9f9 	bl	8006eb0 <USBD_CtlError>
            ret = USBD_FAIL;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	75fb      	strb	r3, [r7, #23]
          break;
 8005ac2:	e016      	b.n	8005af2 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	2b03      	cmp	r3, #3
 8005ace:	d00f      	beq.n	8005af0 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8005ad0:	6839      	ldr	r1, [r7, #0]
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f001 f9ec 	bl	8006eb0 <USBD_CtlError>
            ret = USBD_FAIL;
 8005ad8:	2303      	movs	r3, #3
 8005ada:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005adc:	e008      	b.n	8005af0 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005ade:	6839      	ldr	r1, [r7, #0]
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f001 f9e5 	bl	8006eb0 <USBD_CtlError>
          ret = USBD_FAIL;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	75fb      	strb	r3, [r7, #23]
          break;
 8005aea:	e002      	b.n	8005af2 <USBD_CDC_Setup+0x176>
          break;
 8005aec:	bf00      	nop
 8005aee:	e008      	b.n	8005b02 <USBD_CDC_Setup+0x186>
          break;
 8005af0:	bf00      	nop
      }
      break;
 8005af2:	e006      	b.n	8005b02 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8005af4:	6839      	ldr	r1, [r7, #0]
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f001 f9da 	bl	8006eb0 <USBD_CtlError>
      ret = USBD_FAIL;
 8005afc:	2303      	movs	r3, #3
 8005afe:	75fb      	strb	r3, [r7, #23]
      break;
 8005b00:	bf00      	nop
  }

  return (uint8_t)ret;
 8005b02:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3718      	adds	r7, #24
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b084      	sub	sp, #16
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	460b      	mov	r3, r1
 8005b16:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8005b1e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d101      	bne.n	8005b2e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e04f      	b.n	8005bce <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005b34:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8005b36:	78fa      	ldrb	r2, [r7, #3]
 8005b38:	6879      	ldr	r1, [r7, #4]
 8005b3a:	4613      	mov	r3, r2
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	4413      	add	r3, r2
 8005b40:	009b      	lsls	r3, r3, #2
 8005b42:	440b      	add	r3, r1
 8005b44:	3318      	adds	r3, #24
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d029      	beq.n	8005ba0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005b4c:	78fa      	ldrb	r2, [r7, #3]
 8005b4e:	6879      	ldr	r1, [r7, #4]
 8005b50:	4613      	mov	r3, r2
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	4413      	add	r3, r2
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	440b      	add	r3, r1
 8005b5a:	3318      	adds	r3, #24
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	78f9      	ldrb	r1, [r7, #3]
 8005b60:	68f8      	ldr	r0, [r7, #12]
 8005b62:	460b      	mov	r3, r1
 8005b64:	009b      	lsls	r3, r3, #2
 8005b66:	440b      	add	r3, r1
 8005b68:	00db      	lsls	r3, r3, #3
 8005b6a:	4403      	add	r3, r0
 8005b6c:	3320      	adds	r3, #32
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	fbb2 f1f3 	udiv	r1, r2, r3
 8005b74:	fb01 f303 	mul.w	r3, r1, r3
 8005b78:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d110      	bne.n	8005ba0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8005b7e:	78fa      	ldrb	r2, [r7, #3]
 8005b80:	6879      	ldr	r1, [r7, #4]
 8005b82:	4613      	mov	r3, r2
 8005b84:	009b      	lsls	r3, r3, #2
 8005b86:	4413      	add	r3, r2
 8005b88:	009b      	lsls	r3, r3, #2
 8005b8a:	440b      	add	r3, r1
 8005b8c:	3318      	adds	r3, #24
 8005b8e:	2200      	movs	r2, #0
 8005b90:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005b92:	78f9      	ldrb	r1, [r7, #3]
 8005b94:	2300      	movs	r3, #0
 8005b96:	2200      	movs	r2, #0
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f001 feb0 	bl	80078fe <USBD_LL_Transmit>
 8005b9e:	e015      	b.n	8005bcc <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d00b      	beq.n	8005bcc <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	68ba      	ldr	r2, [r7, #8]
 8005bbe:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8005bc2:	68ba      	ldr	r2, [r7, #8]
 8005bc4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8005bc8:	78fa      	ldrb	r2, [r7, #3]
 8005bca:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3710      	adds	r7, #16
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}

08005bd6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005bd6:	b580      	push	{r7, lr}
 8005bd8:	b084      	sub	sp, #16
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	6078      	str	r0, [r7, #4]
 8005bde:	460b      	mov	r3, r1
 8005be0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005be8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d101      	bne.n	8005bf8 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005bf4:	2303      	movs	r3, #3
 8005bf6:	e015      	b.n	8005c24 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005bf8:	78fb      	ldrb	r3, [r7, #3]
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f001 fec0 	bl	8007982 <USBD_LL_GetRxDataSize>
 8005c02:	4602      	mov	r2, r0
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005c18:	68fa      	ldr	r2, [r7, #12]
 8005c1a:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8005c1e:	4611      	mov	r1, r2
 8005c20:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3710      	adds	r7, #16
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005c3a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d101      	bne.n	8005c46 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e01a      	b.n	8005c7c <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d014      	beq.n	8005c7a <USBD_CDC_EP0_RxReady+0x4e>
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8005c56:	2bff      	cmp	r3, #255	@ 0xff
 8005c58:	d00f      	beq.n	8005c7a <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8005c68:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005c70:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	22ff      	movs	r2, #255	@ 0xff
 8005c76:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3710      	adds	r7, #16
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2243      	movs	r2, #67	@ 0x43
 8005c90:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8005c92:	4b03      	ldr	r3, [pc, #12]	@ (8005ca0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	370c      	adds	r7, #12
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr
 8005ca0:	20000094 	.word	0x20000094

08005ca4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b083      	sub	sp, #12
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2243      	movs	r2, #67	@ 0x43
 8005cb0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8005cb2:	4b03      	ldr	r3, [pc, #12]	@ (8005cc0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr
 8005cc0:	20000050 	.word	0x20000050

08005cc4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2243      	movs	r2, #67	@ 0x43
 8005cd0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8005cd2:	4b03      	ldr	r3, [pc, #12]	@ (8005ce0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr
 8005ce0:	200000d8 	.word	0x200000d8

08005ce4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	220a      	movs	r2, #10
 8005cf0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005cf2:	4b03      	ldr	r3, [pc, #12]	@ (8005d00 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr
 8005d00:	2000000c 	.word	0x2000000c

08005d04 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d101      	bne.n	8005d18 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005d14:	2303      	movs	r3, #3
 8005d16:	e004      	b.n	8005d22 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	683a      	ldr	r2, [r7, #0]
 8005d1c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8005d20:	2300      	movs	r3, #0
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	370c      	adds	r7, #12
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr

08005d2e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005d2e:	b480      	push	{r7}
 8005d30:	b087      	sub	sp, #28
 8005d32:	af00      	add	r7, sp, #0
 8005d34:	60f8      	str	r0, [r7, #12]
 8005d36:	60b9      	str	r1, [r7, #8]
 8005d38:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005d40:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d101      	bne.n	8005d4c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e008      	b.n	8005d5e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	68ba      	ldr	r2, [r7, #8]
 8005d50:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	371c      	adds	r7, #28
 8005d62:	46bd      	mov	sp, r7
 8005d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d68:	4770      	bx	lr

08005d6a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005d6a:	b480      	push	{r7}
 8005d6c:	b085      	sub	sp, #20
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
 8005d72:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005d7a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d101      	bne.n	8005d86 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e004      	b.n	8005d90 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	683a      	ldr	r2, [r7, #0]
 8005d8a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8005d8e:	2300      	movs	r3, #0
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3714      	adds	r7, #20
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b084      	sub	sp, #16
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005daa:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8005dac:	2301      	movs	r3, #1
 8005dae:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d101      	bne.n	8005dbe <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	e01a      	b.n	8005df4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d114      	bne.n	8005df2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8005de6:	2181      	movs	r1, #129	@ 0x81
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f001 fd88 	bl	80078fe <USBD_LL_Transmit>

    ret = USBD_OK;
 8005dee:	2300      	movs	r3, #0
 8005df0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3710      	adds	r7, #16
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005e0a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d101      	bne.n	8005e1a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e016      	b.n	8005e48 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	7c1b      	ldrb	r3, [r3, #16]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d109      	bne.n	8005e36 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005e28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005e2c:	2101      	movs	r1, #1
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f001 fd86 	bl	8007940 <USBD_LL_PrepareReceive>
 8005e34:	e007      	b.n	8005e46 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005e3c:	2340      	movs	r3, #64	@ 0x40
 8005e3e:	2101      	movs	r1, #1
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f001 fd7d 	bl	8007940 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005e46:	2300      	movs	r3, #0
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3710      	adds	r7, #16
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}

08005e50 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b086      	sub	sp, #24
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	60f8      	str	r0, [r7, #12]
 8005e58:	60b9      	str	r1, [r7, #8]
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d101      	bne.n	8005e68 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8005e64:	2303      	movs	r3, #3
 8005e66:	e01f      	b.n	8005ea8 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d003      	beq.n	8005e8e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	68ba      	ldr	r2, [r7, #8]
 8005e8a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2201      	movs	r2, #1
 8005e92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	79fa      	ldrb	r2, [r7, #7]
 8005e9a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f001 fbe5 	bl	800766c <USBD_LL_Init>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005ea6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3718      	adds	r7, #24
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}

08005eb0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b084      	sub	sp, #16
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d101      	bne.n	8005ec8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e016      	b.n	8005ef6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	683a      	ldr	r2, [r7, #0]
 8005ecc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d00b      	beq.n	8005ef4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee4:	f107 020e 	add.w	r2, r7, #14
 8005ee8:	4610      	mov	r0, r2
 8005eea:	4798      	blx	r3
 8005eec:	4602      	mov	r2, r0
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3710      	adds	r7, #16
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b082      	sub	sp, #8
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f001 fc10 	bl	800772c <USBD_LL_Start>
 8005f0c:	4603      	mov	r3, r0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3708      	adds	r7, #8
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}

08005f16 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005f16:	b480      	push	{r7}
 8005f18:	b083      	sub	sp, #12
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	460b      	mov	r3, r1
 8005f36:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005f38:	2303      	movs	r3, #3
 8005f3a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d009      	beq.n	8005f5a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	78fa      	ldrb	r2, [r7, #3]
 8005f50:	4611      	mov	r1, r2
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	4798      	blx	r3
 8005f56:	4603      	mov	r3, r0
 8005f58:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005f5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3710      	adds	r7, #16
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d007      	beq.n	8005f8a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	78fa      	ldrb	r2, [r7, #3]
 8005f84:	4611      	mov	r1, r2
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	4798      	blx	r3
  }

  return USBD_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3708      	adds	r7, #8
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005fa4:	6839      	ldr	r1, [r7, #0]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f000 ff48 	bl	8006e3c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8005fba:	461a      	mov	r2, r3
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005fc8:	f003 031f 	and.w	r3, r3, #31
 8005fcc:	2b02      	cmp	r3, #2
 8005fce:	d01a      	beq.n	8006006 <USBD_LL_SetupStage+0x72>
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	d822      	bhi.n	800601a <USBD_LL_SetupStage+0x86>
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d002      	beq.n	8005fde <USBD_LL_SetupStage+0x4a>
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d00a      	beq.n	8005ff2 <USBD_LL_SetupStage+0x5e>
 8005fdc:	e01d      	b.n	800601a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 f9f0 	bl	80063cc <USBD_StdDevReq>
 8005fec:	4603      	mov	r3, r0
 8005fee:	73fb      	strb	r3, [r7, #15]
      break;
 8005ff0:	e020      	b.n	8006034 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 fa54 	bl	80064a8 <USBD_StdItfReq>
 8006000:	4603      	mov	r3, r0
 8006002:	73fb      	strb	r3, [r7, #15]
      break;
 8006004:	e016      	b.n	8006034 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800600c:	4619      	mov	r1, r3
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 fa93 	bl	800653a <USBD_StdEPReq>
 8006014:	4603      	mov	r3, r0
 8006016:	73fb      	strb	r3, [r7, #15]
      break;
 8006018:	e00c      	b.n	8006034 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006020:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006024:	b2db      	uxtb	r3, r3
 8006026:	4619      	mov	r1, r3
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f001 fbdf 	bl	80077ec <USBD_LL_StallEP>
 800602e:	4603      	mov	r3, r0
 8006030:	73fb      	strb	r3, [r7, #15]
      break;
 8006032:	bf00      	nop
  }

  return ret;
 8006034:	7bfb      	ldrb	r3, [r7, #15]
}
 8006036:	4618      	mov	r0, r3
 8006038:	3710      	adds	r7, #16
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}

0800603e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800603e:	b580      	push	{r7, lr}
 8006040:	b086      	sub	sp, #24
 8006042:	af00      	add	r7, sp, #0
 8006044:	60f8      	str	r0, [r7, #12]
 8006046:	460b      	mov	r3, r1
 8006048:	607a      	str	r2, [r7, #4]
 800604a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800604c:	7afb      	ldrb	r3, [r7, #11]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d138      	bne.n	80060c4 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006058:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006060:	2b03      	cmp	r3, #3
 8006062:	d14a      	bne.n	80060fa <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	689a      	ldr	r2, [r3, #8]
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	429a      	cmp	r2, r3
 800606e:	d913      	bls.n	8006098 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	689a      	ldr	r2, [r3, #8]
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	1ad2      	subs	r2, r2, r3
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	68da      	ldr	r2, [r3, #12]
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	4293      	cmp	r3, r2
 8006088:	bf28      	it	cs
 800608a:	4613      	movcs	r3, r2
 800608c:	461a      	mov	r2, r3
 800608e:	6879      	ldr	r1, [r7, #4]
 8006090:	68f8      	ldr	r0, [r7, #12]
 8006092:	f000 ffc7 	bl	8007024 <USBD_CtlContinueRx>
 8006096:	e030      	b.n	80060fa <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	2b03      	cmp	r3, #3
 80060a2:	d10b      	bne.n	80060bc <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d005      	beq.n	80060bc <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80060b6:	691b      	ldr	r3, [r3, #16]
 80060b8:	68f8      	ldr	r0, [r7, #12]
 80060ba:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80060bc:	68f8      	ldr	r0, [r7, #12]
 80060be:	f000 ffc2 	bl	8007046 <USBD_CtlSendStatus>
 80060c2:	e01a      	b.n	80060fa <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	2b03      	cmp	r3, #3
 80060ce:	d114      	bne.n	80060fa <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80060d6:	699b      	ldr	r3, [r3, #24]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d00e      	beq.n	80060fa <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	7afa      	ldrb	r2, [r7, #11]
 80060e6:	4611      	mov	r1, r2
 80060e8:	68f8      	ldr	r0, [r7, #12]
 80060ea:	4798      	blx	r3
 80060ec:	4603      	mov	r3, r0
 80060ee:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80060f0:	7dfb      	ldrb	r3, [r7, #23]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80060f6:	7dfb      	ldrb	r3, [r7, #23]
 80060f8:	e000      	b.n	80060fc <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3718      	adds	r7, #24
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b086      	sub	sp, #24
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	460b      	mov	r3, r1
 800610e:	607a      	str	r2, [r7, #4]
 8006110:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006112:	7afb      	ldrb	r3, [r7, #11]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d16b      	bne.n	80061f0 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	3314      	adds	r3, #20
 800611c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006124:	2b02      	cmp	r3, #2
 8006126:	d156      	bne.n	80061d6 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	689a      	ldr	r2, [r3, #8]
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	429a      	cmp	r2, r3
 8006132:	d914      	bls.n	800615e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	689a      	ldr	r2, [r3, #8]
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	1ad2      	subs	r2, r2, r3
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	461a      	mov	r2, r3
 8006148:	6879      	ldr	r1, [r7, #4]
 800614a:	68f8      	ldr	r0, [r7, #12]
 800614c:	f000 ff3c 	bl	8006fc8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006150:	2300      	movs	r3, #0
 8006152:	2200      	movs	r2, #0
 8006154:	2100      	movs	r1, #0
 8006156:	68f8      	ldr	r0, [r7, #12]
 8006158:	f001 fbf2 	bl	8007940 <USBD_LL_PrepareReceive>
 800615c:	e03b      	b.n	80061d6 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	68da      	ldr	r2, [r3, #12]
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	429a      	cmp	r2, r3
 8006168:	d11c      	bne.n	80061a4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	685a      	ldr	r2, [r3, #4]
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006172:	429a      	cmp	r2, r3
 8006174:	d316      	bcc.n	80061a4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	685a      	ldr	r2, [r3, #4]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006180:	429a      	cmp	r2, r3
 8006182:	d20f      	bcs.n	80061a4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006184:	2200      	movs	r2, #0
 8006186:	2100      	movs	r1, #0
 8006188:	68f8      	ldr	r0, [r7, #12]
 800618a:	f000 ff1d 	bl	8006fc8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006196:	2300      	movs	r3, #0
 8006198:	2200      	movs	r2, #0
 800619a:	2100      	movs	r1, #0
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f001 fbcf 	bl	8007940 <USBD_LL_PrepareReceive>
 80061a2:	e018      	b.n	80061d6 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	2b03      	cmp	r3, #3
 80061ae:	d10b      	bne.n	80061c8 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d005      	beq.n	80061c8 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	68f8      	ldr	r0, [r7, #12]
 80061c6:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80061c8:	2180      	movs	r1, #128	@ 0x80
 80061ca:	68f8      	ldr	r0, [r7, #12]
 80061cc:	f001 fb0e 	bl	80077ec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80061d0:	68f8      	ldr	r0, [r7, #12]
 80061d2:	f000 ff4b 	bl	800706c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d122      	bne.n	8006226 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80061e0:	68f8      	ldr	r0, [r7, #12]
 80061e2:	f7ff fe98 	bl	8005f16 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2200      	movs	r2, #0
 80061ea:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80061ee:	e01a      	b.n	8006226 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061f6:	b2db      	uxtb	r3, r3
 80061f8:	2b03      	cmp	r3, #3
 80061fa:	d114      	bne.n	8006226 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006202:	695b      	ldr	r3, [r3, #20]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d00e      	beq.n	8006226 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800620e:	695b      	ldr	r3, [r3, #20]
 8006210:	7afa      	ldrb	r2, [r7, #11]
 8006212:	4611      	mov	r1, r2
 8006214:	68f8      	ldr	r0, [r7, #12]
 8006216:	4798      	blx	r3
 8006218:	4603      	mov	r3, r0
 800621a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800621c:	7dfb      	ldrb	r3, [r7, #23]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d001      	beq.n	8006226 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8006222:	7dfb      	ldrb	r3, [r7, #23]
 8006224:	e000      	b.n	8006228 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8006226:	2300      	movs	r3, #0
}
 8006228:	4618      	mov	r0, r3
 800622a:	3718      	adds	r7, #24
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}

08006230 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b082      	sub	sp, #8
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2201      	movs	r2, #1
 800623c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800625c:	2b00      	cmp	r3, #0
 800625e:	d101      	bne.n	8006264 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8006260:	2303      	movs	r3, #3
 8006262:	e02f      	b.n	80062c4 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800626a:	2b00      	cmp	r3, #0
 800626c:	d00f      	beq.n	800628e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d009      	beq.n	800628e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	687a      	ldr	r2, [r7, #4]
 8006284:	6852      	ldr	r2, [r2, #4]
 8006286:	b2d2      	uxtb	r2, r2
 8006288:	4611      	mov	r1, r2
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800628e:	2340      	movs	r3, #64	@ 0x40
 8006290:	2200      	movs	r2, #0
 8006292:	2100      	movs	r1, #0
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f001 fa64 	bl	8007762 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2201      	movs	r2, #1
 800629e:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2240      	movs	r2, #64	@ 0x40
 80062a6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80062aa:	2340      	movs	r3, #64	@ 0x40
 80062ac:	2200      	movs	r2, #0
 80062ae:	2180      	movs	r1, #128	@ 0x80
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f001 fa56 	bl	8007762 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2201      	movs	r2, #1
 80062ba:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2240      	movs	r2, #64	@ 0x40
 80062c0:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3708      	adds	r7, #8
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	460b      	mov	r3, r1
 80062d6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	78fa      	ldrb	r2, [r7, #3]
 80062dc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80062fa:	b2da      	uxtb	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2204      	movs	r2, #4
 8006306:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800630a:	2300      	movs	r3, #0
}
 800630c:	4618      	mov	r0, r3
 800630e:	370c      	adds	r7, #12
 8006310:	46bd      	mov	sp, r7
 8006312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006316:	4770      	bx	lr

08006318 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006318:	b480      	push	{r7}
 800631a:	b083      	sub	sp, #12
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006326:	b2db      	uxtb	r3, r3
 8006328:	2b04      	cmp	r3, #4
 800632a:	d106      	bne.n	800633a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006332:	b2da      	uxtb	r2, r3
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800633a:	2300      	movs	r3, #0
}
 800633c:	4618      	mov	r0, r3
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr

08006348 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b082      	sub	sp, #8
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006356:	2b00      	cmp	r3, #0
 8006358:	d101      	bne.n	800635e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800635a:	2303      	movs	r3, #3
 800635c:	e012      	b.n	8006384 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006364:	b2db      	uxtb	r3, r3
 8006366:	2b03      	cmp	r3, #3
 8006368:	d10b      	bne.n	8006382 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006370:	69db      	ldr	r3, [r3, #28]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d005      	beq.n	8006382 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006382:	2300      	movs	r3, #0
}
 8006384:	4618      	mov	r0, r3
 8006386:	3708      	adds	r7, #8
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800638c:	b480      	push	{r7}
 800638e:	b087      	sub	sp, #28
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	781b      	ldrb	r3, [r3, #0]
 800639c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	3301      	adds	r3, #1
 80063a2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	781b      	ldrb	r3, [r3, #0]
 80063a8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80063aa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80063ae:	021b      	lsls	r3, r3, #8
 80063b0:	b21a      	sxth	r2, r3
 80063b2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	b21b      	sxth	r3, r3
 80063ba:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80063bc:	89fb      	ldrh	r3, [r7, #14]
}
 80063be:	4618      	mov	r0, r3
 80063c0:	371c      	adds	r7, #28
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
	...

080063cc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b084      	sub	sp, #16
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80063d6:	2300      	movs	r3, #0
 80063d8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	781b      	ldrb	r3, [r3, #0]
 80063de:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80063e2:	2b40      	cmp	r3, #64	@ 0x40
 80063e4:	d005      	beq.n	80063f2 <USBD_StdDevReq+0x26>
 80063e6:	2b40      	cmp	r3, #64	@ 0x40
 80063e8:	d853      	bhi.n	8006492 <USBD_StdDevReq+0xc6>
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00b      	beq.n	8006406 <USBD_StdDevReq+0x3a>
 80063ee:	2b20      	cmp	r3, #32
 80063f0:	d14f      	bne.n	8006492 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	6839      	ldr	r1, [r7, #0]
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	4798      	blx	r3
 8006400:	4603      	mov	r3, r0
 8006402:	73fb      	strb	r3, [r7, #15]
      break;
 8006404:	e04a      	b.n	800649c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	785b      	ldrb	r3, [r3, #1]
 800640a:	2b09      	cmp	r3, #9
 800640c:	d83b      	bhi.n	8006486 <USBD_StdDevReq+0xba>
 800640e:	a201      	add	r2, pc, #4	@ (adr r2, 8006414 <USBD_StdDevReq+0x48>)
 8006410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006414:	08006469 	.word	0x08006469
 8006418:	0800647d 	.word	0x0800647d
 800641c:	08006487 	.word	0x08006487
 8006420:	08006473 	.word	0x08006473
 8006424:	08006487 	.word	0x08006487
 8006428:	08006447 	.word	0x08006447
 800642c:	0800643d 	.word	0x0800643d
 8006430:	08006487 	.word	0x08006487
 8006434:	0800645f 	.word	0x0800645f
 8006438:	08006451 	.word	0x08006451
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800643c:	6839      	ldr	r1, [r7, #0]
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 f9de 	bl	8006800 <USBD_GetDescriptor>
          break;
 8006444:	e024      	b.n	8006490 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006446:	6839      	ldr	r1, [r7, #0]
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 fb6d 	bl	8006b28 <USBD_SetAddress>
          break;
 800644e:	e01f      	b.n	8006490 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006450:	6839      	ldr	r1, [r7, #0]
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f000 fbac 	bl	8006bb0 <USBD_SetConfig>
 8006458:	4603      	mov	r3, r0
 800645a:	73fb      	strb	r3, [r7, #15]
          break;
 800645c:	e018      	b.n	8006490 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800645e:	6839      	ldr	r1, [r7, #0]
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f000 fc4b 	bl	8006cfc <USBD_GetConfig>
          break;
 8006466:	e013      	b.n	8006490 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006468:	6839      	ldr	r1, [r7, #0]
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 fc7c 	bl	8006d68 <USBD_GetStatus>
          break;
 8006470:	e00e      	b.n	8006490 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006472:	6839      	ldr	r1, [r7, #0]
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f000 fcab 	bl	8006dd0 <USBD_SetFeature>
          break;
 800647a:	e009      	b.n	8006490 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800647c:	6839      	ldr	r1, [r7, #0]
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 fcba 	bl	8006df8 <USBD_ClrFeature>
          break;
 8006484:	e004      	b.n	8006490 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8006486:	6839      	ldr	r1, [r7, #0]
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f000 fd11 	bl	8006eb0 <USBD_CtlError>
          break;
 800648e:	bf00      	nop
      }
      break;
 8006490:	e004      	b.n	800649c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8006492:	6839      	ldr	r1, [r7, #0]
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f000 fd0b 	bl	8006eb0 <USBD_CtlError>
      break;
 800649a:	bf00      	nop
  }

  return ret;
 800649c:	7bfb      	ldrb	r3, [r7, #15]
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3710      	adds	r7, #16
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop

080064a8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80064b2:	2300      	movs	r3, #0
 80064b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	781b      	ldrb	r3, [r3, #0]
 80064ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80064be:	2b40      	cmp	r3, #64	@ 0x40
 80064c0:	d005      	beq.n	80064ce <USBD_StdItfReq+0x26>
 80064c2:	2b40      	cmp	r3, #64	@ 0x40
 80064c4:	d82f      	bhi.n	8006526 <USBD_StdItfReq+0x7e>
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d001      	beq.n	80064ce <USBD_StdItfReq+0x26>
 80064ca:	2b20      	cmp	r3, #32
 80064cc:	d12b      	bne.n	8006526 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	3b01      	subs	r3, #1
 80064d8:	2b02      	cmp	r3, #2
 80064da:	d81d      	bhi.n	8006518 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	889b      	ldrh	r3, [r3, #4]
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d813      	bhi.n	800650e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	6839      	ldr	r1, [r7, #0]
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	4798      	blx	r3
 80064f4:	4603      	mov	r3, r0
 80064f6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	88db      	ldrh	r3, [r3, #6]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d110      	bne.n	8006522 <USBD_StdItfReq+0x7a>
 8006500:	7bfb      	ldrb	r3, [r7, #15]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d10d      	bne.n	8006522 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 fd9d 	bl	8007046 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800650c:	e009      	b.n	8006522 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800650e:	6839      	ldr	r1, [r7, #0]
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f000 fccd 	bl	8006eb0 <USBD_CtlError>
          break;
 8006516:	e004      	b.n	8006522 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8006518:	6839      	ldr	r1, [r7, #0]
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 fcc8 	bl	8006eb0 <USBD_CtlError>
          break;
 8006520:	e000      	b.n	8006524 <USBD_StdItfReq+0x7c>
          break;
 8006522:	bf00      	nop
      }
      break;
 8006524:	e004      	b.n	8006530 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8006526:	6839      	ldr	r1, [r7, #0]
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 fcc1 	bl	8006eb0 <USBD_CtlError>
      break;
 800652e:	bf00      	nop
  }

  return ret;
 8006530:	7bfb      	ldrb	r3, [r7, #15]
}
 8006532:	4618      	mov	r0, r3
 8006534:	3710      	adds	r7, #16
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}

0800653a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800653a:	b580      	push	{r7, lr}
 800653c:	b084      	sub	sp, #16
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
 8006542:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006544:	2300      	movs	r3, #0
 8006546:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	889b      	ldrh	r3, [r3, #4]
 800654c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006556:	2b40      	cmp	r3, #64	@ 0x40
 8006558:	d007      	beq.n	800656a <USBD_StdEPReq+0x30>
 800655a:	2b40      	cmp	r3, #64	@ 0x40
 800655c:	f200 8145 	bhi.w	80067ea <USBD_StdEPReq+0x2b0>
 8006560:	2b00      	cmp	r3, #0
 8006562:	d00c      	beq.n	800657e <USBD_StdEPReq+0x44>
 8006564:	2b20      	cmp	r3, #32
 8006566:	f040 8140 	bne.w	80067ea <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	6839      	ldr	r1, [r7, #0]
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	4798      	blx	r3
 8006578:	4603      	mov	r3, r0
 800657a:	73fb      	strb	r3, [r7, #15]
      break;
 800657c:	e13a      	b.n	80067f4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	785b      	ldrb	r3, [r3, #1]
 8006582:	2b03      	cmp	r3, #3
 8006584:	d007      	beq.n	8006596 <USBD_StdEPReq+0x5c>
 8006586:	2b03      	cmp	r3, #3
 8006588:	f300 8129 	bgt.w	80067de <USBD_StdEPReq+0x2a4>
 800658c:	2b00      	cmp	r3, #0
 800658e:	d07f      	beq.n	8006690 <USBD_StdEPReq+0x156>
 8006590:	2b01      	cmp	r3, #1
 8006592:	d03c      	beq.n	800660e <USBD_StdEPReq+0xd4>
 8006594:	e123      	b.n	80067de <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b02      	cmp	r3, #2
 80065a0:	d002      	beq.n	80065a8 <USBD_StdEPReq+0x6e>
 80065a2:	2b03      	cmp	r3, #3
 80065a4:	d016      	beq.n	80065d4 <USBD_StdEPReq+0x9a>
 80065a6:	e02c      	b.n	8006602 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80065a8:	7bbb      	ldrb	r3, [r7, #14]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d00d      	beq.n	80065ca <USBD_StdEPReq+0x90>
 80065ae:	7bbb      	ldrb	r3, [r7, #14]
 80065b0:	2b80      	cmp	r3, #128	@ 0x80
 80065b2:	d00a      	beq.n	80065ca <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80065b4:	7bbb      	ldrb	r3, [r7, #14]
 80065b6:	4619      	mov	r1, r3
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f001 f917 	bl	80077ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80065be:	2180      	movs	r1, #128	@ 0x80
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f001 f913 	bl	80077ec <USBD_LL_StallEP>
 80065c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80065c8:	e020      	b.n	800660c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80065ca:	6839      	ldr	r1, [r7, #0]
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f000 fc6f 	bl	8006eb0 <USBD_CtlError>
              break;
 80065d2:	e01b      	b.n	800660c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	885b      	ldrh	r3, [r3, #2]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d10e      	bne.n	80065fa <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80065dc:	7bbb      	ldrb	r3, [r7, #14]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00b      	beq.n	80065fa <USBD_StdEPReq+0xc0>
 80065e2:	7bbb      	ldrb	r3, [r7, #14]
 80065e4:	2b80      	cmp	r3, #128	@ 0x80
 80065e6:	d008      	beq.n	80065fa <USBD_StdEPReq+0xc0>
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	88db      	ldrh	r3, [r3, #6]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d104      	bne.n	80065fa <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80065f0:	7bbb      	ldrb	r3, [r7, #14]
 80065f2:	4619      	mov	r1, r3
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f001 f8f9 	bl	80077ec <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 fd23 	bl	8007046 <USBD_CtlSendStatus>

              break;
 8006600:	e004      	b.n	800660c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8006602:	6839      	ldr	r1, [r7, #0]
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f000 fc53 	bl	8006eb0 <USBD_CtlError>
              break;
 800660a:	bf00      	nop
          }
          break;
 800660c:	e0ec      	b.n	80067e8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006614:	b2db      	uxtb	r3, r3
 8006616:	2b02      	cmp	r3, #2
 8006618:	d002      	beq.n	8006620 <USBD_StdEPReq+0xe6>
 800661a:	2b03      	cmp	r3, #3
 800661c:	d016      	beq.n	800664c <USBD_StdEPReq+0x112>
 800661e:	e030      	b.n	8006682 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006620:	7bbb      	ldrb	r3, [r7, #14]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00d      	beq.n	8006642 <USBD_StdEPReq+0x108>
 8006626:	7bbb      	ldrb	r3, [r7, #14]
 8006628:	2b80      	cmp	r3, #128	@ 0x80
 800662a:	d00a      	beq.n	8006642 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800662c:	7bbb      	ldrb	r3, [r7, #14]
 800662e:	4619      	mov	r1, r3
 8006630:	6878      	ldr	r0, [r7, #4]
 8006632:	f001 f8db 	bl	80077ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006636:	2180      	movs	r1, #128	@ 0x80
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f001 f8d7 	bl	80077ec <USBD_LL_StallEP>
 800663e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006640:	e025      	b.n	800668e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8006642:	6839      	ldr	r1, [r7, #0]
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f000 fc33 	bl	8006eb0 <USBD_CtlError>
              break;
 800664a:	e020      	b.n	800668e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	885b      	ldrh	r3, [r3, #2]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d11b      	bne.n	800668c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006654:	7bbb      	ldrb	r3, [r7, #14]
 8006656:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800665a:	2b00      	cmp	r3, #0
 800665c:	d004      	beq.n	8006668 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800665e:	7bbb      	ldrb	r3, [r7, #14]
 8006660:	4619      	mov	r1, r3
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f001 f8e1 	bl	800782a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f000 fcec 	bl	8007046 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	6839      	ldr	r1, [r7, #0]
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	4798      	blx	r3
 800667c:	4603      	mov	r3, r0
 800667e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8006680:	e004      	b.n	800668c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8006682:	6839      	ldr	r1, [r7, #0]
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f000 fc13 	bl	8006eb0 <USBD_CtlError>
              break;
 800668a:	e000      	b.n	800668e <USBD_StdEPReq+0x154>
              break;
 800668c:	bf00      	nop
          }
          break;
 800668e:	e0ab      	b.n	80067e8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006696:	b2db      	uxtb	r3, r3
 8006698:	2b02      	cmp	r3, #2
 800669a:	d002      	beq.n	80066a2 <USBD_StdEPReq+0x168>
 800669c:	2b03      	cmp	r3, #3
 800669e:	d032      	beq.n	8006706 <USBD_StdEPReq+0x1cc>
 80066a0:	e097      	b.n	80067d2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80066a2:	7bbb      	ldrb	r3, [r7, #14]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d007      	beq.n	80066b8 <USBD_StdEPReq+0x17e>
 80066a8:	7bbb      	ldrb	r3, [r7, #14]
 80066aa:	2b80      	cmp	r3, #128	@ 0x80
 80066ac:	d004      	beq.n	80066b8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80066ae:	6839      	ldr	r1, [r7, #0]
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 fbfd 	bl	8006eb0 <USBD_CtlError>
                break;
 80066b6:	e091      	b.n	80067dc <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80066b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	da0b      	bge.n	80066d8 <USBD_StdEPReq+0x19e>
 80066c0:	7bbb      	ldrb	r3, [r7, #14]
 80066c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80066c6:	4613      	mov	r3, r2
 80066c8:	009b      	lsls	r3, r3, #2
 80066ca:	4413      	add	r3, r2
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	3310      	adds	r3, #16
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	4413      	add	r3, r2
 80066d4:	3304      	adds	r3, #4
 80066d6:	e00b      	b.n	80066f0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80066d8:	7bbb      	ldrb	r3, [r7, #14]
 80066da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80066de:	4613      	mov	r3, r2
 80066e0:	009b      	lsls	r3, r3, #2
 80066e2:	4413      	add	r3, r2
 80066e4:	009b      	lsls	r3, r3, #2
 80066e6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	4413      	add	r3, r2
 80066ee:	3304      	adds	r3, #4
 80066f0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	2200      	movs	r2, #0
 80066f6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	2202      	movs	r2, #2
 80066fc:	4619      	mov	r1, r3
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 fc47 	bl	8006f92 <USBD_CtlSendData>
              break;
 8006704:	e06a      	b.n	80067dc <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006706:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800670a:	2b00      	cmp	r3, #0
 800670c:	da11      	bge.n	8006732 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800670e:	7bbb      	ldrb	r3, [r7, #14]
 8006710:	f003 020f 	and.w	r2, r3, #15
 8006714:	6879      	ldr	r1, [r7, #4]
 8006716:	4613      	mov	r3, r2
 8006718:	009b      	lsls	r3, r3, #2
 800671a:	4413      	add	r3, r2
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	440b      	add	r3, r1
 8006720:	3324      	adds	r3, #36	@ 0x24
 8006722:	881b      	ldrh	r3, [r3, #0]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d117      	bne.n	8006758 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006728:	6839      	ldr	r1, [r7, #0]
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 fbc0 	bl	8006eb0 <USBD_CtlError>
                  break;
 8006730:	e054      	b.n	80067dc <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006732:	7bbb      	ldrb	r3, [r7, #14]
 8006734:	f003 020f 	and.w	r2, r3, #15
 8006738:	6879      	ldr	r1, [r7, #4]
 800673a:	4613      	mov	r3, r2
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	4413      	add	r3, r2
 8006740:	009b      	lsls	r3, r3, #2
 8006742:	440b      	add	r3, r1
 8006744:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006748:	881b      	ldrh	r3, [r3, #0]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d104      	bne.n	8006758 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800674e:	6839      	ldr	r1, [r7, #0]
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 fbad 	bl	8006eb0 <USBD_CtlError>
                  break;
 8006756:	e041      	b.n	80067dc <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006758:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800675c:	2b00      	cmp	r3, #0
 800675e:	da0b      	bge.n	8006778 <USBD_StdEPReq+0x23e>
 8006760:	7bbb      	ldrb	r3, [r7, #14]
 8006762:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006766:	4613      	mov	r3, r2
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	4413      	add	r3, r2
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	3310      	adds	r3, #16
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	4413      	add	r3, r2
 8006774:	3304      	adds	r3, #4
 8006776:	e00b      	b.n	8006790 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006778:	7bbb      	ldrb	r3, [r7, #14]
 800677a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800677e:	4613      	mov	r3, r2
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	4413      	add	r3, r2
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	4413      	add	r3, r2
 800678e:	3304      	adds	r3, #4
 8006790:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006792:	7bbb      	ldrb	r3, [r7, #14]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d002      	beq.n	800679e <USBD_StdEPReq+0x264>
 8006798:	7bbb      	ldrb	r3, [r7, #14]
 800679a:	2b80      	cmp	r3, #128	@ 0x80
 800679c:	d103      	bne.n	80067a6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	2200      	movs	r2, #0
 80067a2:	601a      	str	r2, [r3, #0]
 80067a4:	e00e      	b.n	80067c4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80067a6:	7bbb      	ldrb	r3, [r7, #14]
 80067a8:	4619      	mov	r1, r3
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f001 f85c 	bl	8007868 <USBD_LL_IsStallEP>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d003      	beq.n	80067be <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	2201      	movs	r2, #1
 80067ba:	601a      	str	r2, [r3, #0]
 80067bc:	e002      	b.n	80067c4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	2200      	movs	r2, #0
 80067c2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	2202      	movs	r2, #2
 80067c8:	4619      	mov	r1, r3
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 fbe1 	bl	8006f92 <USBD_CtlSendData>
              break;
 80067d0:	e004      	b.n	80067dc <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80067d2:	6839      	ldr	r1, [r7, #0]
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f000 fb6b 	bl	8006eb0 <USBD_CtlError>
              break;
 80067da:	bf00      	nop
          }
          break;
 80067dc:	e004      	b.n	80067e8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80067de:	6839      	ldr	r1, [r7, #0]
 80067e0:	6878      	ldr	r0, [r7, #4]
 80067e2:	f000 fb65 	bl	8006eb0 <USBD_CtlError>
          break;
 80067e6:	bf00      	nop
      }
      break;
 80067e8:	e004      	b.n	80067f4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80067ea:	6839      	ldr	r1, [r7, #0]
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 fb5f 	bl	8006eb0 <USBD_CtlError>
      break;
 80067f2:	bf00      	nop
  }

  return ret;
 80067f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
	...

08006800 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800680a:	2300      	movs	r3, #0
 800680c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800680e:	2300      	movs	r3, #0
 8006810:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006812:	2300      	movs	r3, #0
 8006814:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	885b      	ldrh	r3, [r3, #2]
 800681a:	0a1b      	lsrs	r3, r3, #8
 800681c:	b29b      	uxth	r3, r3
 800681e:	3b01      	subs	r3, #1
 8006820:	2b0e      	cmp	r3, #14
 8006822:	f200 8152 	bhi.w	8006aca <USBD_GetDescriptor+0x2ca>
 8006826:	a201      	add	r2, pc, #4	@ (adr r2, 800682c <USBD_GetDescriptor+0x2c>)
 8006828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800682c:	0800689d 	.word	0x0800689d
 8006830:	080068b5 	.word	0x080068b5
 8006834:	080068f5 	.word	0x080068f5
 8006838:	08006acb 	.word	0x08006acb
 800683c:	08006acb 	.word	0x08006acb
 8006840:	08006a6b 	.word	0x08006a6b
 8006844:	08006a97 	.word	0x08006a97
 8006848:	08006acb 	.word	0x08006acb
 800684c:	08006acb 	.word	0x08006acb
 8006850:	08006acb 	.word	0x08006acb
 8006854:	08006acb 	.word	0x08006acb
 8006858:	08006acb 	.word	0x08006acb
 800685c:	08006acb 	.word	0x08006acb
 8006860:	08006acb 	.word	0x08006acb
 8006864:	08006869 	.word	0x08006869
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800686e:	69db      	ldr	r3, [r3, #28]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d00b      	beq.n	800688c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800687a:	69db      	ldr	r3, [r3, #28]
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	7c12      	ldrb	r2, [r2, #16]
 8006880:	f107 0108 	add.w	r1, r7, #8
 8006884:	4610      	mov	r0, r2
 8006886:	4798      	blx	r3
 8006888:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800688a:	e126      	b.n	8006ada <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800688c:	6839      	ldr	r1, [r7, #0]
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 fb0e 	bl	8006eb0 <USBD_CtlError>
        err++;
 8006894:	7afb      	ldrb	r3, [r7, #11]
 8006896:	3301      	adds	r3, #1
 8006898:	72fb      	strb	r3, [r7, #11]
      break;
 800689a:	e11e      	b.n	8006ada <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	7c12      	ldrb	r2, [r2, #16]
 80068a8:	f107 0108 	add.w	r1, r7, #8
 80068ac:	4610      	mov	r0, r2
 80068ae:	4798      	blx	r3
 80068b0:	60f8      	str	r0, [r7, #12]
      break;
 80068b2:	e112      	b.n	8006ada <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	7c1b      	ldrb	r3, [r3, #16]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d10d      	bne.n	80068d8 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068c4:	f107 0208 	add.w	r2, r7, #8
 80068c8:	4610      	mov	r0, r2
 80068ca:	4798      	blx	r3
 80068cc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	3301      	adds	r3, #1
 80068d2:	2202      	movs	r2, #2
 80068d4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80068d6:	e100      	b.n	8006ada <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e0:	f107 0208 	add.w	r2, r7, #8
 80068e4:	4610      	mov	r0, r2
 80068e6:	4798      	blx	r3
 80068e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	3301      	adds	r3, #1
 80068ee:	2202      	movs	r2, #2
 80068f0:	701a      	strb	r2, [r3, #0]
      break;
 80068f2:	e0f2      	b.n	8006ada <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	885b      	ldrh	r3, [r3, #2]
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	2b05      	cmp	r3, #5
 80068fc:	f200 80ac 	bhi.w	8006a58 <USBD_GetDescriptor+0x258>
 8006900:	a201      	add	r2, pc, #4	@ (adr r2, 8006908 <USBD_GetDescriptor+0x108>)
 8006902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006906:	bf00      	nop
 8006908:	08006921 	.word	0x08006921
 800690c:	08006955 	.word	0x08006955
 8006910:	08006989 	.word	0x08006989
 8006914:	080069bd 	.word	0x080069bd
 8006918:	080069f1 	.word	0x080069f1
 800691c:	08006a25 	.word	0x08006a25
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d00b      	beq.n	8006944 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	7c12      	ldrb	r2, [r2, #16]
 8006938:	f107 0108 	add.w	r1, r7, #8
 800693c:	4610      	mov	r0, r2
 800693e:	4798      	blx	r3
 8006940:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006942:	e091      	b.n	8006a68 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006944:	6839      	ldr	r1, [r7, #0]
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 fab2 	bl	8006eb0 <USBD_CtlError>
            err++;
 800694c:	7afb      	ldrb	r3, [r7, #11]
 800694e:	3301      	adds	r3, #1
 8006950:	72fb      	strb	r3, [r7, #11]
          break;
 8006952:	e089      	b.n	8006a68 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d00b      	beq.n	8006978 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006966:	689b      	ldr	r3, [r3, #8]
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	7c12      	ldrb	r2, [r2, #16]
 800696c:	f107 0108 	add.w	r1, r7, #8
 8006970:	4610      	mov	r0, r2
 8006972:	4798      	blx	r3
 8006974:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006976:	e077      	b.n	8006a68 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006978:	6839      	ldr	r1, [r7, #0]
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 fa98 	bl	8006eb0 <USBD_CtlError>
            err++;
 8006980:	7afb      	ldrb	r3, [r7, #11]
 8006982:	3301      	adds	r3, #1
 8006984:	72fb      	strb	r3, [r7, #11]
          break;
 8006986:	e06f      	b.n	8006a68 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800698e:	68db      	ldr	r3, [r3, #12]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d00b      	beq.n	80069ac <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	7c12      	ldrb	r2, [r2, #16]
 80069a0:	f107 0108 	add.w	r1, r7, #8
 80069a4:	4610      	mov	r0, r2
 80069a6:	4798      	blx	r3
 80069a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80069aa:	e05d      	b.n	8006a68 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80069ac:	6839      	ldr	r1, [r7, #0]
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 fa7e 	bl	8006eb0 <USBD_CtlError>
            err++;
 80069b4:	7afb      	ldrb	r3, [r7, #11]
 80069b6:	3301      	adds	r3, #1
 80069b8:	72fb      	strb	r3, [r7, #11]
          break;
 80069ba:	e055      	b.n	8006a68 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80069c2:	691b      	ldr	r3, [r3, #16]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d00b      	beq.n	80069e0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80069ce:	691b      	ldr	r3, [r3, #16]
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	7c12      	ldrb	r2, [r2, #16]
 80069d4:	f107 0108 	add.w	r1, r7, #8
 80069d8:	4610      	mov	r0, r2
 80069da:	4798      	blx	r3
 80069dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80069de:	e043      	b.n	8006a68 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80069e0:	6839      	ldr	r1, [r7, #0]
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 fa64 	bl	8006eb0 <USBD_CtlError>
            err++;
 80069e8:	7afb      	ldrb	r3, [r7, #11]
 80069ea:	3301      	adds	r3, #1
 80069ec:	72fb      	strb	r3, [r7, #11]
          break;
 80069ee:	e03b      	b.n	8006a68 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80069f6:	695b      	ldr	r3, [r3, #20]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d00b      	beq.n	8006a14 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006a02:	695b      	ldr	r3, [r3, #20]
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	7c12      	ldrb	r2, [r2, #16]
 8006a08:	f107 0108 	add.w	r1, r7, #8
 8006a0c:	4610      	mov	r0, r2
 8006a0e:	4798      	blx	r3
 8006a10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006a12:	e029      	b.n	8006a68 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006a14:	6839      	ldr	r1, [r7, #0]
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 fa4a 	bl	8006eb0 <USBD_CtlError>
            err++;
 8006a1c:	7afb      	ldrb	r3, [r7, #11]
 8006a1e:	3301      	adds	r3, #1
 8006a20:	72fb      	strb	r3, [r7, #11]
          break;
 8006a22:	e021      	b.n	8006a68 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d00b      	beq.n	8006a48 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006a36:	699b      	ldr	r3, [r3, #24]
 8006a38:	687a      	ldr	r2, [r7, #4]
 8006a3a:	7c12      	ldrb	r2, [r2, #16]
 8006a3c:	f107 0108 	add.w	r1, r7, #8
 8006a40:	4610      	mov	r0, r2
 8006a42:	4798      	blx	r3
 8006a44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006a46:	e00f      	b.n	8006a68 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006a48:	6839      	ldr	r1, [r7, #0]
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f000 fa30 	bl	8006eb0 <USBD_CtlError>
            err++;
 8006a50:	7afb      	ldrb	r3, [r7, #11]
 8006a52:	3301      	adds	r3, #1
 8006a54:	72fb      	strb	r3, [r7, #11]
          break;
 8006a56:	e007      	b.n	8006a68 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006a58:	6839      	ldr	r1, [r7, #0]
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f000 fa28 	bl	8006eb0 <USBD_CtlError>
          err++;
 8006a60:	7afb      	ldrb	r3, [r7, #11]
 8006a62:	3301      	adds	r3, #1
 8006a64:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8006a66:	bf00      	nop
      }
      break;
 8006a68:	e037      	b.n	8006ada <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	7c1b      	ldrb	r3, [r3, #16]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d109      	bne.n	8006a86 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a7a:	f107 0208 	add.w	r2, r7, #8
 8006a7e:	4610      	mov	r0, r2
 8006a80:	4798      	blx	r3
 8006a82:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006a84:	e029      	b.n	8006ada <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006a86:	6839      	ldr	r1, [r7, #0]
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 fa11 	bl	8006eb0 <USBD_CtlError>
        err++;
 8006a8e:	7afb      	ldrb	r3, [r7, #11]
 8006a90:	3301      	adds	r3, #1
 8006a92:	72fb      	strb	r3, [r7, #11]
      break;
 8006a94:	e021      	b.n	8006ada <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	7c1b      	ldrb	r3, [r3, #16]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d10d      	bne.n	8006aba <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aa6:	f107 0208 	add.w	r2, r7, #8
 8006aaa:	4610      	mov	r0, r2
 8006aac:	4798      	blx	r3
 8006aae:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	2207      	movs	r2, #7
 8006ab6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006ab8:	e00f      	b.n	8006ada <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006aba:	6839      	ldr	r1, [r7, #0]
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f000 f9f7 	bl	8006eb0 <USBD_CtlError>
        err++;
 8006ac2:	7afb      	ldrb	r3, [r7, #11]
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	72fb      	strb	r3, [r7, #11]
      break;
 8006ac8:	e007      	b.n	8006ada <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8006aca:	6839      	ldr	r1, [r7, #0]
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f000 f9ef 	bl	8006eb0 <USBD_CtlError>
      err++;
 8006ad2:	7afb      	ldrb	r3, [r7, #11]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	72fb      	strb	r3, [r7, #11]
      break;
 8006ad8:	bf00      	nop
  }

  if (err != 0U)
 8006ada:	7afb      	ldrb	r3, [r7, #11]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d11e      	bne.n	8006b1e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	88db      	ldrh	r3, [r3, #6]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d016      	beq.n	8006b16 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8006ae8:	893b      	ldrh	r3, [r7, #8]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d00e      	beq.n	8006b0c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	88da      	ldrh	r2, [r3, #6]
 8006af2:	893b      	ldrh	r3, [r7, #8]
 8006af4:	4293      	cmp	r3, r2
 8006af6:	bf28      	it	cs
 8006af8:	4613      	movcs	r3, r2
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006afe:	893b      	ldrh	r3, [r7, #8]
 8006b00:	461a      	mov	r2, r3
 8006b02:	68f9      	ldr	r1, [r7, #12]
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f000 fa44 	bl	8006f92 <USBD_CtlSendData>
 8006b0a:	e009      	b.n	8006b20 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006b0c:	6839      	ldr	r1, [r7, #0]
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 f9ce 	bl	8006eb0 <USBD_CtlError>
 8006b14:	e004      	b.n	8006b20 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 fa95 	bl	8007046 <USBD_CtlSendStatus>
 8006b1c:	e000      	b.n	8006b20 <USBD_GetDescriptor+0x320>
    return;
 8006b1e:	bf00      	nop
  }
}
 8006b20:	3710      	adds	r7, #16
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}
 8006b26:	bf00      	nop

08006b28 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	889b      	ldrh	r3, [r3, #4]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d131      	bne.n	8006b9e <USBD_SetAddress+0x76>
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	88db      	ldrh	r3, [r3, #6]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d12d      	bne.n	8006b9e <USBD_SetAddress+0x76>
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	885b      	ldrh	r3, [r3, #2]
 8006b46:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b48:	d829      	bhi.n	8006b9e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	885b      	ldrh	r3, [r3, #2]
 8006b4e:	b2db      	uxtb	r3, r3
 8006b50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b54:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b5c:	b2db      	uxtb	r3, r3
 8006b5e:	2b03      	cmp	r3, #3
 8006b60:	d104      	bne.n	8006b6c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8006b62:	6839      	ldr	r1, [r7, #0]
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f000 f9a3 	bl	8006eb0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b6a:	e01d      	b.n	8006ba8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	7bfa      	ldrb	r2, [r7, #15]
 8006b70:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006b74:	7bfb      	ldrb	r3, [r7, #15]
 8006b76:	4619      	mov	r1, r3
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 fea1 	bl	80078c0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 fa61 	bl	8007046 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006b84:	7bfb      	ldrb	r3, [r7, #15]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d004      	beq.n	8006b94 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2202      	movs	r2, #2
 8006b8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b92:	e009      	b.n	8006ba8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b9c:	e004      	b.n	8006ba8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006b9e:	6839      	ldr	r1, [r7, #0]
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f000 f985 	bl	8006eb0 <USBD_CtlError>
  }
}
 8006ba6:	bf00      	nop
 8006ba8:	bf00      	nop
 8006baa:	3710      	adds	r7, #16
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}

08006bb0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b084      	sub	sp, #16
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	885b      	ldrh	r3, [r3, #2]
 8006bc2:	b2da      	uxtb	r2, r3
 8006bc4:	4b4c      	ldr	r3, [pc, #304]	@ (8006cf8 <USBD_SetConfig+0x148>)
 8006bc6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006bc8:	4b4b      	ldr	r3, [pc, #300]	@ (8006cf8 <USBD_SetConfig+0x148>)
 8006bca:	781b      	ldrb	r3, [r3, #0]
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d905      	bls.n	8006bdc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006bd0:	6839      	ldr	r1, [r7, #0]
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f000 f96c 	bl	8006eb0 <USBD_CtlError>
    return USBD_FAIL;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	e088      	b.n	8006cee <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	2b02      	cmp	r3, #2
 8006be6:	d002      	beq.n	8006bee <USBD_SetConfig+0x3e>
 8006be8:	2b03      	cmp	r3, #3
 8006bea:	d025      	beq.n	8006c38 <USBD_SetConfig+0x88>
 8006bec:	e071      	b.n	8006cd2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8006bee:	4b42      	ldr	r3, [pc, #264]	@ (8006cf8 <USBD_SetConfig+0x148>)
 8006bf0:	781b      	ldrb	r3, [r3, #0]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d01c      	beq.n	8006c30 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8006bf6:	4b40      	ldr	r3, [pc, #256]	@ (8006cf8 <USBD_SetConfig+0x148>)
 8006bf8:	781b      	ldrb	r3, [r3, #0]
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006c00:	4b3d      	ldr	r3, [pc, #244]	@ (8006cf8 <USBD_SetConfig+0x148>)
 8006c02:	781b      	ldrb	r3, [r3, #0]
 8006c04:	4619      	mov	r1, r3
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f7ff f990 	bl	8005f2c <USBD_SetClassConfig>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006c10:	7bfb      	ldrb	r3, [r7, #15]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d004      	beq.n	8006c20 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8006c16:	6839      	ldr	r1, [r7, #0]
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f000 f949 	bl	8006eb0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006c1e:	e065      	b.n	8006cec <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f000 fa10 	bl	8007046 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2203      	movs	r2, #3
 8006c2a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006c2e:	e05d      	b.n	8006cec <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f000 fa08 	bl	8007046 <USBD_CtlSendStatus>
      break;
 8006c36:	e059      	b.n	8006cec <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006c38:	4b2f      	ldr	r3, [pc, #188]	@ (8006cf8 <USBD_SetConfig+0x148>)
 8006c3a:	781b      	ldrb	r3, [r3, #0]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d112      	bne.n	8006c66 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2202      	movs	r2, #2
 8006c44:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8006c48:	4b2b      	ldr	r3, [pc, #172]	@ (8006cf8 <USBD_SetConfig+0x148>)
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006c52:	4b29      	ldr	r3, [pc, #164]	@ (8006cf8 <USBD_SetConfig+0x148>)
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	4619      	mov	r1, r3
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f7ff f983 	bl	8005f64 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 f9f1 	bl	8007046 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006c64:	e042      	b.n	8006cec <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8006c66:	4b24      	ldr	r3, [pc, #144]	@ (8006cf8 <USBD_SetConfig+0x148>)
 8006c68:	781b      	ldrb	r3, [r3, #0]
 8006c6a:	461a      	mov	r2, r3
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d02a      	beq.n	8006cca <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	f7ff f971 	bl	8005f64 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006c82:	4b1d      	ldr	r3, [pc, #116]	@ (8006cf8 <USBD_SetConfig+0x148>)
 8006c84:	781b      	ldrb	r3, [r3, #0]
 8006c86:	461a      	mov	r2, r3
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8006cf8 <USBD_SetConfig+0x148>)
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	4619      	mov	r1, r3
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f7ff f94a 	bl	8005f2c <USBD_SetClassConfig>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006c9c:	7bfb      	ldrb	r3, [r7, #15]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d00f      	beq.n	8006cc2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8006ca2:	6839      	ldr	r1, [r7, #0]
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 f903 	bl	8006eb0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	b2db      	uxtb	r3, r3
 8006cb0:	4619      	mov	r1, r3
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f7ff f956 	bl	8005f64 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2202      	movs	r2, #2
 8006cbc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8006cc0:	e014      	b.n	8006cec <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f000 f9bf 	bl	8007046 <USBD_CtlSendStatus>
      break;
 8006cc8:	e010      	b.n	8006cec <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 f9bb 	bl	8007046 <USBD_CtlSendStatus>
      break;
 8006cd0:	e00c      	b.n	8006cec <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8006cd2:	6839      	ldr	r1, [r7, #0]
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f000 f8eb 	bl	8006eb0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006cda:	4b07      	ldr	r3, [pc, #28]	@ (8006cf8 <USBD_SetConfig+0x148>)
 8006cdc:	781b      	ldrb	r3, [r3, #0]
 8006cde:	4619      	mov	r1, r3
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f7ff f93f 	bl	8005f64 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006ce6:	2303      	movs	r3, #3
 8006ce8:	73fb      	strb	r3, [r7, #15]
      break;
 8006cea:	bf00      	nop
  }

  return ret;
 8006cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3710      	adds	r7, #16
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	20000200 	.word	0x20000200

08006cfc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b082      	sub	sp, #8
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	88db      	ldrh	r3, [r3, #6]
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d004      	beq.n	8006d18 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006d0e:	6839      	ldr	r1, [r7, #0]
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f000 f8cd 	bl	8006eb0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006d16:	e023      	b.n	8006d60 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	2b02      	cmp	r3, #2
 8006d22:	dc02      	bgt.n	8006d2a <USBD_GetConfig+0x2e>
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	dc03      	bgt.n	8006d30 <USBD_GetConfig+0x34>
 8006d28:	e015      	b.n	8006d56 <USBD_GetConfig+0x5a>
 8006d2a:	2b03      	cmp	r3, #3
 8006d2c:	d00b      	beq.n	8006d46 <USBD_GetConfig+0x4a>
 8006d2e:	e012      	b.n	8006d56 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2200      	movs	r2, #0
 8006d34:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	3308      	adds	r3, #8
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 f927 	bl	8006f92 <USBD_CtlSendData>
        break;
 8006d44:	e00c      	b.n	8006d60 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	3304      	adds	r3, #4
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	4619      	mov	r1, r3
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 f91f 	bl	8006f92 <USBD_CtlSendData>
        break;
 8006d54:	e004      	b.n	8006d60 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006d56:	6839      	ldr	r1, [r7, #0]
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	f000 f8a9 	bl	8006eb0 <USBD_CtlError>
        break;
 8006d5e:	bf00      	nop
}
 8006d60:	bf00      	nop
 8006d62:	3708      	adds	r7, #8
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b082      	sub	sp, #8
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	3b01      	subs	r3, #1
 8006d7c:	2b02      	cmp	r3, #2
 8006d7e:	d81e      	bhi.n	8006dbe <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	88db      	ldrh	r3, [r3, #6]
 8006d84:	2b02      	cmp	r3, #2
 8006d86:	d004      	beq.n	8006d92 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8006d88:	6839      	ldr	r1, [r7, #0]
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 f890 	bl	8006eb0 <USBD_CtlError>
        break;
 8006d90:	e01a      	b.n	8006dc8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2201      	movs	r2, #1
 8006d96:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d005      	beq.n	8006dae <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	68db      	ldr	r3, [r3, #12]
 8006da6:	f043 0202 	orr.w	r2, r3, #2
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	330c      	adds	r3, #12
 8006db2:	2202      	movs	r2, #2
 8006db4:	4619      	mov	r1, r3
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 f8eb 	bl	8006f92 <USBD_CtlSendData>
      break;
 8006dbc:	e004      	b.n	8006dc8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8006dbe:	6839      	ldr	r1, [r7, #0]
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f000 f875 	bl	8006eb0 <USBD_CtlError>
      break;
 8006dc6:	bf00      	nop
  }
}
 8006dc8:	bf00      	nop
 8006dca:	3708      	adds	r7, #8
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}

08006dd0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b082      	sub	sp, #8
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
 8006dd8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	885b      	ldrh	r3, [r3, #2]
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	d106      	bne.n	8006df0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2201      	movs	r2, #1
 8006de6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f000 f92b 	bl	8007046 <USBD_CtlSendStatus>
  }
}
 8006df0:	bf00      	nop
 8006df2:	3708      	adds	r7, #8
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}

08006df8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b082      	sub	sp, #8
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	3b01      	subs	r3, #1
 8006e0c:	2b02      	cmp	r3, #2
 8006e0e:	d80b      	bhi.n	8006e28 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	885b      	ldrh	r3, [r3, #2]
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d10c      	bne.n	8006e32 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 f910 	bl	8007046 <USBD_CtlSendStatus>
      }
      break;
 8006e26:	e004      	b.n	8006e32 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006e28:	6839      	ldr	r1, [r7, #0]
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f000 f840 	bl	8006eb0 <USBD_CtlError>
      break;
 8006e30:	e000      	b.n	8006e34 <USBD_ClrFeature+0x3c>
      break;
 8006e32:	bf00      	nop
  }
}
 8006e34:	bf00      	nop
 8006e36:	3708      	adds	r7, #8
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b084      	sub	sp, #16
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	781a      	ldrb	r2, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	3301      	adds	r3, #1
 8006e56:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	781a      	ldrb	r2, [r3, #0]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	3301      	adds	r3, #1
 8006e64:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006e66:	68f8      	ldr	r0, [r7, #12]
 8006e68:	f7ff fa90 	bl	800638c <SWAPBYTE>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	461a      	mov	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	3301      	adds	r3, #1
 8006e78:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006e80:	68f8      	ldr	r0, [r7, #12]
 8006e82:	f7ff fa83 	bl	800638c <SWAPBYTE>
 8006e86:	4603      	mov	r3, r0
 8006e88:	461a      	mov	r2, r3
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	3301      	adds	r3, #1
 8006e92:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	3301      	adds	r3, #1
 8006e98:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006e9a:	68f8      	ldr	r0, [r7, #12]
 8006e9c:	f7ff fa76 	bl	800638c <SWAPBYTE>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	80da      	strh	r2, [r3, #6]
}
 8006ea8:	bf00      	nop
 8006eaa:	3710      	adds	r7, #16
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd80      	pop	{r7, pc}

08006eb0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b082      	sub	sp, #8
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006eba:	2180      	movs	r1, #128	@ 0x80
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f000 fc95 	bl	80077ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006ec2:	2100      	movs	r1, #0
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f000 fc91 	bl	80077ec <USBD_LL_StallEP>
}
 8006eca:	bf00      	nop
 8006ecc:	3708      	adds	r7, #8
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}

08006ed2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006ed2:	b580      	push	{r7, lr}
 8006ed4:	b086      	sub	sp, #24
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	60f8      	str	r0, [r7, #12]
 8006eda:	60b9      	str	r1, [r7, #8]
 8006edc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d036      	beq.n	8006f56 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8006eec:	6938      	ldr	r0, [r7, #16]
 8006eee:	f000 f836 	bl	8006f5e <USBD_GetLen>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	005b      	lsls	r3, r3, #1
 8006efa:	b29a      	uxth	r2, r3
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006f00:	7dfb      	ldrb	r3, [r7, #23]
 8006f02:	68ba      	ldr	r2, [r7, #8]
 8006f04:	4413      	add	r3, r2
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	7812      	ldrb	r2, [r2, #0]
 8006f0a:	701a      	strb	r2, [r3, #0]
  idx++;
 8006f0c:	7dfb      	ldrb	r3, [r7, #23]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006f12:	7dfb      	ldrb	r3, [r7, #23]
 8006f14:	68ba      	ldr	r2, [r7, #8]
 8006f16:	4413      	add	r3, r2
 8006f18:	2203      	movs	r2, #3
 8006f1a:	701a      	strb	r2, [r3, #0]
  idx++;
 8006f1c:	7dfb      	ldrb	r3, [r7, #23]
 8006f1e:	3301      	adds	r3, #1
 8006f20:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006f22:	e013      	b.n	8006f4c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8006f24:	7dfb      	ldrb	r3, [r7, #23]
 8006f26:	68ba      	ldr	r2, [r7, #8]
 8006f28:	4413      	add	r3, r2
 8006f2a:	693a      	ldr	r2, [r7, #16]
 8006f2c:	7812      	ldrb	r2, [r2, #0]
 8006f2e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	3301      	adds	r3, #1
 8006f34:	613b      	str	r3, [r7, #16]
    idx++;
 8006f36:	7dfb      	ldrb	r3, [r7, #23]
 8006f38:	3301      	adds	r3, #1
 8006f3a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006f3c:	7dfb      	ldrb	r3, [r7, #23]
 8006f3e:	68ba      	ldr	r2, [r7, #8]
 8006f40:	4413      	add	r3, r2
 8006f42:	2200      	movs	r2, #0
 8006f44:	701a      	strb	r2, [r3, #0]
    idx++;
 8006f46:	7dfb      	ldrb	r3, [r7, #23]
 8006f48:	3301      	adds	r3, #1
 8006f4a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d1e7      	bne.n	8006f24 <USBD_GetString+0x52>
 8006f54:	e000      	b.n	8006f58 <USBD_GetString+0x86>
    return;
 8006f56:	bf00      	nop
  }
}
 8006f58:	3718      	adds	r7, #24
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}

08006f5e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006f5e:	b480      	push	{r7}
 8006f60:	b085      	sub	sp, #20
 8006f62:	af00      	add	r7, sp, #0
 8006f64:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006f66:	2300      	movs	r3, #0
 8006f68:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006f6e:	e005      	b.n	8006f7c <USBD_GetLen+0x1e>
  {
    len++;
 8006f70:	7bfb      	ldrb	r3, [r7, #15]
 8006f72:	3301      	adds	r3, #1
 8006f74:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	3301      	adds	r3, #1
 8006f7a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d1f5      	bne.n	8006f70 <USBD_GetLen+0x12>
  }

  return len;
 8006f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3714      	adds	r7, #20
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr

08006f92 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b084      	sub	sp, #16
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	60f8      	str	r0, [r7, #12]
 8006f9a:	60b9      	str	r1, [r7, #8]
 8006f9c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2202      	movs	r2, #2
 8006fa2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	687a      	ldr	r2, [r7, #4]
 8006faa:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	68ba      	ldr	r2, [r7, #8]
 8006fb6:	2100      	movs	r1, #0
 8006fb8:	68f8      	ldr	r0, [r7, #12]
 8006fba:	f000 fca0 	bl	80078fe <USBD_LL_Transmit>

  return USBD_OK;
 8006fbe:	2300      	movs	r3, #0
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3710      	adds	r7, #16
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	60f8      	str	r0, [r7, #12]
 8006fd0:	60b9      	str	r1, [r7, #8]
 8006fd2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	68ba      	ldr	r2, [r7, #8]
 8006fd8:	2100      	movs	r1, #0
 8006fda:	68f8      	ldr	r0, [r7, #12]
 8006fdc:	f000 fc8f 	bl	80078fe <USBD_LL_Transmit>

  return USBD_OK;
 8006fe0:	2300      	movs	r3, #0
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3710      	adds	r7, #16
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}

08006fea <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006fea:	b580      	push	{r7, lr}
 8006fec:	b084      	sub	sp, #16
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	60f8      	str	r0, [r7, #12]
 8006ff2:	60b9      	str	r1, [r7, #8]
 8006ff4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2203      	movs	r2, #3
 8006ffa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	687a      	ldr	r2, [r7, #4]
 8007002:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	68ba      	ldr	r2, [r7, #8]
 8007012:	2100      	movs	r1, #0
 8007014:	68f8      	ldr	r0, [r7, #12]
 8007016:	f000 fc93 	bl	8007940 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800701a:	2300      	movs	r3, #0
}
 800701c:	4618      	mov	r0, r3
 800701e:	3710      	adds	r7, #16
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	60f8      	str	r0, [r7, #12]
 800702c:	60b9      	str	r1, [r7, #8]
 800702e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	68ba      	ldr	r2, [r7, #8]
 8007034:	2100      	movs	r1, #0
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	f000 fc82 	bl	8007940 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800703c:	2300      	movs	r3, #0
}
 800703e:	4618      	mov	r0, r3
 8007040:	3710      	adds	r7, #16
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}

08007046 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007046:	b580      	push	{r7, lr}
 8007048:	b082      	sub	sp, #8
 800704a:	af00      	add	r7, sp, #0
 800704c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2204      	movs	r2, #4
 8007052:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007056:	2300      	movs	r3, #0
 8007058:	2200      	movs	r2, #0
 800705a:	2100      	movs	r1, #0
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f000 fc4e 	bl	80078fe <USBD_LL_Transmit>

  return USBD_OK;
 8007062:	2300      	movs	r3, #0
}
 8007064:	4618      	mov	r0, r3
 8007066:	3708      	adds	r7, #8
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b082      	sub	sp, #8
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2205      	movs	r2, #5
 8007078:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800707c:	2300      	movs	r3, #0
 800707e:	2200      	movs	r2, #0
 8007080:	2100      	movs	r1, #0
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f000 fc5c 	bl	8007940 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007088:	2300      	movs	r3, #0
}
 800708a:	4618      	mov	r0, r3
 800708c:	3708      	adds	r7, #8
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
	...

08007094 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8007098:	2200      	movs	r2, #0
 800709a:	4912      	ldr	r1, [pc, #72]	@ (80070e4 <MX_USB_Device_Init+0x50>)
 800709c:	4812      	ldr	r0, [pc, #72]	@ (80070e8 <MX_USB_Device_Init+0x54>)
 800709e:	f7fe fed7 	bl	8005e50 <USBD_Init>
 80070a2:	4603      	mov	r3, r0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d001      	beq.n	80070ac <MX_USB_Device_Init+0x18>
    Error_Handler();
 80070a8:	f7f9 f9e8 	bl	800047c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80070ac:	490f      	ldr	r1, [pc, #60]	@ (80070ec <MX_USB_Device_Init+0x58>)
 80070ae:	480e      	ldr	r0, [pc, #56]	@ (80070e8 <MX_USB_Device_Init+0x54>)
 80070b0:	f7fe fefe 	bl	8005eb0 <USBD_RegisterClass>
 80070b4:	4603      	mov	r3, r0
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d001      	beq.n	80070be <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80070ba:	f7f9 f9df 	bl	800047c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80070be:	490c      	ldr	r1, [pc, #48]	@ (80070f0 <MX_USB_Device_Init+0x5c>)
 80070c0:	4809      	ldr	r0, [pc, #36]	@ (80070e8 <MX_USB_Device_Init+0x54>)
 80070c2:	f7fe fe1f 	bl	8005d04 <USBD_CDC_RegisterInterface>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d001      	beq.n	80070d0 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80070cc:	f7f9 f9d6 	bl	800047c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80070d0:	4805      	ldr	r0, [pc, #20]	@ (80070e8 <MX_USB_Device_Init+0x54>)
 80070d2:	f7fe ff14 	bl	8005efe <USBD_Start>
 80070d6:	4603      	mov	r3, r0
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d001      	beq.n	80070e0 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80070dc:	f7f9 f9ce 	bl	800047c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80070e0:	bf00      	nop
 80070e2:	bd80      	pop	{r7, pc}
 80070e4:	20000130 	.word	0x20000130
 80070e8:	20000204 	.word	0x20000204
 80070ec:	20000018 	.word	0x20000018
 80070f0:	2000011c 	.word	0x2000011c

080070f4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80070f8:	2200      	movs	r2, #0
 80070fa:	4905      	ldr	r1, [pc, #20]	@ (8007110 <CDC_Init_FS+0x1c>)
 80070fc:	4805      	ldr	r0, [pc, #20]	@ (8007114 <CDC_Init_FS+0x20>)
 80070fe:	f7fe fe16 	bl	8005d2e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007102:	4905      	ldr	r1, [pc, #20]	@ (8007118 <CDC_Init_FS+0x24>)
 8007104:	4803      	ldr	r0, [pc, #12]	@ (8007114 <CDC_Init_FS+0x20>)
 8007106:	f7fe fe30 	bl	8005d6a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800710a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800710c:	4618      	mov	r0, r3
 800710e:	bd80      	pop	{r7, pc}
 8007110:	20000cd4 	.word	0x20000cd4
 8007114:	20000204 	.word	0x20000204
 8007118:	200004d4 	.word	0x200004d4

0800711c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800711c:	b480      	push	{r7}
 800711e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007120:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007122:	4618      	mov	r0, r3
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800712c:	b480      	push	{r7}
 800712e:	b083      	sub	sp, #12
 8007130:	af00      	add	r7, sp, #0
 8007132:	4603      	mov	r3, r0
 8007134:	6039      	str	r1, [r7, #0]
 8007136:	71fb      	strb	r3, [r7, #7]
 8007138:	4613      	mov	r3, r2
 800713a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800713c:	79fb      	ldrb	r3, [r7, #7]
 800713e:	2b23      	cmp	r3, #35	@ 0x23
 8007140:	d84a      	bhi.n	80071d8 <CDC_Control_FS+0xac>
 8007142:	a201      	add	r2, pc, #4	@ (adr r2, 8007148 <CDC_Control_FS+0x1c>)
 8007144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007148:	080071d9 	.word	0x080071d9
 800714c:	080071d9 	.word	0x080071d9
 8007150:	080071d9 	.word	0x080071d9
 8007154:	080071d9 	.word	0x080071d9
 8007158:	080071d9 	.word	0x080071d9
 800715c:	080071d9 	.word	0x080071d9
 8007160:	080071d9 	.word	0x080071d9
 8007164:	080071d9 	.word	0x080071d9
 8007168:	080071d9 	.word	0x080071d9
 800716c:	080071d9 	.word	0x080071d9
 8007170:	080071d9 	.word	0x080071d9
 8007174:	080071d9 	.word	0x080071d9
 8007178:	080071d9 	.word	0x080071d9
 800717c:	080071d9 	.word	0x080071d9
 8007180:	080071d9 	.word	0x080071d9
 8007184:	080071d9 	.word	0x080071d9
 8007188:	080071d9 	.word	0x080071d9
 800718c:	080071d9 	.word	0x080071d9
 8007190:	080071d9 	.word	0x080071d9
 8007194:	080071d9 	.word	0x080071d9
 8007198:	080071d9 	.word	0x080071d9
 800719c:	080071d9 	.word	0x080071d9
 80071a0:	080071d9 	.word	0x080071d9
 80071a4:	080071d9 	.word	0x080071d9
 80071a8:	080071d9 	.word	0x080071d9
 80071ac:	080071d9 	.word	0x080071d9
 80071b0:	080071d9 	.word	0x080071d9
 80071b4:	080071d9 	.word	0x080071d9
 80071b8:	080071d9 	.word	0x080071d9
 80071bc:	080071d9 	.word	0x080071d9
 80071c0:	080071d9 	.word	0x080071d9
 80071c4:	080071d9 	.word	0x080071d9
 80071c8:	080071d9 	.word	0x080071d9
 80071cc:	080071d9 	.word	0x080071d9
 80071d0:	080071d9 	.word	0x080071d9
 80071d4:	080071d9 	.word	0x080071d9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80071d8:	bf00      	nop
  }

  return (USBD_OK);
 80071da:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80071dc:	4618      	mov	r0, r3
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b082      	sub	sp, #8
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80071f2:	6879      	ldr	r1, [r7, #4]
 80071f4:	4805      	ldr	r0, [pc, #20]	@ (800720c <CDC_Receive_FS+0x24>)
 80071f6:	f7fe fdb8 	bl	8005d6a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80071fa:	4804      	ldr	r0, [pc, #16]	@ (800720c <CDC_Receive_FS+0x24>)
 80071fc:	f7fe fdfe 	bl	8005dfc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007200:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007202:	4618      	mov	r0, r3
 8007204:	3708      	adds	r7, #8
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}
 800720a:	bf00      	nop
 800720c:	20000204 	.word	0x20000204

08007210 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b084      	sub	sp, #16
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	460b      	mov	r3, r1
 800721a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800721c:	2300      	movs	r3, #0
 800721e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007220:	4b0d      	ldr	r3, [pc, #52]	@ (8007258 <CDC_Transmit_FS+0x48>)
 8007222:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007226:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800722e:	2b00      	cmp	r3, #0
 8007230:	d001      	beq.n	8007236 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007232:	2301      	movs	r3, #1
 8007234:	e00b      	b.n	800724e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007236:	887b      	ldrh	r3, [r7, #2]
 8007238:	461a      	mov	r2, r3
 800723a:	6879      	ldr	r1, [r7, #4]
 800723c:	4806      	ldr	r0, [pc, #24]	@ (8007258 <CDC_Transmit_FS+0x48>)
 800723e:	f7fe fd76 	bl	8005d2e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007242:	4805      	ldr	r0, [pc, #20]	@ (8007258 <CDC_Transmit_FS+0x48>)
 8007244:	f7fe fdaa 	bl	8005d9c <USBD_CDC_TransmitPacket>
 8007248:	4603      	mov	r3, r0
 800724a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800724c:	7bfb      	ldrb	r3, [r7, #15]
}
 800724e:	4618      	mov	r0, r3
 8007250:	3710      	adds	r7, #16
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	20000204 	.word	0x20000204

0800725c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800725c:	b480      	push	{r7}
 800725e:	b087      	sub	sp, #28
 8007260:	af00      	add	r7, sp, #0
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	60b9      	str	r1, [r7, #8]
 8007266:	4613      	mov	r3, r2
 8007268:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800726a:	2300      	movs	r3, #0
 800726c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800726e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007272:	4618      	mov	r0, r3
 8007274:	371c      	adds	r7, #28
 8007276:	46bd      	mov	sp, r7
 8007278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727c:	4770      	bx	lr
	...

08007280 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	4603      	mov	r3, r0
 8007288:	6039      	str	r1, [r7, #0]
 800728a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	2212      	movs	r2, #18
 8007290:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8007292:	4b03      	ldr	r3, [pc, #12]	@ (80072a0 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8007294:	4618      	mov	r0, r3
 8007296:	370c      	adds	r7, #12
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr
 80072a0:	20000150 	.word	0x20000150

080072a4 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	4603      	mov	r3, r0
 80072ac:	6039      	str	r1, [r7, #0]
 80072ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	2204      	movs	r2, #4
 80072b4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80072b6:	4b03      	ldr	r3, [pc, #12]	@ (80072c4 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr
 80072c4:	20000164 	.word	0x20000164

080072c8 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b082      	sub	sp, #8
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	4603      	mov	r3, r0
 80072d0:	6039      	str	r1, [r7, #0]
 80072d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80072d4:	79fb      	ldrb	r3, [r7, #7]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d105      	bne.n	80072e6 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80072da:	683a      	ldr	r2, [r7, #0]
 80072dc:	4907      	ldr	r1, [pc, #28]	@ (80072fc <USBD_CDC_ProductStrDescriptor+0x34>)
 80072de:	4808      	ldr	r0, [pc, #32]	@ (8007300 <USBD_CDC_ProductStrDescriptor+0x38>)
 80072e0:	f7ff fdf7 	bl	8006ed2 <USBD_GetString>
 80072e4:	e004      	b.n	80072f0 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80072e6:	683a      	ldr	r2, [r7, #0]
 80072e8:	4904      	ldr	r1, [pc, #16]	@ (80072fc <USBD_CDC_ProductStrDescriptor+0x34>)
 80072ea:	4805      	ldr	r0, [pc, #20]	@ (8007300 <USBD_CDC_ProductStrDescriptor+0x38>)
 80072ec:	f7ff fdf1 	bl	8006ed2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80072f0:	4b02      	ldr	r3, [pc, #8]	@ (80072fc <USBD_CDC_ProductStrDescriptor+0x34>)
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3708      	adds	r7, #8
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	200014d4 	.word	0x200014d4
 8007300:	080084d8 	.word	0x080084d8

08007304 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af00      	add	r7, sp, #0
 800730a:	4603      	mov	r3, r0
 800730c:	6039      	str	r1, [r7, #0]
 800730e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007310:	683a      	ldr	r2, [r7, #0]
 8007312:	4904      	ldr	r1, [pc, #16]	@ (8007324 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8007314:	4804      	ldr	r0, [pc, #16]	@ (8007328 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8007316:	f7ff fddc 	bl	8006ed2 <USBD_GetString>
  return USBD_StrDesc;
 800731a:	4b02      	ldr	r3, [pc, #8]	@ (8007324 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800731c:	4618      	mov	r0, r3
 800731e:	3708      	adds	r7, #8
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}
 8007324:	200014d4 	.word	0x200014d4
 8007328:	080084f0 	.word	0x080084f0

0800732c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b082      	sub	sp, #8
 8007330:	af00      	add	r7, sp, #0
 8007332:	4603      	mov	r3, r0
 8007334:	6039      	str	r1, [r7, #0]
 8007336:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	221a      	movs	r2, #26
 800733c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800733e:	f000 f843 	bl	80073c8 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8007342:	4b02      	ldr	r3, [pc, #8]	@ (800734c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8007344:	4618      	mov	r0, r3
 8007346:	3708      	adds	r7, #8
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}
 800734c:	20000168 	.word	0x20000168

08007350 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
 8007356:	4603      	mov	r3, r0
 8007358:	6039      	str	r1, [r7, #0]
 800735a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800735c:	79fb      	ldrb	r3, [r7, #7]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d105      	bne.n	800736e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8007362:	683a      	ldr	r2, [r7, #0]
 8007364:	4907      	ldr	r1, [pc, #28]	@ (8007384 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8007366:	4808      	ldr	r0, [pc, #32]	@ (8007388 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8007368:	f7ff fdb3 	bl	8006ed2 <USBD_GetString>
 800736c:	e004      	b.n	8007378 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800736e:	683a      	ldr	r2, [r7, #0]
 8007370:	4904      	ldr	r1, [pc, #16]	@ (8007384 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8007372:	4805      	ldr	r0, [pc, #20]	@ (8007388 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8007374:	f7ff fdad 	bl	8006ed2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007378:	4b02      	ldr	r3, [pc, #8]	@ (8007384 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800737a:	4618      	mov	r0, r3
 800737c:	3708      	adds	r7, #8
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
 8007382:	bf00      	nop
 8007384:	200014d4 	.word	0x200014d4
 8007388:	08008504 	.word	0x08008504

0800738c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b082      	sub	sp, #8
 8007390:	af00      	add	r7, sp, #0
 8007392:	4603      	mov	r3, r0
 8007394:	6039      	str	r1, [r7, #0]
 8007396:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007398:	79fb      	ldrb	r3, [r7, #7]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d105      	bne.n	80073aa <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800739e:	683a      	ldr	r2, [r7, #0]
 80073a0:	4907      	ldr	r1, [pc, #28]	@ (80073c0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80073a2:	4808      	ldr	r0, [pc, #32]	@ (80073c4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80073a4:	f7ff fd95 	bl	8006ed2 <USBD_GetString>
 80073a8:	e004      	b.n	80073b4 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80073aa:	683a      	ldr	r2, [r7, #0]
 80073ac:	4904      	ldr	r1, [pc, #16]	@ (80073c0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80073ae:	4805      	ldr	r0, [pc, #20]	@ (80073c4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80073b0:	f7ff fd8f 	bl	8006ed2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80073b4:	4b02      	ldr	r3, [pc, #8]	@ (80073c0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3708      	adds	r7, #8
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	200014d4 	.word	0x200014d4
 80073c4:	08008510 	.word	0x08008510

080073c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80073ce:	4b0f      	ldr	r3, [pc, #60]	@ (800740c <Get_SerialNum+0x44>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80073d4:	4b0e      	ldr	r3, [pc, #56]	@ (8007410 <Get_SerialNum+0x48>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80073da:	4b0e      	ldr	r3, [pc, #56]	@ (8007414 <Get_SerialNum+0x4c>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	4413      	add	r3, r2
 80073e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d009      	beq.n	8007402 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80073ee:	2208      	movs	r2, #8
 80073f0:	4909      	ldr	r1, [pc, #36]	@ (8007418 <Get_SerialNum+0x50>)
 80073f2:	68f8      	ldr	r0, [r7, #12]
 80073f4:	f000 f814 	bl	8007420 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80073f8:	2204      	movs	r2, #4
 80073fa:	4908      	ldr	r1, [pc, #32]	@ (800741c <Get_SerialNum+0x54>)
 80073fc:	68b8      	ldr	r0, [r7, #8]
 80073fe:	f000 f80f 	bl	8007420 <IntToUnicode>
  }
}
 8007402:	bf00      	nop
 8007404:	3710      	adds	r7, #16
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	1fff7590 	.word	0x1fff7590
 8007410:	1fff7594 	.word	0x1fff7594
 8007414:	1fff7598 	.word	0x1fff7598
 8007418:	2000016a 	.word	0x2000016a
 800741c:	2000017a 	.word	0x2000017a

08007420 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007420:	b480      	push	{r7}
 8007422:	b087      	sub	sp, #28
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	4613      	mov	r3, r2
 800742c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800742e:	2300      	movs	r3, #0
 8007430:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007432:	2300      	movs	r3, #0
 8007434:	75fb      	strb	r3, [r7, #23]
 8007436:	e027      	b.n	8007488 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	0f1b      	lsrs	r3, r3, #28
 800743c:	2b09      	cmp	r3, #9
 800743e:	d80b      	bhi.n	8007458 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	0f1b      	lsrs	r3, r3, #28
 8007444:	b2da      	uxtb	r2, r3
 8007446:	7dfb      	ldrb	r3, [r7, #23]
 8007448:	005b      	lsls	r3, r3, #1
 800744a:	4619      	mov	r1, r3
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	440b      	add	r3, r1
 8007450:	3230      	adds	r2, #48	@ 0x30
 8007452:	b2d2      	uxtb	r2, r2
 8007454:	701a      	strb	r2, [r3, #0]
 8007456:	e00a      	b.n	800746e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	0f1b      	lsrs	r3, r3, #28
 800745c:	b2da      	uxtb	r2, r3
 800745e:	7dfb      	ldrb	r3, [r7, #23]
 8007460:	005b      	lsls	r3, r3, #1
 8007462:	4619      	mov	r1, r3
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	440b      	add	r3, r1
 8007468:	3237      	adds	r2, #55	@ 0x37
 800746a:	b2d2      	uxtb	r2, r2
 800746c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	011b      	lsls	r3, r3, #4
 8007472:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007474:	7dfb      	ldrb	r3, [r7, #23]
 8007476:	005b      	lsls	r3, r3, #1
 8007478:	3301      	adds	r3, #1
 800747a:	68ba      	ldr	r2, [r7, #8]
 800747c:	4413      	add	r3, r2
 800747e:	2200      	movs	r2, #0
 8007480:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007482:	7dfb      	ldrb	r3, [r7, #23]
 8007484:	3301      	adds	r3, #1
 8007486:	75fb      	strb	r3, [r7, #23]
 8007488:	7dfa      	ldrb	r2, [r7, #23]
 800748a:	79fb      	ldrb	r3, [r7, #7]
 800748c:	429a      	cmp	r2, r3
 800748e:	d3d3      	bcc.n	8007438 <IntToUnicode+0x18>
  }
}
 8007490:	bf00      	nop
 8007492:	bf00      	nop
 8007494:	371c      	adds	r7, #28
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr
	...

080074a0 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b098      	sub	sp, #96	@ 0x60
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80074a8:	f107 030c 	add.w	r3, r7, #12
 80074ac:	2254      	movs	r2, #84	@ 0x54
 80074ae:	2100      	movs	r1, #0
 80074b0:	4618      	mov	r0, r3
 80074b2:	f000 fb51 	bl	8007b58 <memset>
  if(pcdHandle->Instance==USB)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a15      	ldr	r2, [pc, #84]	@ (8007510 <HAL_PCD_MspInit+0x70>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d123      	bne.n	8007508 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80074c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80074c4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80074c6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80074ca:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80074cc:	f107 030c 	add.w	r3, r7, #12
 80074d0:	4618      	mov	r0, r3
 80074d2:	f7fc f8b3 	bl	800363c <HAL_RCCEx_PeriphCLKConfig>
 80074d6:	4603      	mov	r3, r0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d001      	beq.n	80074e0 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80074dc:	f7f8 ffce 	bl	800047c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80074e0:	4b0c      	ldr	r3, [pc, #48]	@ (8007514 <HAL_PCD_MspInit+0x74>)
 80074e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074e4:	4a0b      	ldr	r2, [pc, #44]	@ (8007514 <HAL_PCD_MspInit+0x74>)
 80074e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80074ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80074ec:	4b09      	ldr	r3, [pc, #36]	@ (8007514 <HAL_PCD_MspInit+0x74>)
 80074ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80074f4:	60bb      	str	r3, [r7, #8]
 80074f6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80074f8:	2200      	movs	r2, #0
 80074fa:	2100      	movs	r1, #0
 80074fc:	2014      	movs	r0, #20
 80074fe:	f7f9 fc0a 	bl	8000d16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8007502:	2014      	movs	r0, #20
 8007504:	f7f9 fc21 	bl	8000d4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007508:	bf00      	nop
 800750a:	3760      	adds	r7, #96	@ 0x60
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}
 8007510:	40005c00 	.word	0x40005c00
 8007514:	40021000 	.word	0x40021000

08007518 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b082      	sub	sp, #8
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800752c:	4619      	mov	r1, r3
 800752e:	4610      	mov	r0, r2
 8007530:	f7fe fd30 	bl	8005f94 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8007534:	bf00      	nop
 8007536:	3708      	adds	r7, #8
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b082      	sub	sp, #8
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	460b      	mov	r3, r1
 8007546:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800754e:	78fa      	ldrb	r2, [r7, #3]
 8007550:	6879      	ldr	r1, [r7, #4]
 8007552:	4613      	mov	r3, r2
 8007554:	009b      	lsls	r3, r3, #2
 8007556:	4413      	add	r3, r2
 8007558:	00db      	lsls	r3, r3, #3
 800755a:	440b      	add	r3, r1
 800755c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	78fb      	ldrb	r3, [r7, #3]
 8007564:	4619      	mov	r1, r3
 8007566:	f7fe fd6a 	bl	800603e <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800756a:	bf00      	nop
 800756c:	3708      	adds	r7, #8
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}

08007572 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007572:	b580      	push	{r7, lr}
 8007574:	b082      	sub	sp, #8
 8007576:	af00      	add	r7, sp, #0
 8007578:	6078      	str	r0, [r7, #4]
 800757a:	460b      	mov	r3, r1
 800757c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8007584:	78fa      	ldrb	r2, [r7, #3]
 8007586:	6879      	ldr	r1, [r7, #4]
 8007588:	4613      	mov	r3, r2
 800758a:	009b      	lsls	r3, r3, #2
 800758c:	4413      	add	r3, r2
 800758e:	00db      	lsls	r3, r3, #3
 8007590:	440b      	add	r3, r1
 8007592:	3324      	adds	r3, #36	@ 0x24
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	78fb      	ldrb	r3, [r7, #3]
 8007598:	4619      	mov	r1, r3
 800759a:	f7fe fdb3 	bl	8006104 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800759e:	bf00      	nop
 80075a0:	3708      	adds	r7, #8
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}

080075a6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80075a6:	b580      	push	{r7, lr}
 80075a8:	b082      	sub	sp, #8
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80075b4:	4618      	mov	r0, r3
 80075b6:	f7fe fec7 	bl	8006348 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80075ba:	bf00      	nop
 80075bc:	3708      	adds	r7, #8
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}

080075c2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80075c2:	b580      	push	{r7, lr}
 80075c4:	b084      	sub	sp, #16
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80075ca:	2301      	movs	r3, #1
 80075cc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	795b      	ldrb	r3, [r3, #5]
 80075d2:	2b02      	cmp	r3, #2
 80075d4:	d001      	beq.n	80075da <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80075d6:	f7f8 ff51 	bl	800047c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80075e0:	7bfa      	ldrb	r2, [r7, #15]
 80075e2:	4611      	mov	r1, r2
 80075e4:	4618      	mov	r0, r3
 80075e6:	f7fe fe71 	bl	80062cc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7fe fe1d 	bl	8006230 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 80075f6:	bf00      	nop
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
	...

08007600 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b082      	sub	sp, #8
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800760e:	4618      	mov	r0, r3
 8007610:	f7fe fe6c 	bl	80062ec <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	7a5b      	ldrb	r3, [r3, #9]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d005      	beq.n	8007628 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800761c:	4b04      	ldr	r3, [pc, #16]	@ (8007630 <HAL_PCD_SuspendCallback+0x30>)
 800761e:	691b      	ldr	r3, [r3, #16]
 8007620:	4a03      	ldr	r2, [pc, #12]	@ (8007630 <HAL_PCD_SuspendCallback+0x30>)
 8007622:	f043 0306 	orr.w	r3, r3, #6
 8007626:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8007628:	bf00      	nop
 800762a:	3708      	adds	r7, #8
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}
 8007630:	e000ed00 	.word	0xe000ed00

08007634 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	7a5b      	ldrb	r3, [r3, #9]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d007      	beq.n	8007654 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007644:	4b08      	ldr	r3, [pc, #32]	@ (8007668 <HAL_PCD_ResumeCallback+0x34>)
 8007646:	691b      	ldr	r3, [r3, #16]
 8007648:	4a07      	ldr	r2, [pc, #28]	@ (8007668 <HAL_PCD_ResumeCallback+0x34>)
 800764a:	f023 0306 	bic.w	r3, r3, #6
 800764e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8007650:	f000 f9f8 	bl	8007a44 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800765a:	4618      	mov	r0, r3
 800765c:	f7fe fe5c 	bl	8006318 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8007660:	bf00      	nop
 8007662:	3708      	adds	r7, #8
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}
 8007668:	e000ed00 	.word	0xe000ed00

0800766c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b082      	sub	sp, #8
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8007674:	4a2b      	ldr	r2, [pc, #172]	@ (8007724 <USBD_LL_Init+0xb8>)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	4a29      	ldr	r2, [pc, #164]	@ (8007724 <USBD_LL_Init+0xb8>)
 8007680:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8007684:	4b27      	ldr	r3, [pc, #156]	@ (8007724 <USBD_LL_Init+0xb8>)
 8007686:	4a28      	ldr	r2, [pc, #160]	@ (8007728 <USBD_LL_Init+0xbc>)
 8007688:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800768a:	4b26      	ldr	r3, [pc, #152]	@ (8007724 <USBD_LL_Init+0xb8>)
 800768c:	2208      	movs	r2, #8
 800768e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007690:	4b24      	ldr	r3, [pc, #144]	@ (8007724 <USBD_LL_Init+0xb8>)
 8007692:	2202      	movs	r2, #2
 8007694:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007696:	4b23      	ldr	r3, [pc, #140]	@ (8007724 <USBD_LL_Init+0xb8>)
 8007698:	2202      	movs	r2, #2
 800769a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800769c:	4b21      	ldr	r3, [pc, #132]	@ (8007724 <USBD_LL_Init+0xb8>)
 800769e:	2200      	movs	r2, #0
 80076a0:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80076a2:	4b20      	ldr	r3, [pc, #128]	@ (8007724 <USBD_LL_Init+0xb8>)
 80076a4:	2200      	movs	r2, #0
 80076a6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80076a8:	4b1e      	ldr	r3, [pc, #120]	@ (8007724 <USBD_LL_Init+0xb8>)
 80076aa:	2200      	movs	r2, #0
 80076ac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80076ae:	4b1d      	ldr	r3, [pc, #116]	@ (8007724 <USBD_LL_Init+0xb8>)
 80076b0:	2200      	movs	r2, #0
 80076b2:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80076b4:	481b      	ldr	r0, [pc, #108]	@ (8007724 <USBD_LL_Init+0xb8>)
 80076b6:	f7f9 fd15 	bl	80010e4 <HAL_PCD_Init>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d001      	beq.n	80076c4 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80076c0:	f7f8 fedc 	bl	800047c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80076ca:	2318      	movs	r3, #24
 80076cc:	2200      	movs	r2, #0
 80076ce:	2100      	movs	r1, #0
 80076d0:	f7fb f99c 	bl	8002a0c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80076da:	2358      	movs	r3, #88	@ 0x58
 80076dc:	2200      	movs	r2, #0
 80076de:	2180      	movs	r1, #128	@ 0x80
 80076e0:	f7fb f994 	bl	8002a0c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80076ea:	23c0      	movs	r3, #192	@ 0xc0
 80076ec:	2200      	movs	r2, #0
 80076ee:	2181      	movs	r1, #129	@ 0x81
 80076f0:	f7fb f98c 	bl	8002a0c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80076fa:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80076fe:	2200      	movs	r2, #0
 8007700:	2101      	movs	r1, #1
 8007702:	f7fb f983 	bl	8002a0c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800770c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007710:	2200      	movs	r2, #0
 8007712:	2182      	movs	r1, #130	@ 0x82
 8007714:	f7fb f97a 	bl	8002a0c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3708      	adds	r7, #8
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	200016d4 	.word	0x200016d4
 8007728:	40005c00 	.word	0x40005c00

0800772c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007734:	2300      	movs	r3, #0
 8007736:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007738:	2300      	movs	r3, #0
 800773a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007742:	4618      	mov	r0, r3
 8007744:	f7f9 fd9c 	bl	8001280 <HAL_PCD_Start>
 8007748:	4603      	mov	r3, r0
 800774a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800774c:	7bfb      	ldrb	r3, [r7, #15]
 800774e:	4618      	mov	r0, r3
 8007750:	f000 f97e 	bl	8007a50 <USBD_Get_USB_Status>
 8007754:	4603      	mov	r3, r0
 8007756:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007758:	7bbb      	ldrb	r3, [r7, #14]
}
 800775a:	4618      	mov	r0, r3
 800775c:	3710      	adds	r7, #16
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}

08007762 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007762:	b580      	push	{r7, lr}
 8007764:	b084      	sub	sp, #16
 8007766:	af00      	add	r7, sp, #0
 8007768:	6078      	str	r0, [r7, #4]
 800776a:	4608      	mov	r0, r1
 800776c:	4611      	mov	r1, r2
 800776e:	461a      	mov	r2, r3
 8007770:	4603      	mov	r3, r0
 8007772:	70fb      	strb	r3, [r7, #3]
 8007774:	460b      	mov	r3, r1
 8007776:	70bb      	strb	r3, [r7, #2]
 8007778:	4613      	mov	r3, r2
 800777a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800777c:	2300      	movs	r3, #0
 800777e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007780:	2300      	movs	r3, #0
 8007782:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800778a:	78bb      	ldrb	r3, [r7, #2]
 800778c:	883a      	ldrh	r2, [r7, #0]
 800778e:	78f9      	ldrb	r1, [r7, #3]
 8007790:	f7f9 fee3 	bl	800155a <HAL_PCD_EP_Open>
 8007794:	4603      	mov	r3, r0
 8007796:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007798:	7bfb      	ldrb	r3, [r7, #15]
 800779a:	4618      	mov	r0, r3
 800779c:	f000 f958 	bl	8007a50 <USBD_Get_USB_Status>
 80077a0:	4603      	mov	r3, r0
 80077a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80077a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3710      	adds	r7, #16
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}

080077ae <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80077ae:	b580      	push	{r7, lr}
 80077b0:	b084      	sub	sp, #16
 80077b2:	af00      	add	r7, sp, #0
 80077b4:	6078      	str	r0, [r7, #4]
 80077b6:	460b      	mov	r3, r1
 80077b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077ba:	2300      	movs	r3, #0
 80077bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80077be:	2300      	movs	r3, #0
 80077c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80077c8:	78fa      	ldrb	r2, [r7, #3]
 80077ca:	4611      	mov	r1, r2
 80077cc:	4618      	mov	r0, r3
 80077ce:	f7f9 ff23 	bl	8001618 <HAL_PCD_EP_Close>
 80077d2:	4603      	mov	r3, r0
 80077d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80077d6:	7bfb      	ldrb	r3, [r7, #15]
 80077d8:	4618      	mov	r0, r3
 80077da:	f000 f939 	bl	8007a50 <USBD_Get_USB_Status>
 80077de:	4603      	mov	r3, r0
 80077e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80077e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3710      	adds	r7, #16
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}

080077ec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b084      	sub	sp, #16
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	460b      	mov	r3, r1
 80077f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077f8:	2300      	movs	r3, #0
 80077fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80077fc:	2300      	movs	r3, #0
 80077fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007806:	78fa      	ldrb	r2, [r7, #3]
 8007808:	4611      	mov	r1, r2
 800780a:	4618      	mov	r0, r3
 800780c:	f7f9 ffcc 	bl	80017a8 <HAL_PCD_EP_SetStall>
 8007810:	4603      	mov	r3, r0
 8007812:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007814:	7bfb      	ldrb	r3, [r7, #15]
 8007816:	4618      	mov	r0, r3
 8007818:	f000 f91a 	bl	8007a50 <USBD_Get_USB_Status>
 800781c:	4603      	mov	r3, r0
 800781e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007820:	7bbb      	ldrb	r3, [r7, #14]
}
 8007822:	4618      	mov	r0, r3
 8007824:	3710      	adds	r7, #16
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}

0800782a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800782a:	b580      	push	{r7, lr}
 800782c:	b084      	sub	sp, #16
 800782e:	af00      	add	r7, sp, #0
 8007830:	6078      	str	r0, [r7, #4]
 8007832:	460b      	mov	r3, r1
 8007834:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007836:	2300      	movs	r3, #0
 8007838:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800783a:	2300      	movs	r3, #0
 800783c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007844:	78fa      	ldrb	r2, [r7, #3]
 8007846:	4611      	mov	r1, r2
 8007848:	4618      	mov	r0, r3
 800784a:	f7f9 ffff 	bl	800184c <HAL_PCD_EP_ClrStall>
 800784e:	4603      	mov	r3, r0
 8007850:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007852:	7bfb      	ldrb	r3, [r7, #15]
 8007854:	4618      	mov	r0, r3
 8007856:	f000 f8fb 	bl	8007a50 <USBD_Get_USB_Status>
 800785a:	4603      	mov	r3, r0
 800785c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800785e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007860:	4618      	mov	r0, r3
 8007862:	3710      	adds	r7, #16
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007868:	b480      	push	{r7}
 800786a:	b085      	sub	sp, #20
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	460b      	mov	r3, r1
 8007872:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800787a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800787c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007880:	2b00      	cmp	r3, #0
 8007882:	da0b      	bge.n	800789c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007884:	78fb      	ldrb	r3, [r7, #3]
 8007886:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800788a:	68f9      	ldr	r1, [r7, #12]
 800788c:	4613      	mov	r3, r2
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	4413      	add	r3, r2
 8007892:	00db      	lsls	r3, r3, #3
 8007894:	440b      	add	r3, r1
 8007896:	3312      	adds	r3, #18
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	e00b      	b.n	80078b4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800789c:	78fb      	ldrb	r3, [r7, #3]
 800789e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80078a2:	68f9      	ldr	r1, [r7, #12]
 80078a4:	4613      	mov	r3, r2
 80078a6:	009b      	lsls	r3, r3, #2
 80078a8:	4413      	add	r3, r2
 80078aa:	00db      	lsls	r3, r3, #3
 80078ac:	440b      	add	r3, r1
 80078ae:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80078b2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3714      	adds	r7, #20
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b084      	sub	sp, #16
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	460b      	mov	r3, r1
 80078ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078cc:	2300      	movs	r3, #0
 80078ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80078d0:	2300      	movs	r3, #0
 80078d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80078da:	78fa      	ldrb	r2, [r7, #3]
 80078dc:	4611      	mov	r1, r2
 80078de:	4618      	mov	r0, r3
 80078e0:	f7f9 fe17 	bl	8001512 <HAL_PCD_SetAddress>
 80078e4:	4603      	mov	r3, r0
 80078e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80078e8:	7bfb      	ldrb	r3, [r7, #15]
 80078ea:	4618      	mov	r0, r3
 80078ec:	f000 f8b0 	bl	8007a50 <USBD_Get_USB_Status>
 80078f0:	4603      	mov	r3, r0
 80078f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80078f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3710      	adds	r7, #16
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}

080078fe <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80078fe:	b580      	push	{r7, lr}
 8007900:	b086      	sub	sp, #24
 8007902:	af00      	add	r7, sp, #0
 8007904:	60f8      	str	r0, [r7, #12]
 8007906:	607a      	str	r2, [r7, #4]
 8007908:	603b      	str	r3, [r7, #0]
 800790a:	460b      	mov	r3, r1
 800790c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800790e:	2300      	movs	r3, #0
 8007910:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007912:	2300      	movs	r3, #0
 8007914:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800791c:	7af9      	ldrb	r1, [r7, #11]
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	687a      	ldr	r2, [r7, #4]
 8007922:	f7f9 ff0a 	bl	800173a <HAL_PCD_EP_Transmit>
 8007926:	4603      	mov	r3, r0
 8007928:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800792a:	7dfb      	ldrb	r3, [r7, #23]
 800792c:	4618      	mov	r0, r3
 800792e:	f000 f88f 	bl	8007a50 <USBD_Get_USB_Status>
 8007932:	4603      	mov	r3, r0
 8007934:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007936:	7dbb      	ldrb	r3, [r7, #22]
}
 8007938:	4618      	mov	r0, r3
 800793a:	3718      	adds	r7, #24
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b086      	sub	sp, #24
 8007944:	af00      	add	r7, sp, #0
 8007946:	60f8      	str	r0, [r7, #12]
 8007948:	607a      	str	r2, [r7, #4]
 800794a:	603b      	str	r3, [r7, #0]
 800794c:	460b      	mov	r3, r1
 800794e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007950:	2300      	movs	r3, #0
 8007952:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007954:	2300      	movs	r3, #0
 8007956:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800795e:	7af9      	ldrb	r1, [r7, #11]
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	f7f9 fea0 	bl	80016a8 <HAL_PCD_EP_Receive>
 8007968:	4603      	mov	r3, r0
 800796a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800796c:	7dfb      	ldrb	r3, [r7, #23]
 800796e:	4618      	mov	r0, r3
 8007970:	f000 f86e 	bl	8007a50 <USBD_Get_USB_Status>
 8007974:	4603      	mov	r3, r0
 8007976:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007978:	7dbb      	ldrb	r3, [r7, #22]
}
 800797a:	4618      	mov	r0, r3
 800797c:	3718      	adds	r7, #24
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}

08007982 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007982:	b580      	push	{r7, lr}
 8007984:	b082      	sub	sp, #8
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
 800798a:	460b      	mov	r3, r1
 800798c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007994:	78fa      	ldrb	r2, [r7, #3]
 8007996:	4611      	mov	r1, r2
 8007998:	4618      	mov	r0, r3
 800799a:	f7f9 feb6 	bl	800170a <HAL_PCD_EP_GetRxCount>
 800799e:	4603      	mov	r3, r0
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	3708      	adds	r7, #8
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b082      	sub	sp, #8
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	460b      	mov	r3, r1
 80079b2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80079b4:	78fb      	ldrb	r3, [r7, #3]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d002      	beq.n	80079c0 <HAL_PCDEx_LPM_Callback+0x18>
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	d013      	beq.n	80079e6 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80079be:	e023      	b.n	8007a08 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	7a5b      	ldrb	r3, [r3, #9]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d007      	beq.n	80079d8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80079c8:	f000 f83c 	bl	8007a44 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80079cc:	4b10      	ldr	r3, [pc, #64]	@ (8007a10 <HAL_PCDEx_LPM_Callback+0x68>)
 80079ce:	691b      	ldr	r3, [r3, #16]
 80079d0:	4a0f      	ldr	r2, [pc, #60]	@ (8007a10 <HAL_PCDEx_LPM_Callback+0x68>)
 80079d2:	f023 0306 	bic.w	r3, r3, #6
 80079d6:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80079de:	4618      	mov	r0, r3
 80079e0:	f7fe fc9a 	bl	8006318 <USBD_LL_Resume>
    break;
 80079e4:	e010      	b.n	8007a08 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80079ec:	4618      	mov	r0, r3
 80079ee:	f7fe fc7d 	bl	80062ec <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	7a5b      	ldrb	r3, [r3, #9]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d005      	beq.n	8007a06 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80079fa:	4b05      	ldr	r3, [pc, #20]	@ (8007a10 <HAL_PCDEx_LPM_Callback+0x68>)
 80079fc:	691b      	ldr	r3, [r3, #16]
 80079fe:	4a04      	ldr	r2, [pc, #16]	@ (8007a10 <HAL_PCDEx_LPM_Callback+0x68>)
 8007a00:	f043 0306 	orr.w	r3, r3, #6
 8007a04:	6113      	str	r3, [r2, #16]
    break;
 8007a06:	bf00      	nop
}
 8007a08:	bf00      	nop
 8007a0a:	3708      	adds	r7, #8
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}
 8007a10:	e000ed00 	.word	0xe000ed00

08007a14 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007a14:	b480      	push	{r7}
 8007a16:	b083      	sub	sp, #12
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007a1c:	4b03      	ldr	r3, [pc, #12]	@ (8007a2c <USBD_static_malloc+0x18>)
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	370c      	adds	r7, #12
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr
 8007a2a:	bf00      	nop
 8007a2c:	200019b0 	.word	0x200019b0

08007a30 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b083      	sub	sp, #12
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]

}
 8007a38:	bf00      	nop
 8007a3a:	370c      	adds	r7, #12
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8007a48:	f7f8 fcb2 	bl	80003b0 <SystemClock_Config>
}
 8007a4c:	bf00      	nop
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b085      	sub	sp, #20
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	4603      	mov	r3, r0
 8007a58:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007a5e:	79fb      	ldrb	r3, [r7, #7]
 8007a60:	2b03      	cmp	r3, #3
 8007a62:	d817      	bhi.n	8007a94 <USBD_Get_USB_Status+0x44>
 8007a64:	a201      	add	r2, pc, #4	@ (adr r2, 8007a6c <USBD_Get_USB_Status+0x1c>)
 8007a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a6a:	bf00      	nop
 8007a6c:	08007a7d 	.word	0x08007a7d
 8007a70:	08007a83 	.word	0x08007a83
 8007a74:	08007a89 	.word	0x08007a89
 8007a78:	08007a8f 	.word	0x08007a8f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	73fb      	strb	r3, [r7, #15]
    break;
 8007a80:	e00b      	b.n	8007a9a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007a82:	2303      	movs	r3, #3
 8007a84:	73fb      	strb	r3, [r7, #15]
    break;
 8007a86:	e008      	b.n	8007a9a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	73fb      	strb	r3, [r7, #15]
    break;
 8007a8c:	e005      	b.n	8007a9a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007a8e:	2303      	movs	r3, #3
 8007a90:	73fb      	strb	r3, [r7, #15]
    break;
 8007a92:	e002      	b.n	8007a9a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007a94:	2303      	movs	r3, #3
 8007a96:	73fb      	strb	r3, [r7, #15]
    break;
 8007a98:	bf00      	nop
  }
  return usb_status;
 8007a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3714      	adds	r7, #20
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <sniprintf>:
 8007aa8:	b40c      	push	{r2, r3}
 8007aaa:	b530      	push	{r4, r5, lr}
 8007aac:	4b18      	ldr	r3, [pc, #96]	@ (8007b10 <sniprintf+0x68>)
 8007aae:	1e0c      	subs	r4, r1, #0
 8007ab0:	681d      	ldr	r5, [r3, #0]
 8007ab2:	b09d      	sub	sp, #116	@ 0x74
 8007ab4:	da08      	bge.n	8007ac8 <sniprintf+0x20>
 8007ab6:	238b      	movs	r3, #139	@ 0x8b
 8007ab8:	602b      	str	r3, [r5, #0]
 8007aba:	f04f 30ff 	mov.w	r0, #4294967295
 8007abe:	b01d      	add	sp, #116	@ 0x74
 8007ac0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ac4:	b002      	add	sp, #8
 8007ac6:	4770      	bx	lr
 8007ac8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007acc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007ad0:	f04f 0300 	mov.w	r3, #0
 8007ad4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007ad6:	bf14      	ite	ne
 8007ad8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007adc:	4623      	moveq	r3, r4
 8007ade:	9304      	str	r3, [sp, #16]
 8007ae0:	9307      	str	r3, [sp, #28]
 8007ae2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007ae6:	9002      	str	r0, [sp, #8]
 8007ae8:	9006      	str	r0, [sp, #24]
 8007aea:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007aee:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007af0:	ab21      	add	r3, sp, #132	@ 0x84
 8007af2:	a902      	add	r1, sp, #8
 8007af4:	4628      	mov	r0, r5
 8007af6:	9301      	str	r3, [sp, #4]
 8007af8:	f000 f9b6 	bl	8007e68 <_svfiprintf_r>
 8007afc:	1c43      	adds	r3, r0, #1
 8007afe:	bfbc      	itt	lt
 8007b00:	238b      	movlt	r3, #139	@ 0x8b
 8007b02:	602b      	strlt	r3, [r5, #0]
 8007b04:	2c00      	cmp	r4, #0
 8007b06:	d0da      	beq.n	8007abe <sniprintf+0x16>
 8007b08:	9b02      	ldr	r3, [sp, #8]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	701a      	strb	r2, [r3, #0]
 8007b0e:	e7d6      	b.n	8007abe <sniprintf+0x16>
 8007b10:	20000184 	.word	0x20000184

08007b14 <siprintf>:
 8007b14:	b40e      	push	{r1, r2, r3}
 8007b16:	b510      	push	{r4, lr}
 8007b18:	b09d      	sub	sp, #116	@ 0x74
 8007b1a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007b1c:	9002      	str	r0, [sp, #8]
 8007b1e:	9006      	str	r0, [sp, #24]
 8007b20:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007b24:	480a      	ldr	r0, [pc, #40]	@ (8007b50 <siprintf+0x3c>)
 8007b26:	9107      	str	r1, [sp, #28]
 8007b28:	9104      	str	r1, [sp, #16]
 8007b2a:	490a      	ldr	r1, [pc, #40]	@ (8007b54 <siprintf+0x40>)
 8007b2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b30:	9105      	str	r1, [sp, #20]
 8007b32:	2400      	movs	r4, #0
 8007b34:	a902      	add	r1, sp, #8
 8007b36:	6800      	ldr	r0, [r0, #0]
 8007b38:	9301      	str	r3, [sp, #4]
 8007b3a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007b3c:	f000 f994 	bl	8007e68 <_svfiprintf_r>
 8007b40:	9b02      	ldr	r3, [sp, #8]
 8007b42:	701c      	strb	r4, [r3, #0]
 8007b44:	b01d      	add	sp, #116	@ 0x74
 8007b46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b4a:	b003      	add	sp, #12
 8007b4c:	4770      	bx	lr
 8007b4e:	bf00      	nop
 8007b50:	20000184 	.word	0x20000184
 8007b54:	ffff0208 	.word	0xffff0208

08007b58 <memset>:
 8007b58:	4402      	add	r2, r0
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d100      	bne.n	8007b62 <memset+0xa>
 8007b60:	4770      	bx	lr
 8007b62:	f803 1b01 	strb.w	r1, [r3], #1
 8007b66:	e7f9      	b.n	8007b5c <memset+0x4>

08007b68 <__errno>:
 8007b68:	4b01      	ldr	r3, [pc, #4]	@ (8007b70 <__errno+0x8>)
 8007b6a:	6818      	ldr	r0, [r3, #0]
 8007b6c:	4770      	bx	lr
 8007b6e:	bf00      	nop
 8007b70:	20000184 	.word	0x20000184

08007b74 <__libc_init_array>:
 8007b74:	b570      	push	{r4, r5, r6, lr}
 8007b76:	4d0d      	ldr	r5, [pc, #52]	@ (8007bac <__libc_init_array+0x38>)
 8007b78:	4c0d      	ldr	r4, [pc, #52]	@ (8007bb0 <__libc_init_array+0x3c>)
 8007b7a:	1b64      	subs	r4, r4, r5
 8007b7c:	10a4      	asrs	r4, r4, #2
 8007b7e:	2600      	movs	r6, #0
 8007b80:	42a6      	cmp	r6, r4
 8007b82:	d109      	bne.n	8007b98 <__libc_init_array+0x24>
 8007b84:	4d0b      	ldr	r5, [pc, #44]	@ (8007bb4 <__libc_init_array+0x40>)
 8007b86:	4c0c      	ldr	r4, [pc, #48]	@ (8007bb8 <__libc_init_array+0x44>)
 8007b88:	f000 fc64 	bl	8008454 <_init>
 8007b8c:	1b64      	subs	r4, r4, r5
 8007b8e:	10a4      	asrs	r4, r4, #2
 8007b90:	2600      	movs	r6, #0
 8007b92:	42a6      	cmp	r6, r4
 8007b94:	d105      	bne.n	8007ba2 <__libc_init_array+0x2e>
 8007b96:	bd70      	pop	{r4, r5, r6, pc}
 8007b98:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b9c:	4798      	blx	r3
 8007b9e:	3601      	adds	r6, #1
 8007ba0:	e7ee      	b.n	8007b80 <__libc_init_array+0xc>
 8007ba2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ba6:	4798      	blx	r3
 8007ba8:	3601      	adds	r6, #1
 8007baa:	e7f2      	b.n	8007b92 <__libc_init_array+0x1e>
 8007bac:	0800856c 	.word	0x0800856c
 8007bb0:	0800856c 	.word	0x0800856c
 8007bb4:	0800856c 	.word	0x0800856c
 8007bb8:	08008570 	.word	0x08008570

08007bbc <__retarget_lock_acquire_recursive>:
 8007bbc:	4770      	bx	lr

08007bbe <__retarget_lock_release_recursive>:
 8007bbe:	4770      	bx	lr

08007bc0 <_free_r>:
 8007bc0:	b538      	push	{r3, r4, r5, lr}
 8007bc2:	4605      	mov	r5, r0
 8007bc4:	2900      	cmp	r1, #0
 8007bc6:	d041      	beq.n	8007c4c <_free_r+0x8c>
 8007bc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bcc:	1f0c      	subs	r4, r1, #4
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	bfb8      	it	lt
 8007bd2:	18e4      	addlt	r4, r4, r3
 8007bd4:	f000 f8e0 	bl	8007d98 <__malloc_lock>
 8007bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8007c50 <_free_r+0x90>)
 8007bda:	6813      	ldr	r3, [r2, #0]
 8007bdc:	b933      	cbnz	r3, 8007bec <_free_r+0x2c>
 8007bde:	6063      	str	r3, [r4, #4]
 8007be0:	6014      	str	r4, [r2, #0]
 8007be2:	4628      	mov	r0, r5
 8007be4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007be8:	f000 b8dc 	b.w	8007da4 <__malloc_unlock>
 8007bec:	42a3      	cmp	r3, r4
 8007bee:	d908      	bls.n	8007c02 <_free_r+0x42>
 8007bf0:	6820      	ldr	r0, [r4, #0]
 8007bf2:	1821      	adds	r1, r4, r0
 8007bf4:	428b      	cmp	r3, r1
 8007bf6:	bf01      	itttt	eq
 8007bf8:	6819      	ldreq	r1, [r3, #0]
 8007bfa:	685b      	ldreq	r3, [r3, #4]
 8007bfc:	1809      	addeq	r1, r1, r0
 8007bfe:	6021      	streq	r1, [r4, #0]
 8007c00:	e7ed      	b.n	8007bde <_free_r+0x1e>
 8007c02:	461a      	mov	r2, r3
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	b10b      	cbz	r3, 8007c0c <_free_r+0x4c>
 8007c08:	42a3      	cmp	r3, r4
 8007c0a:	d9fa      	bls.n	8007c02 <_free_r+0x42>
 8007c0c:	6811      	ldr	r1, [r2, #0]
 8007c0e:	1850      	adds	r0, r2, r1
 8007c10:	42a0      	cmp	r0, r4
 8007c12:	d10b      	bne.n	8007c2c <_free_r+0x6c>
 8007c14:	6820      	ldr	r0, [r4, #0]
 8007c16:	4401      	add	r1, r0
 8007c18:	1850      	adds	r0, r2, r1
 8007c1a:	4283      	cmp	r3, r0
 8007c1c:	6011      	str	r1, [r2, #0]
 8007c1e:	d1e0      	bne.n	8007be2 <_free_r+0x22>
 8007c20:	6818      	ldr	r0, [r3, #0]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	6053      	str	r3, [r2, #4]
 8007c26:	4408      	add	r0, r1
 8007c28:	6010      	str	r0, [r2, #0]
 8007c2a:	e7da      	b.n	8007be2 <_free_r+0x22>
 8007c2c:	d902      	bls.n	8007c34 <_free_r+0x74>
 8007c2e:	230c      	movs	r3, #12
 8007c30:	602b      	str	r3, [r5, #0]
 8007c32:	e7d6      	b.n	8007be2 <_free_r+0x22>
 8007c34:	6820      	ldr	r0, [r4, #0]
 8007c36:	1821      	adds	r1, r4, r0
 8007c38:	428b      	cmp	r3, r1
 8007c3a:	bf04      	itt	eq
 8007c3c:	6819      	ldreq	r1, [r3, #0]
 8007c3e:	685b      	ldreq	r3, [r3, #4]
 8007c40:	6063      	str	r3, [r4, #4]
 8007c42:	bf04      	itt	eq
 8007c44:	1809      	addeq	r1, r1, r0
 8007c46:	6021      	streq	r1, [r4, #0]
 8007c48:	6054      	str	r4, [r2, #4]
 8007c4a:	e7ca      	b.n	8007be2 <_free_r+0x22>
 8007c4c:	bd38      	pop	{r3, r4, r5, pc}
 8007c4e:	bf00      	nop
 8007c50:	20001d14 	.word	0x20001d14

08007c54 <sbrk_aligned>:
 8007c54:	b570      	push	{r4, r5, r6, lr}
 8007c56:	4e0f      	ldr	r6, [pc, #60]	@ (8007c94 <sbrk_aligned+0x40>)
 8007c58:	460c      	mov	r4, r1
 8007c5a:	6831      	ldr	r1, [r6, #0]
 8007c5c:	4605      	mov	r5, r0
 8007c5e:	b911      	cbnz	r1, 8007c66 <sbrk_aligned+0x12>
 8007c60:	f000 fba4 	bl	80083ac <_sbrk_r>
 8007c64:	6030      	str	r0, [r6, #0]
 8007c66:	4621      	mov	r1, r4
 8007c68:	4628      	mov	r0, r5
 8007c6a:	f000 fb9f 	bl	80083ac <_sbrk_r>
 8007c6e:	1c43      	adds	r3, r0, #1
 8007c70:	d103      	bne.n	8007c7a <sbrk_aligned+0x26>
 8007c72:	f04f 34ff 	mov.w	r4, #4294967295
 8007c76:	4620      	mov	r0, r4
 8007c78:	bd70      	pop	{r4, r5, r6, pc}
 8007c7a:	1cc4      	adds	r4, r0, #3
 8007c7c:	f024 0403 	bic.w	r4, r4, #3
 8007c80:	42a0      	cmp	r0, r4
 8007c82:	d0f8      	beq.n	8007c76 <sbrk_aligned+0x22>
 8007c84:	1a21      	subs	r1, r4, r0
 8007c86:	4628      	mov	r0, r5
 8007c88:	f000 fb90 	bl	80083ac <_sbrk_r>
 8007c8c:	3001      	adds	r0, #1
 8007c8e:	d1f2      	bne.n	8007c76 <sbrk_aligned+0x22>
 8007c90:	e7ef      	b.n	8007c72 <sbrk_aligned+0x1e>
 8007c92:	bf00      	nop
 8007c94:	20001d10 	.word	0x20001d10

08007c98 <_malloc_r>:
 8007c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c9c:	1ccd      	adds	r5, r1, #3
 8007c9e:	f025 0503 	bic.w	r5, r5, #3
 8007ca2:	3508      	adds	r5, #8
 8007ca4:	2d0c      	cmp	r5, #12
 8007ca6:	bf38      	it	cc
 8007ca8:	250c      	movcc	r5, #12
 8007caa:	2d00      	cmp	r5, #0
 8007cac:	4606      	mov	r6, r0
 8007cae:	db01      	blt.n	8007cb4 <_malloc_r+0x1c>
 8007cb0:	42a9      	cmp	r1, r5
 8007cb2:	d904      	bls.n	8007cbe <_malloc_r+0x26>
 8007cb4:	230c      	movs	r3, #12
 8007cb6:	6033      	str	r3, [r6, #0]
 8007cb8:	2000      	movs	r0, #0
 8007cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d94 <_malloc_r+0xfc>
 8007cc2:	f000 f869 	bl	8007d98 <__malloc_lock>
 8007cc6:	f8d8 3000 	ldr.w	r3, [r8]
 8007cca:	461c      	mov	r4, r3
 8007ccc:	bb44      	cbnz	r4, 8007d20 <_malloc_r+0x88>
 8007cce:	4629      	mov	r1, r5
 8007cd0:	4630      	mov	r0, r6
 8007cd2:	f7ff ffbf 	bl	8007c54 <sbrk_aligned>
 8007cd6:	1c43      	adds	r3, r0, #1
 8007cd8:	4604      	mov	r4, r0
 8007cda:	d158      	bne.n	8007d8e <_malloc_r+0xf6>
 8007cdc:	f8d8 4000 	ldr.w	r4, [r8]
 8007ce0:	4627      	mov	r7, r4
 8007ce2:	2f00      	cmp	r7, #0
 8007ce4:	d143      	bne.n	8007d6e <_malloc_r+0xd6>
 8007ce6:	2c00      	cmp	r4, #0
 8007ce8:	d04b      	beq.n	8007d82 <_malloc_r+0xea>
 8007cea:	6823      	ldr	r3, [r4, #0]
 8007cec:	4639      	mov	r1, r7
 8007cee:	4630      	mov	r0, r6
 8007cf0:	eb04 0903 	add.w	r9, r4, r3
 8007cf4:	f000 fb5a 	bl	80083ac <_sbrk_r>
 8007cf8:	4581      	cmp	r9, r0
 8007cfa:	d142      	bne.n	8007d82 <_malloc_r+0xea>
 8007cfc:	6821      	ldr	r1, [r4, #0]
 8007cfe:	1a6d      	subs	r5, r5, r1
 8007d00:	4629      	mov	r1, r5
 8007d02:	4630      	mov	r0, r6
 8007d04:	f7ff ffa6 	bl	8007c54 <sbrk_aligned>
 8007d08:	3001      	adds	r0, #1
 8007d0a:	d03a      	beq.n	8007d82 <_malloc_r+0xea>
 8007d0c:	6823      	ldr	r3, [r4, #0]
 8007d0e:	442b      	add	r3, r5
 8007d10:	6023      	str	r3, [r4, #0]
 8007d12:	f8d8 3000 	ldr.w	r3, [r8]
 8007d16:	685a      	ldr	r2, [r3, #4]
 8007d18:	bb62      	cbnz	r2, 8007d74 <_malloc_r+0xdc>
 8007d1a:	f8c8 7000 	str.w	r7, [r8]
 8007d1e:	e00f      	b.n	8007d40 <_malloc_r+0xa8>
 8007d20:	6822      	ldr	r2, [r4, #0]
 8007d22:	1b52      	subs	r2, r2, r5
 8007d24:	d420      	bmi.n	8007d68 <_malloc_r+0xd0>
 8007d26:	2a0b      	cmp	r2, #11
 8007d28:	d917      	bls.n	8007d5a <_malloc_r+0xc2>
 8007d2a:	1961      	adds	r1, r4, r5
 8007d2c:	42a3      	cmp	r3, r4
 8007d2e:	6025      	str	r5, [r4, #0]
 8007d30:	bf18      	it	ne
 8007d32:	6059      	strne	r1, [r3, #4]
 8007d34:	6863      	ldr	r3, [r4, #4]
 8007d36:	bf08      	it	eq
 8007d38:	f8c8 1000 	streq.w	r1, [r8]
 8007d3c:	5162      	str	r2, [r4, r5]
 8007d3e:	604b      	str	r3, [r1, #4]
 8007d40:	4630      	mov	r0, r6
 8007d42:	f000 f82f 	bl	8007da4 <__malloc_unlock>
 8007d46:	f104 000b 	add.w	r0, r4, #11
 8007d4a:	1d23      	adds	r3, r4, #4
 8007d4c:	f020 0007 	bic.w	r0, r0, #7
 8007d50:	1ac2      	subs	r2, r0, r3
 8007d52:	bf1c      	itt	ne
 8007d54:	1a1b      	subne	r3, r3, r0
 8007d56:	50a3      	strne	r3, [r4, r2]
 8007d58:	e7af      	b.n	8007cba <_malloc_r+0x22>
 8007d5a:	6862      	ldr	r2, [r4, #4]
 8007d5c:	42a3      	cmp	r3, r4
 8007d5e:	bf0c      	ite	eq
 8007d60:	f8c8 2000 	streq.w	r2, [r8]
 8007d64:	605a      	strne	r2, [r3, #4]
 8007d66:	e7eb      	b.n	8007d40 <_malloc_r+0xa8>
 8007d68:	4623      	mov	r3, r4
 8007d6a:	6864      	ldr	r4, [r4, #4]
 8007d6c:	e7ae      	b.n	8007ccc <_malloc_r+0x34>
 8007d6e:	463c      	mov	r4, r7
 8007d70:	687f      	ldr	r7, [r7, #4]
 8007d72:	e7b6      	b.n	8007ce2 <_malloc_r+0x4a>
 8007d74:	461a      	mov	r2, r3
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	42a3      	cmp	r3, r4
 8007d7a:	d1fb      	bne.n	8007d74 <_malloc_r+0xdc>
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	6053      	str	r3, [r2, #4]
 8007d80:	e7de      	b.n	8007d40 <_malloc_r+0xa8>
 8007d82:	230c      	movs	r3, #12
 8007d84:	6033      	str	r3, [r6, #0]
 8007d86:	4630      	mov	r0, r6
 8007d88:	f000 f80c 	bl	8007da4 <__malloc_unlock>
 8007d8c:	e794      	b.n	8007cb8 <_malloc_r+0x20>
 8007d8e:	6005      	str	r5, [r0, #0]
 8007d90:	e7d6      	b.n	8007d40 <_malloc_r+0xa8>
 8007d92:	bf00      	nop
 8007d94:	20001d14 	.word	0x20001d14

08007d98 <__malloc_lock>:
 8007d98:	4801      	ldr	r0, [pc, #4]	@ (8007da0 <__malloc_lock+0x8>)
 8007d9a:	f7ff bf0f 	b.w	8007bbc <__retarget_lock_acquire_recursive>
 8007d9e:	bf00      	nop
 8007da0:	20001d0c 	.word	0x20001d0c

08007da4 <__malloc_unlock>:
 8007da4:	4801      	ldr	r0, [pc, #4]	@ (8007dac <__malloc_unlock+0x8>)
 8007da6:	f7ff bf0a 	b.w	8007bbe <__retarget_lock_release_recursive>
 8007daa:	bf00      	nop
 8007dac:	20001d0c 	.word	0x20001d0c

08007db0 <__ssputs_r>:
 8007db0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007db4:	688e      	ldr	r6, [r1, #8]
 8007db6:	461f      	mov	r7, r3
 8007db8:	42be      	cmp	r6, r7
 8007dba:	680b      	ldr	r3, [r1, #0]
 8007dbc:	4682      	mov	sl, r0
 8007dbe:	460c      	mov	r4, r1
 8007dc0:	4690      	mov	r8, r2
 8007dc2:	d82d      	bhi.n	8007e20 <__ssputs_r+0x70>
 8007dc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007dc8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007dcc:	d026      	beq.n	8007e1c <__ssputs_r+0x6c>
 8007dce:	6965      	ldr	r5, [r4, #20]
 8007dd0:	6909      	ldr	r1, [r1, #16]
 8007dd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007dd6:	eba3 0901 	sub.w	r9, r3, r1
 8007dda:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007dde:	1c7b      	adds	r3, r7, #1
 8007de0:	444b      	add	r3, r9
 8007de2:	106d      	asrs	r5, r5, #1
 8007de4:	429d      	cmp	r5, r3
 8007de6:	bf38      	it	cc
 8007de8:	461d      	movcc	r5, r3
 8007dea:	0553      	lsls	r3, r2, #21
 8007dec:	d527      	bpl.n	8007e3e <__ssputs_r+0x8e>
 8007dee:	4629      	mov	r1, r5
 8007df0:	f7ff ff52 	bl	8007c98 <_malloc_r>
 8007df4:	4606      	mov	r6, r0
 8007df6:	b360      	cbz	r0, 8007e52 <__ssputs_r+0xa2>
 8007df8:	6921      	ldr	r1, [r4, #16]
 8007dfa:	464a      	mov	r2, r9
 8007dfc:	f000 fae6 	bl	80083cc <memcpy>
 8007e00:	89a3      	ldrh	r3, [r4, #12]
 8007e02:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007e06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e0a:	81a3      	strh	r3, [r4, #12]
 8007e0c:	6126      	str	r6, [r4, #16]
 8007e0e:	6165      	str	r5, [r4, #20]
 8007e10:	444e      	add	r6, r9
 8007e12:	eba5 0509 	sub.w	r5, r5, r9
 8007e16:	6026      	str	r6, [r4, #0]
 8007e18:	60a5      	str	r5, [r4, #8]
 8007e1a:	463e      	mov	r6, r7
 8007e1c:	42be      	cmp	r6, r7
 8007e1e:	d900      	bls.n	8007e22 <__ssputs_r+0x72>
 8007e20:	463e      	mov	r6, r7
 8007e22:	6820      	ldr	r0, [r4, #0]
 8007e24:	4632      	mov	r2, r6
 8007e26:	4641      	mov	r1, r8
 8007e28:	f000 faa6 	bl	8008378 <memmove>
 8007e2c:	68a3      	ldr	r3, [r4, #8]
 8007e2e:	1b9b      	subs	r3, r3, r6
 8007e30:	60a3      	str	r3, [r4, #8]
 8007e32:	6823      	ldr	r3, [r4, #0]
 8007e34:	4433      	add	r3, r6
 8007e36:	6023      	str	r3, [r4, #0]
 8007e38:	2000      	movs	r0, #0
 8007e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e3e:	462a      	mov	r2, r5
 8007e40:	f000 fad2 	bl	80083e8 <_realloc_r>
 8007e44:	4606      	mov	r6, r0
 8007e46:	2800      	cmp	r0, #0
 8007e48:	d1e0      	bne.n	8007e0c <__ssputs_r+0x5c>
 8007e4a:	6921      	ldr	r1, [r4, #16]
 8007e4c:	4650      	mov	r0, sl
 8007e4e:	f7ff feb7 	bl	8007bc0 <_free_r>
 8007e52:	230c      	movs	r3, #12
 8007e54:	f8ca 3000 	str.w	r3, [sl]
 8007e58:	89a3      	ldrh	r3, [r4, #12]
 8007e5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e5e:	81a3      	strh	r3, [r4, #12]
 8007e60:	f04f 30ff 	mov.w	r0, #4294967295
 8007e64:	e7e9      	b.n	8007e3a <__ssputs_r+0x8a>
	...

08007e68 <_svfiprintf_r>:
 8007e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e6c:	4698      	mov	r8, r3
 8007e6e:	898b      	ldrh	r3, [r1, #12]
 8007e70:	061b      	lsls	r3, r3, #24
 8007e72:	b09d      	sub	sp, #116	@ 0x74
 8007e74:	4607      	mov	r7, r0
 8007e76:	460d      	mov	r5, r1
 8007e78:	4614      	mov	r4, r2
 8007e7a:	d510      	bpl.n	8007e9e <_svfiprintf_r+0x36>
 8007e7c:	690b      	ldr	r3, [r1, #16]
 8007e7e:	b973      	cbnz	r3, 8007e9e <_svfiprintf_r+0x36>
 8007e80:	2140      	movs	r1, #64	@ 0x40
 8007e82:	f7ff ff09 	bl	8007c98 <_malloc_r>
 8007e86:	6028      	str	r0, [r5, #0]
 8007e88:	6128      	str	r0, [r5, #16]
 8007e8a:	b930      	cbnz	r0, 8007e9a <_svfiprintf_r+0x32>
 8007e8c:	230c      	movs	r3, #12
 8007e8e:	603b      	str	r3, [r7, #0]
 8007e90:	f04f 30ff 	mov.w	r0, #4294967295
 8007e94:	b01d      	add	sp, #116	@ 0x74
 8007e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e9a:	2340      	movs	r3, #64	@ 0x40
 8007e9c:	616b      	str	r3, [r5, #20]
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ea2:	2320      	movs	r3, #32
 8007ea4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007ea8:	f8cd 800c 	str.w	r8, [sp, #12]
 8007eac:	2330      	movs	r3, #48	@ 0x30
 8007eae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800804c <_svfiprintf_r+0x1e4>
 8007eb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007eb6:	f04f 0901 	mov.w	r9, #1
 8007eba:	4623      	mov	r3, r4
 8007ebc:	469a      	mov	sl, r3
 8007ebe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ec2:	b10a      	cbz	r2, 8007ec8 <_svfiprintf_r+0x60>
 8007ec4:	2a25      	cmp	r2, #37	@ 0x25
 8007ec6:	d1f9      	bne.n	8007ebc <_svfiprintf_r+0x54>
 8007ec8:	ebba 0b04 	subs.w	fp, sl, r4
 8007ecc:	d00b      	beq.n	8007ee6 <_svfiprintf_r+0x7e>
 8007ece:	465b      	mov	r3, fp
 8007ed0:	4622      	mov	r2, r4
 8007ed2:	4629      	mov	r1, r5
 8007ed4:	4638      	mov	r0, r7
 8007ed6:	f7ff ff6b 	bl	8007db0 <__ssputs_r>
 8007eda:	3001      	adds	r0, #1
 8007edc:	f000 80a7 	beq.w	800802e <_svfiprintf_r+0x1c6>
 8007ee0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ee2:	445a      	add	r2, fp
 8007ee4:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ee6:	f89a 3000 	ldrb.w	r3, [sl]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	f000 809f 	beq.w	800802e <_svfiprintf_r+0x1c6>
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ef6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007efa:	f10a 0a01 	add.w	sl, sl, #1
 8007efe:	9304      	str	r3, [sp, #16]
 8007f00:	9307      	str	r3, [sp, #28]
 8007f02:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f06:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f08:	4654      	mov	r4, sl
 8007f0a:	2205      	movs	r2, #5
 8007f0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f10:	484e      	ldr	r0, [pc, #312]	@ (800804c <_svfiprintf_r+0x1e4>)
 8007f12:	f7f8 f98d 	bl	8000230 <memchr>
 8007f16:	9a04      	ldr	r2, [sp, #16]
 8007f18:	b9d8      	cbnz	r0, 8007f52 <_svfiprintf_r+0xea>
 8007f1a:	06d0      	lsls	r0, r2, #27
 8007f1c:	bf44      	itt	mi
 8007f1e:	2320      	movmi	r3, #32
 8007f20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f24:	0711      	lsls	r1, r2, #28
 8007f26:	bf44      	itt	mi
 8007f28:	232b      	movmi	r3, #43	@ 0x2b
 8007f2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f2e:	f89a 3000 	ldrb.w	r3, [sl]
 8007f32:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f34:	d015      	beq.n	8007f62 <_svfiprintf_r+0xfa>
 8007f36:	9a07      	ldr	r2, [sp, #28]
 8007f38:	4654      	mov	r4, sl
 8007f3a:	2000      	movs	r0, #0
 8007f3c:	f04f 0c0a 	mov.w	ip, #10
 8007f40:	4621      	mov	r1, r4
 8007f42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f46:	3b30      	subs	r3, #48	@ 0x30
 8007f48:	2b09      	cmp	r3, #9
 8007f4a:	d94b      	bls.n	8007fe4 <_svfiprintf_r+0x17c>
 8007f4c:	b1b0      	cbz	r0, 8007f7c <_svfiprintf_r+0x114>
 8007f4e:	9207      	str	r2, [sp, #28]
 8007f50:	e014      	b.n	8007f7c <_svfiprintf_r+0x114>
 8007f52:	eba0 0308 	sub.w	r3, r0, r8
 8007f56:	fa09 f303 	lsl.w	r3, r9, r3
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	9304      	str	r3, [sp, #16]
 8007f5e:	46a2      	mov	sl, r4
 8007f60:	e7d2      	b.n	8007f08 <_svfiprintf_r+0xa0>
 8007f62:	9b03      	ldr	r3, [sp, #12]
 8007f64:	1d19      	adds	r1, r3, #4
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	9103      	str	r1, [sp, #12]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	bfbb      	ittet	lt
 8007f6e:	425b      	neglt	r3, r3
 8007f70:	f042 0202 	orrlt.w	r2, r2, #2
 8007f74:	9307      	strge	r3, [sp, #28]
 8007f76:	9307      	strlt	r3, [sp, #28]
 8007f78:	bfb8      	it	lt
 8007f7a:	9204      	strlt	r2, [sp, #16]
 8007f7c:	7823      	ldrb	r3, [r4, #0]
 8007f7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f80:	d10a      	bne.n	8007f98 <_svfiprintf_r+0x130>
 8007f82:	7863      	ldrb	r3, [r4, #1]
 8007f84:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f86:	d132      	bne.n	8007fee <_svfiprintf_r+0x186>
 8007f88:	9b03      	ldr	r3, [sp, #12]
 8007f8a:	1d1a      	adds	r2, r3, #4
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	9203      	str	r2, [sp, #12]
 8007f90:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f94:	3402      	adds	r4, #2
 8007f96:	9305      	str	r3, [sp, #20]
 8007f98:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800805c <_svfiprintf_r+0x1f4>
 8007f9c:	7821      	ldrb	r1, [r4, #0]
 8007f9e:	2203      	movs	r2, #3
 8007fa0:	4650      	mov	r0, sl
 8007fa2:	f7f8 f945 	bl	8000230 <memchr>
 8007fa6:	b138      	cbz	r0, 8007fb8 <_svfiprintf_r+0x150>
 8007fa8:	9b04      	ldr	r3, [sp, #16]
 8007faa:	eba0 000a 	sub.w	r0, r0, sl
 8007fae:	2240      	movs	r2, #64	@ 0x40
 8007fb0:	4082      	lsls	r2, r0
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	3401      	adds	r4, #1
 8007fb6:	9304      	str	r3, [sp, #16]
 8007fb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fbc:	4824      	ldr	r0, [pc, #144]	@ (8008050 <_svfiprintf_r+0x1e8>)
 8007fbe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007fc2:	2206      	movs	r2, #6
 8007fc4:	f7f8 f934 	bl	8000230 <memchr>
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	d036      	beq.n	800803a <_svfiprintf_r+0x1d2>
 8007fcc:	4b21      	ldr	r3, [pc, #132]	@ (8008054 <_svfiprintf_r+0x1ec>)
 8007fce:	bb1b      	cbnz	r3, 8008018 <_svfiprintf_r+0x1b0>
 8007fd0:	9b03      	ldr	r3, [sp, #12]
 8007fd2:	3307      	adds	r3, #7
 8007fd4:	f023 0307 	bic.w	r3, r3, #7
 8007fd8:	3308      	adds	r3, #8
 8007fda:	9303      	str	r3, [sp, #12]
 8007fdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fde:	4433      	add	r3, r6
 8007fe0:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fe2:	e76a      	b.n	8007eba <_svfiprintf_r+0x52>
 8007fe4:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fe8:	460c      	mov	r4, r1
 8007fea:	2001      	movs	r0, #1
 8007fec:	e7a8      	b.n	8007f40 <_svfiprintf_r+0xd8>
 8007fee:	2300      	movs	r3, #0
 8007ff0:	3401      	adds	r4, #1
 8007ff2:	9305      	str	r3, [sp, #20]
 8007ff4:	4619      	mov	r1, r3
 8007ff6:	f04f 0c0a 	mov.w	ip, #10
 8007ffa:	4620      	mov	r0, r4
 8007ffc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008000:	3a30      	subs	r2, #48	@ 0x30
 8008002:	2a09      	cmp	r2, #9
 8008004:	d903      	bls.n	800800e <_svfiprintf_r+0x1a6>
 8008006:	2b00      	cmp	r3, #0
 8008008:	d0c6      	beq.n	8007f98 <_svfiprintf_r+0x130>
 800800a:	9105      	str	r1, [sp, #20]
 800800c:	e7c4      	b.n	8007f98 <_svfiprintf_r+0x130>
 800800e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008012:	4604      	mov	r4, r0
 8008014:	2301      	movs	r3, #1
 8008016:	e7f0      	b.n	8007ffa <_svfiprintf_r+0x192>
 8008018:	ab03      	add	r3, sp, #12
 800801a:	9300      	str	r3, [sp, #0]
 800801c:	462a      	mov	r2, r5
 800801e:	4b0e      	ldr	r3, [pc, #56]	@ (8008058 <_svfiprintf_r+0x1f0>)
 8008020:	a904      	add	r1, sp, #16
 8008022:	4638      	mov	r0, r7
 8008024:	f3af 8000 	nop.w
 8008028:	1c42      	adds	r2, r0, #1
 800802a:	4606      	mov	r6, r0
 800802c:	d1d6      	bne.n	8007fdc <_svfiprintf_r+0x174>
 800802e:	89ab      	ldrh	r3, [r5, #12]
 8008030:	065b      	lsls	r3, r3, #25
 8008032:	f53f af2d 	bmi.w	8007e90 <_svfiprintf_r+0x28>
 8008036:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008038:	e72c      	b.n	8007e94 <_svfiprintf_r+0x2c>
 800803a:	ab03      	add	r3, sp, #12
 800803c:	9300      	str	r3, [sp, #0]
 800803e:	462a      	mov	r2, r5
 8008040:	4b05      	ldr	r3, [pc, #20]	@ (8008058 <_svfiprintf_r+0x1f0>)
 8008042:	a904      	add	r1, sp, #16
 8008044:	4638      	mov	r0, r7
 8008046:	f000 f879 	bl	800813c <_printf_i>
 800804a:	e7ed      	b.n	8008028 <_svfiprintf_r+0x1c0>
 800804c:	08008530 	.word	0x08008530
 8008050:	0800853a 	.word	0x0800853a
 8008054:	00000000 	.word	0x00000000
 8008058:	08007db1 	.word	0x08007db1
 800805c:	08008536 	.word	0x08008536

08008060 <_printf_common>:
 8008060:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008064:	4616      	mov	r6, r2
 8008066:	4698      	mov	r8, r3
 8008068:	688a      	ldr	r2, [r1, #8]
 800806a:	690b      	ldr	r3, [r1, #16]
 800806c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008070:	4293      	cmp	r3, r2
 8008072:	bfb8      	it	lt
 8008074:	4613      	movlt	r3, r2
 8008076:	6033      	str	r3, [r6, #0]
 8008078:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800807c:	4607      	mov	r7, r0
 800807e:	460c      	mov	r4, r1
 8008080:	b10a      	cbz	r2, 8008086 <_printf_common+0x26>
 8008082:	3301      	adds	r3, #1
 8008084:	6033      	str	r3, [r6, #0]
 8008086:	6823      	ldr	r3, [r4, #0]
 8008088:	0699      	lsls	r1, r3, #26
 800808a:	bf42      	ittt	mi
 800808c:	6833      	ldrmi	r3, [r6, #0]
 800808e:	3302      	addmi	r3, #2
 8008090:	6033      	strmi	r3, [r6, #0]
 8008092:	6825      	ldr	r5, [r4, #0]
 8008094:	f015 0506 	ands.w	r5, r5, #6
 8008098:	d106      	bne.n	80080a8 <_printf_common+0x48>
 800809a:	f104 0a19 	add.w	sl, r4, #25
 800809e:	68e3      	ldr	r3, [r4, #12]
 80080a0:	6832      	ldr	r2, [r6, #0]
 80080a2:	1a9b      	subs	r3, r3, r2
 80080a4:	42ab      	cmp	r3, r5
 80080a6:	dc26      	bgt.n	80080f6 <_printf_common+0x96>
 80080a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80080ac:	6822      	ldr	r2, [r4, #0]
 80080ae:	3b00      	subs	r3, #0
 80080b0:	bf18      	it	ne
 80080b2:	2301      	movne	r3, #1
 80080b4:	0692      	lsls	r2, r2, #26
 80080b6:	d42b      	bmi.n	8008110 <_printf_common+0xb0>
 80080b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80080bc:	4641      	mov	r1, r8
 80080be:	4638      	mov	r0, r7
 80080c0:	47c8      	blx	r9
 80080c2:	3001      	adds	r0, #1
 80080c4:	d01e      	beq.n	8008104 <_printf_common+0xa4>
 80080c6:	6823      	ldr	r3, [r4, #0]
 80080c8:	6922      	ldr	r2, [r4, #16]
 80080ca:	f003 0306 	and.w	r3, r3, #6
 80080ce:	2b04      	cmp	r3, #4
 80080d0:	bf02      	ittt	eq
 80080d2:	68e5      	ldreq	r5, [r4, #12]
 80080d4:	6833      	ldreq	r3, [r6, #0]
 80080d6:	1aed      	subeq	r5, r5, r3
 80080d8:	68a3      	ldr	r3, [r4, #8]
 80080da:	bf0c      	ite	eq
 80080dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80080e0:	2500      	movne	r5, #0
 80080e2:	4293      	cmp	r3, r2
 80080e4:	bfc4      	itt	gt
 80080e6:	1a9b      	subgt	r3, r3, r2
 80080e8:	18ed      	addgt	r5, r5, r3
 80080ea:	2600      	movs	r6, #0
 80080ec:	341a      	adds	r4, #26
 80080ee:	42b5      	cmp	r5, r6
 80080f0:	d11a      	bne.n	8008128 <_printf_common+0xc8>
 80080f2:	2000      	movs	r0, #0
 80080f4:	e008      	b.n	8008108 <_printf_common+0xa8>
 80080f6:	2301      	movs	r3, #1
 80080f8:	4652      	mov	r2, sl
 80080fa:	4641      	mov	r1, r8
 80080fc:	4638      	mov	r0, r7
 80080fe:	47c8      	blx	r9
 8008100:	3001      	adds	r0, #1
 8008102:	d103      	bne.n	800810c <_printf_common+0xac>
 8008104:	f04f 30ff 	mov.w	r0, #4294967295
 8008108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800810c:	3501      	adds	r5, #1
 800810e:	e7c6      	b.n	800809e <_printf_common+0x3e>
 8008110:	18e1      	adds	r1, r4, r3
 8008112:	1c5a      	adds	r2, r3, #1
 8008114:	2030      	movs	r0, #48	@ 0x30
 8008116:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800811a:	4422      	add	r2, r4
 800811c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008120:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008124:	3302      	adds	r3, #2
 8008126:	e7c7      	b.n	80080b8 <_printf_common+0x58>
 8008128:	2301      	movs	r3, #1
 800812a:	4622      	mov	r2, r4
 800812c:	4641      	mov	r1, r8
 800812e:	4638      	mov	r0, r7
 8008130:	47c8      	blx	r9
 8008132:	3001      	adds	r0, #1
 8008134:	d0e6      	beq.n	8008104 <_printf_common+0xa4>
 8008136:	3601      	adds	r6, #1
 8008138:	e7d9      	b.n	80080ee <_printf_common+0x8e>
	...

0800813c <_printf_i>:
 800813c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008140:	7e0f      	ldrb	r7, [r1, #24]
 8008142:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008144:	2f78      	cmp	r7, #120	@ 0x78
 8008146:	4691      	mov	r9, r2
 8008148:	4680      	mov	r8, r0
 800814a:	460c      	mov	r4, r1
 800814c:	469a      	mov	sl, r3
 800814e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008152:	d807      	bhi.n	8008164 <_printf_i+0x28>
 8008154:	2f62      	cmp	r7, #98	@ 0x62
 8008156:	d80a      	bhi.n	800816e <_printf_i+0x32>
 8008158:	2f00      	cmp	r7, #0
 800815a:	f000 80d1 	beq.w	8008300 <_printf_i+0x1c4>
 800815e:	2f58      	cmp	r7, #88	@ 0x58
 8008160:	f000 80b8 	beq.w	80082d4 <_printf_i+0x198>
 8008164:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008168:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800816c:	e03a      	b.n	80081e4 <_printf_i+0xa8>
 800816e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008172:	2b15      	cmp	r3, #21
 8008174:	d8f6      	bhi.n	8008164 <_printf_i+0x28>
 8008176:	a101      	add	r1, pc, #4	@ (adr r1, 800817c <_printf_i+0x40>)
 8008178:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800817c:	080081d5 	.word	0x080081d5
 8008180:	080081e9 	.word	0x080081e9
 8008184:	08008165 	.word	0x08008165
 8008188:	08008165 	.word	0x08008165
 800818c:	08008165 	.word	0x08008165
 8008190:	08008165 	.word	0x08008165
 8008194:	080081e9 	.word	0x080081e9
 8008198:	08008165 	.word	0x08008165
 800819c:	08008165 	.word	0x08008165
 80081a0:	08008165 	.word	0x08008165
 80081a4:	08008165 	.word	0x08008165
 80081a8:	080082e7 	.word	0x080082e7
 80081ac:	08008213 	.word	0x08008213
 80081b0:	080082a1 	.word	0x080082a1
 80081b4:	08008165 	.word	0x08008165
 80081b8:	08008165 	.word	0x08008165
 80081bc:	08008309 	.word	0x08008309
 80081c0:	08008165 	.word	0x08008165
 80081c4:	08008213 	.word	0x08008213
 80081c8:	08008165 	.word	0x08008165
 80081cc:	08008165 	.word	0x08008165
 80081d0:	080082a9 	.word	0x080082a9
 80081d4:	6833      	ldr	r3, [r6, #0]
 80081d6:	1d1a      	adds	r2, r3, #4
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	6032      	str	r2, [r6, #0]
 80081dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80081e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80081e4:	2301      	movs	r3, #1
 80081e6:	e09c      	b.n	8008322 <_printf_i+0x1e6>
 80081e8:	6833      	ldr	r3, [r6, #0]
 80081ea:	6820      	ldr	r0, [r4, #0]
 80081ec:	1d19      	adds	r1, r3, #4
 80081ee:	6031      	str	r1, [r6, #0]
 80081f0:	0606      	lsls	r6, r0, #24
 80081f2:	d501      	bpl.n	80081f8 <_printf_i+0xbc>
 80081f4:	681d      	ldr	r5, [r3, #0]
 80081f6:	e003      	b.n	8008200 <_printf_i+0xc4>
 80081f8:	0645      	lsls	r5, r0, #25
 80081fa:	d5fb      	bpl.n	80081f4 <_printf_i+0xb8>
 80081fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008200:	2d00      	cmp	r5, #0
 8008202:	da03      	bge.n	800820c <_printf_i+0xd0>
 8008204:	232d      	movs	r3, #45	@ 0x2d
 8008206:	426d      	negs	r5, r5
 8008208:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800820c:	4858      	ldr	r0, [pc, #352]	@ (8008370 <_printf_i+0x234>)
 800820e:	230a      	movs	r3, #10
 8008210:	e011      	b.n	8008236 <_printf_i+0xfa>
 8008212:	6821      	ldr	r1, [r4, #0]
 8008214:	6833      	ldr	r3, [r6, #0]
 8008216:	0608      	lsls	r0, r1, #24
 8008218:	f853 5b04 	ldr.w	r5, [r3], #4
 800821c:	d402      	bmi.n	8008224 <_printf_i+0xe8>
 800821e:	0649      	lsls	r1, r1, #25
 8008220:	bf48      	it	mi
 8008222:	b2ad      	uxthmi	r5, r5
 8008224:	2f6f      	cmp	r7, #111	@ 0x6f
 8008226:	4852      	ldr	r0, [pc, #328]	@ (8008370 <_printf_i+0x234>)
 8008228:	6033      	str	r3, [r6, #0]
 800822a:	bf14      	ite	ne
 800822c:	230a      	movne	r3, #10
 800822e:	2308      	moveq	r3, #8
 8008230:	2100      	movs	r1, #0
 8008232:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008236:	6866      	ldr	r6, [r4, #4]
 8008238:	60a6      	str	r6, [r4, #8]
 800823a:	2e00      	cmp	r6, #0
 800823c:	db05      	blt.n	800824a <_printf_i+0x10e>
 800823e:	6821      	ldr	r1, [r4, #0]
 8008240:	432e      	orrs	r6, r5
 8008242:	f021 0104 	bic.w	r1, r1, #4
 8008246:	6021      	str	r1, [r4, #0]
 8008248:	d04b      	beq.n	80082e2 <_printf_i+0x1a6>
 800824a:	4616      	mov	r6, r2
 800824c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008250:	fb03 5711 	mls	r7, r3, r1, r5
 8008254:	5dc7      	ldrb	r7, [r0, r7]
 8008256:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800825a:	462f      	mov	r7, r5
 800825c:	42bb      	cmp	r3, r7
 800825e:	460d      	mov	r5, r1
 8008260:	d9f4      	bls.n	800824c <_printf_i+0x110>
 8008262:	2b08      	cmp	r3, #8
 8008264:	d10b      	bne.n	800827e <_printf_i+0x142>
 8008266:	6823      	ldr	r3, [r4, #0]
 8008268:	07df      	lsls	r7, r3, #31
 800826a:	d508      	bpl.n	800827e <_printf_i+0x142>
 800826c:	6923      	ldr	r3, [r4, #16]
 800826e:	6861      	ldr	r1, [r4, #4]
 8008270:	4299      	cmp	r1, r3
 8008272:	bfde      	ittt	le
 8008274:	2330      	movle	r3, #48	@ 0x30
 8008276:	f806 3c01 	strble.w	r3, [r6, #-1]
 800827a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800827e:	1b92      	subs	r2, r2, r6
 8008280:	6122      	str	r2, [r4, #16]
 8008282:	f8cd a000 	str.w	sl, [sp]
 8008286:	464b      	mov	r3, r9
 8008288:	aa03      	add	r2, sp, #12
 800828a:	4621      	mov	r1, r4
 800828c:	4640      	mov	r0, r8
 800828e:	f7ff fee7 	bl	8008060 <_printf_common>
 8008292:	3001      	adds	r0, #1
 8008294:	d14a      	bne.n	800832c <_printf_i+0x1f0>
 8008296:	f04f 30ff 	mov.w	r0, #4294967295
 800829a:	b004      	add	sp, #16
 800829c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082a0:	6823      	ldr	r3, [r4, #0]
 80082a2:	f043 0320 	orr.w	r3, r3, #32
 80082a6:	6023      	str	r3, [r4, #0]
 80082a8:	4832      	ldr	r0, [pc, #200]	@ (8008374 <_printf_i+0x238>)
 80082aa:	2778      	movs	r7, #120	@ 0x78
 80082ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80082b0:	6823      	ldr	r3, [r4, #0]
 80082b2:	6831      	ldr	r1, [r6, #0]
 80082b4:	061f      	lsls	r7, r3, #24
 80082b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80082ba:	d402      	bmi.n	80082c2 <_printf_i+0x186>
 80082bc:	065f      	lsls	r7, r3, #25
 80082be:	bf48      	it	mi
 80082c0:	b2ad      	uxthmi	r5, r5
 80082c2:	6031      	str	r1, [r6, #0]
 80082c4:	07d9      	lsls	r1, r3, #31
 80082c6:	bf44      	itt	mi
 80082c8:	f043 0320 	orrmi.w	r3, r3, #32
 80082cc:	6023      	strmi	r3, [r4, #0]
 80082ce:	b11d      	cbz	r5, 80082d8 <_printf_i+0x19c>
 80082d0:	2310      	movs	r3, #16
 80082d2:	e7ad      	b.n	8008230 <_printf_i+0xf4>
 80082d4:	4826      	ldr	r0, [pc, #152]	@ (8008370 <_printf_i+0x234>)
 80082d6:	e7e9      	b.n	80082ac <_printf_i+0x170>
 80082d8:	6823      	ldr	r3, [r4, #0]
 80082da:	f023 0320 	bic.w	r3, r3, #32
 80082de:	6023      	str	r3, [r4, #0]
 80082e0:	e7f6      	b.n	80082d0 <_printf_i+0x194>
 80082e2:	4616      	mov	r6, r2
 80082e4:	e7bd      	b.n	8008262 <_printf_i+0x126>
 80082e6:	6833      	ldr	r3, [r6, #0]
 80082e8:	6825      	ldr	r5, [r4, #0]
 80082ea:	6961      	ldr	r1, [r4, #20]
 80082ec:	1d18      	adds	r0, r3, #4
 80082ee:	6030      	str	r0, [r6, #0]
 80082f0:	062e      	lsls	r6, r5, #24
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	d501      	bpl.n	80082fa <_printf_i+0x1be>
 80082f6:	6019      	str	r1, [r3, #0]
 80082f8:	e002      	b.n	8008300 <_printf_i+0x1c4>
 80082fa:	0668      	lsls	r0, r5, #25
 80082fc:	d5fb      	bpl.n	80082f6 <_printf_i+0x1ba>
 80082fe:	8019      	strh	r1, [r3, #0]
 8008300:	2300      	movs	r3, #0
 8008302:	6123      	str	r3, [r4, #16]
 8008304:	4616      	mov	r6, r2
 8008306:	e7bc      	b.n	8008282 <_printf_i+0x146>
 8008308:	6833      	ldr	r3, [r6, #0]
 800830a:	1d1a      	adds	r2, r3, #4
 800830c:	6032      	str	r2, [r6, #0]
 800830e:	681e      	ldr	r6, [r3, #0]
 8008310:	6862      	ldr	r2, [r4, #4]
 8008312:	2100      	movs	r1, #0
 8008314:	4630      	mov	r0, r6
 8008316:	f7f7 ff8b 	bl	8000230 <memchr>
 800831a:	b108      	cbz	r0, 8008320 <_printf_i+0x1e4>
 800831c:	1b80      	subs	r0, r0, r6
 800831e:	6060      	str	r0, [r4, #4]
 8008320:	6863      	ldr	r3, [r4, #4]
 8008322:	6123      	str	r3, [r4, #16]
 8008324:	2300      	movs	r3, #0
 8008326:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800832a:	e7aa      	b.n	8008282 <_printf_i+0x146>
 800832c:	6923      	ldr	r3, [r4, #16]
 800832e:	4632      	mov	r2, r6
 8008330:	4649      	mov	r1, r9
 8008332:	4640      	mov	r0, r8
 8008334:	47d0      	blx	sl
 8008336:	3001      	adds	r0, #1
 8008338:	d0ad      	beq.n	8008296 <_printf_i+0x15a>
 800833a:	6823      	ldr	r3, [r4, #0]
 800833c:	079b      	lsls	r3, r3, #30
 800833e:	d413      	bmi.n	8008368 <_printf_i+0x22c>
 8008340:	68e0      	ldr	r0, [r4, #12]
 8008342:	9b03      	ldr	r3, [sp, #12]
 8008344:	4298      	cmp	r0, r3
 8008346:	bfb8      	it	lt
 8008348:	4618      	movlt	r0, r3
 800834a:	e7a6      	b.n	800829a <_printf_i+0x15e>
 800834c:	2301      	movs	r3, #1
 800834e:	4632      	mov	r2, r6
 8008350:	4649      	mov	r1, r9
 8008352:	4640      	mov	r0, r8
 8008354:	47d0      	blx	sl
 8008356:	3001      	adds	r0, #1
 8008358:	d09d      	beq.n	8008296 <_printf_i+0x15a>
 800835a:	3501      	adds	r5, #1
 800835c:	68e3      	ldr	r3, [r4, #12]
 800835e:	9903      	ldr	r1, [sp, #12]
 8008360:	1a5b      	subs	r3, r3, r1
 8008362:	42ab      	cmp	r3, r5
 8008364:	dcf2      	bgt.n	800834c <_printf_i+0x210>
 8008366:	e7eb      	b.n	8008340 <_printf_i+0x204>
 8008368:	2500      	movs	r5, #0
 800836a:	f104 0619 	add.w	r6, r4, #25
 800836e:	e7f5      	b.n	800835c <_printf_i+0x220>
 8008370:	08008541 	.word	0x08008541
 8008374:	08008552 	.word	0x08008552

08008378 <memmove>:
 8008378:	4288      	cmp	r0, r1
 800837a:	b510      	push	{r4, lr}
 800837c:	eb01 0402 	add.w	r4, r1, r2
 8008380:	d902      	bls.n	8008388 <memmove+0x10>
 8008382:	4284      	cmp	r4, r0
 8008384:	4623      	mov	r3, r4
 8008386:	d807      	bhi.n	8008398 <memmove+0x20>
 8008388:	1e43      	subs	r3, r0, #1
 800838a:	42a1      	cmp	r1, r4
 800838c:	d008      	beq.n	80083a0 <memmove+0x28>
 800838e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008392:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008396:	e7f8      	b.n	800838a <memmove+0x12>
 8008398:	4402      	add	r2, r0
 800839a:	4601      	mov	r1, r0
 800839c:	428a      	cmp	r2, r1
 800839e:	d100      	bne.n	80083a2 <memmove+0x2a>
 80083a0:	bd10      	pop	{r4, pc}
 80083a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80083a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80083aa:	e7f7      	b.n	800839c <memmove+0x24>

080083ac <_sbrk_r>:
 80083ac:	b538      	push	{r3, r4, r5, lr}
 80083ae:	4d06      	ldr	r5, [pc, #24]	@ (80083c8 <_sbrk_r+0x1c>)
 80083b0:	2300      	movs	r3, #0
 80083b2:	4604      	mov	r4, r0
 80083b4:	4608      	mov	r0, r1
 80083b6:	602b      	str	r3, [r5, #0]
 80083b8:	f7f8 f8c6 	bl	8000548 <_sbrk>
 80083bc:	1c43      	adds	r3, r0, #1
 80083be:	d102      	bne.n	80083c6 <_sbrk_r+0x1a>
 80083c0:	682b      	ldr	r3, [r5, #0]
 80083c2:	b103      	cbz	r3, 80083c6 <_sbrk_r+0x1a>
 80083c4:	6023      	str	r3, [r4, #0]
 80083c6:	bd38      	pop	{r3, r4, r5, pc}
 80083c8:	20001d08 	.word	0x20001d08

080083cc <memcpy>:
 80083cc:	440a      	add	r2, r1
 80083ce:	4291      	cmp	r1, r2
 80083d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80083d4:	d100      	bne.n	80083d8 <memcpy+0xc>
 80083d6:	4770      	bx	lr
 80083d8:	b510      	push	{r4, lr}
 80083da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083e2:	4291      	cmp	r1, r2
 80083e4:	d1f9      	bne.n	80083da <memcpy+0xe>
 80083e6:	bd10      	pop	{r4, pc}

080083e8 <_realloc_r>:
 80083e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083ec:	4607      	mov	r7, r0
 80083ee:	4614      	mov	r4, r2
 80083f0:	460d      	mov	r5, r1
 80083f2:	b921      	cbnz	r1, 80083fe <_realloc_r+0x16>
 80083f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083f8:	4611      	mov	r1, r2
 80083fa:	f7ff bc4d 	b.w	8007c98 <_malloc_r>
 80083fe:	b92a      	cbnz	r2, 800840c <_realloc_r+0x24>
 8008400:	f7ff fbde 	bl	8007bc0 <_free_r>
 8008404:	4625      	mov	r5, r4
 8008406:	4628      	mov	r0, r5
 8008408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800840c:	f000 f81a 	bl	8008444 <_malloc_usable_size_r>
 8008410:	4284      	cmp	r4, r0
 8008412:	4606      	mov	r6, r0
 8008414:	d802      	bhi.n	800841c <_realloc_r+0x34>
 8008416:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800841a:	d8f4      	bhi.n	8008406 <_realloc_r+0x1e>
 800841c:	4621      	mov	r1, r4
 800841e:	4638      	mov	r0, r7
 8008420:	f7ff fc3a 	bl	8007c98 <_malloc_r>
 8008424:	4680      	mov	r8, r0
 8008426:	b908      	cbnz	r0, 800842c <_realloc_r+0x44>
 8008428:	4645      	mov	r5, r8
 800842a:	e7ec      	b.n	8008406 <_realloc_r+0x1e>
 800842c:	42b4      	cmp	r4, r6
 800842e:	4622      	mov	r2, r4
 8008430:	4629      	mov	r1, r5
 8008432:	bf28      	it	cs
 8008434:	4632      	movcs	r2, r6
 8008436:	f7ff ffc9 	bl	80083cc <memcpy>
 800843a:	4629      	mov	r1, r5
 800843c:	4638      	mov	r0, r7
 800843e:	f7ff fbbf 	bl	8007bc0 <_free_r>
 8008442:	e7f1      	b.n	8008428 <_realloc_r+0x40>

08008444 <_malloc_usable_size_r>:
 8008444:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008448:	1f18      	subs	r0, r3, #4
 800844a:	2b00      	cmp	r3, #0
 800844c:	bfbc      	itt	lt
 800844e:	580b      	ldrlt	r3, [r1, r0]
 8008450:	18c0      	addlt	r0, r0, r3
 8008452:	4770      	bx	lr

08008454 <_init>:
 8008454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008456:	bf00      	nop
 8008458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800845a:	bc08      	pop	{r3}
 800845c:	469e      	mov	lr, r3
 800845e:	4770      	bx	lr

08008460 <_fini>:
 8008460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008462:	bf00      	nop
 8008464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008466:	bc08      	pop	{r3}
 8008468:	469e      	mov	lr, r3
 800846a:	4770      	bx	lr
