<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Mips_1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decodificador_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decodificador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="decodificador_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decodificador_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="divisorCLK_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divisorCLK_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mips.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="mips.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mips.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mips.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mips.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mips.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mips.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mips.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mips.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="mips.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="mips.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="mips.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="mips.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="mips.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="mips.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="mips.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mips.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="mips.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mips_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mips_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mips_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mips_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="mips_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="mips_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="mips_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="mips_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="mips_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prog_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="prog_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="prog_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prog_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1664987948" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1664987948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664987948" xil_pn:in_ck="4570446493660962738" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1664987948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/JR_detect.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/alu.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/alu_control.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/alu_parcial.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/antirebote.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/barrel_shifter.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/control1.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/control_branch.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/control_prog.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/decodificador.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/divisorCLK.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/entrada.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/exten_signo_cero.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/general.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/lcd.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/md.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/md_io.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/mi.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/mips.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/mips_tb.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/mux32.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/mux32_4a1.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/mux5_4a1.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/pc.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/prog.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/reg.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/salida_par.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/shift_left.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/shift_left16.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/shift_left_j.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/suma_4.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/sumador32.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/uart_rx.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/uart_tx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1664988118" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1743505634199628323" xil_pn:start_ts="1664988118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664988118" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1538159558294788959" xil_pn:start_ts="1664988118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664987954" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4680085745256461019" xil_pn:start_ts="1664987954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1664987954" xil_pn:in_ck="4570446493660962738" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1664987954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/JR_detect.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/alu.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/alu_control.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/alu_parcial.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/antirebote.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/barrel_shifter.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/control1.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/control_branch.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/control_prog.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/decodificador.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/divisorCLK.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/entrada.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/exten_signo_cero.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/general.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/lcd.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/md.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/md_io.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/mi.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/mips.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/mips_tb.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/mux32.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/mux32_4a1.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/mux5_4a1.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/pc.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/prog.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/reg.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/salida_par.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/shift_left.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/shift_left16.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/shift_left_j.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/suma_4.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/sumador32.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/uart_rx.vhd"/>
      <outfile xil_pn:name="../VHDL/MIPS_2020/uart_tx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1664988121" xil_pn:in_ck="4570446493660962738" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="787375512559912697" xil_pn:start_ts="1664988118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="decodificador_beh.prj"/>
      <outfile xil_pn:name="decodificador_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1664988121" xil_pn:in_ck="-6291380263198068001" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5020150232806207174" xil_pn:start_ts="1664988121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="decodificador_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1664977553" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1664977553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664991822" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2554848325795106970" xil_pn:start_ts="1664991821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664991822" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4680085745256461019" xil_pn:start_ts="1664991822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664977553" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1664977553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664991822" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2074799071451258140" xil_pn:start_ts="1664991822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664977553" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1664977553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664991822" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3638102567902389467" xil_pn:start_ts="1664991822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664991913" xil_pn:in_ck="998776596157708403" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="810277368466169204" xil_pn:start_ts="1664991822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.lso"/>
      <outfile xil_pn:name="mips.ngc"/>
      <outfile xil_pn:name="mips.ngr"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.stx"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_tb_stx_beh.prj"/>
      <outfile xil_pn:name="mips_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1664992115" xil_pn:in_ck="9073271836829688440" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3547857065955293743" xil_pn:start_ts="1664992114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664992139" xil_pn:in_ck="2468103421916974295" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3629996699526266682" xil_pn:start_ts="1664992115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="mips.bld"/>
      <outfile xil_pn:name="mips.ngd"/>
      <outfile xil_pn:name="mips_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1664992212" xil_pn:in_ck="2468103421916974296" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1405206279585514545" xil_pn:start_ts="1664992139">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="mips.pcf"/>
      <outfile xil_pn:name="mips_map.map"/>
      <outfile xil_pn:name="mips_map.mrp"/>
      <outfile xil_pn:name="mips_map.ncd"/>
      <outfile xil_pn:name="mips_map.ngm"/>
      <outfile xil_pn:name="mips_map.xrpt"/>
      <outfile xil_pn:name="mips_summary.xml"/>
      <outfile xil_pn:name="mips_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1664992316" xil_pn:in_ck="-6097438355106494479" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1664992212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="mips.ncd"/>
      <outfile xil_pn:name="mips.pad"/>
      <outfile xil_pn:name="mips.par"/>
      <outfile xil_pn:name="mips.ptwx"/>
      <outfile xil_pn:name="mips.unroutes"/>
      <outfile xil_pn:name="mips.xpi"/>
      <outfile xil_pn:name="mips_pad.csv"/>
      <outfile xil_pn:name="mips_pad.txt"/>
      <outfile xil_pn:name="mips_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1664992371" xil_pn:in_ck="4785535742428" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="4970201210546912173" xil_pn:start_ts="1664992333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mips.bgn"/>
      <outfile xil_pn:name="mips.bin"/>
      <outfile xil_pn:name="mips.bit"/>
      <outfile xil_pn:name="mips.drc"/>
      <outfile xil_pn:name="mips.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1664992316" xil_pn:in_ck="2468103421916974164" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1664992302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="mips.twr"/>
      <outfile xil_pn:name="mips.twx"/>
    </transform>
  </transforms>

</generated_project>
