
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001344    0.000672    0.000672 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080695    0.131038    0.258566    0.259239 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.131039    0.000624    0.259863 v sign (out)
                                              0.259863   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.259863   data arrival time
---------------------------------------------------------------------------------------------
                                              0.109863   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001344    0.000672    0.000672 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.080695    0.131038    0.258566    0.259239 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.131038    0.000204    0.259443 v _127_/A (sg13g2_inv_8)
     1    0.054439    0.051927    0.063757    0.323199 ^ _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.051947    0.000835    0.324034 ^ signB (out)
                                              0.324034   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.324034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.174034   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001259    0.000629    0.000629 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003789    0.022495    0.152747    0.153377 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022495    0.000003    0.153380 v fanout78/A (sg13g2_buf_4)
     7    0.036224    0.040952    0.088703    0.242083 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.040952    0.000063    0.242146 v _192_/A (sg13g2_xnor2_1)
     1    0.003121    0.034195    0.065908    0.308054 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.034195    0.000014    0.308068 v _294_/D (sg13g2_dfrbpq_1)
                                              0.308068   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150652   clock uncertainty
                                  0.000000    0.150652   clock reconvergence pessimism
                                 -0.042776    0.107875   library hold time
                                              0.107875   data required time
---------------------------------------------------------------------------------------------
                                              0.107875   data required time
                                             -0.308068   data arrival time
---------------------------------------------------------------------------------------------
                                              0.200193   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001259    0.000629    0.000629 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.004103    0.029067    0.156979    0.157609 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029067    0.000004    0.157612 ^ fanout78/A (sg13g2_buf_4)
     7    0.037261    0.052146    0.106082    0.263694 ^ fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.052146    0.000081    0.263775 ^ _128_/A (sg13g2_inv_2)
     5    0.021709    0.044212    0.054651    0.318426 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044212    0.000012    0.318438 v _293_/D (sg13g2_dfrbpq_1)
                                              0.318438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001259    0.000629    0.000629 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150629   clock uncertainty
                                  0.000000    0.150629   clock reconvergence pessimism
                                 -0.045955    0.104675   library hold time
                                              0.104675   data required time
---------------------------------------------------------------------------------------------
                                              0.104675   data required time
                                             -0.318438   data arrival time
---------------------------------------------------------------------------------------------
                                              0.213763   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.003708    0.022263    0.152593    0.153269 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022263    0.000002    0.153271 v fanout55/A (sg13g2_buf_4)
     6    0.024833    0.032641    0.080699    0.233970 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.032641    0.000019    0.233989 v _213_/A (sg13g2_nand3_1)
     2    0.009134    0.052319    0.054298    0.288287 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.052319    0.000015    0.288302 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002043    0.029631    0.057532    0.345834 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029631    0.000004    0.345838 v _300_/D (sg13g2_dfrbpq_2)
                                              0.345838   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001344    0.000672    0.000672 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.150672   clock uncertainty
                                  0.000000    0.150672   clock reconvergence pessimism
                                 -0.041381    0.109291   library hold time
                                              0.109291   data required time
---------------------------------------------------------------------------------------------
                                              0.109291   data required time
                                             -0.345838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236547   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000023    0.170215 ^ fanout58/A (sg13g2_buf_4)
     7    0.038345    0.053632    0.115437    0.285652 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.053633    0.000342    0.285994 ^ _148_/B1 (sg13g2_a21oi_2)
     1    0.052594    0.089592    0.100368    0.386362 v _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.089620    0.000474    0.386836 v sine_out[16] (out)
                                              0.386836   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.386836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236836   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.003708    0.022263    0.152593    0.153269 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.022263    0.000002    0.153271 v fanout55/A (sg13g2_buf_4)
     6    0.024833    0.032641    0.080699    0.233970 v fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.032641    0.000021    0.233991 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003204    0.043444    0.087470    0.321461 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.043444    0.000003    0.321464 ^ _219_/A (sg13g2_inv_1)
     1    0.001874    0.017575    0.028553    0.350017 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017575    0.000003    0.350020 v _301_/D (sg13g2_dfrbpq_1)
                                              0.350020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001351    0.000676    0.000676 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150676   clock uncertainty
                                  0.000000    0.150676   clock reconvergence pessimism
                                 -0.037508    0.113168   library hold time
                                              0.113168   data required time
---------------------------------------------------------------------------------------------
                                              0.113168   data required time
                                             -0.350020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.236852   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000023    0.170215 ^ fanout58/A (sg13g2_buf_4)
     7    0.038345    0.053632    0.115437    0.285652 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.053633    0.000351    0.286003 ^ _160_/A (sg13g2_nor2_2)
     1    0.053381    0.092344    0.105147    0.391149 v _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.092373    0.000631    0.391780 v sine_out[19] (out)
                                              0.391780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.391780   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241780   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000023    0.170215 ^ fanout58/A (sg13g2_buf_4)
     7    0.038345    0.053632    0.115437    0.285652 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.053632    0.000132    0.285784 ^ _281_/A (sg13g2_nor2_2)
     1    0.056785    0.094649    0.108663    0.394448 v _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.094675    0.001333    0.395781 v sine_out[8] (out)
                                              0.395781   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.395781   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245781   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000064    0.258143 v _210_/B (sg13g2_xnor2_1)
     1    0.005152    0.045690    0.067848    0.325992 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.045690    0.000002    0.325993 v _211_/B (sg13g2_xnor2_1)
     1    0.001814    0.027179    0.054284    0.380278 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027179    0.000002    0.380280 v _299_/D (sg13g2_dfrbpq_1)
                                              0.380280   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150333   clock uncertainty
                                  0.000000    0.150333   clock reconvergence pessimism
                                 -0.040689    0.109643   library hold time
                                              0.109643   data required time
---------------------------------------------------------------------------------------------
                                              0.109643   data required time
                                             -0.380280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.270637   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003647    0.022088    0.152348    0.152924 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.022088    0.000001    0.152925 v fanout73/A (sg13g2_buf_4)
     8    0.039020    0.043097    0.090337    0.243261 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.043097    0.000092    0.243353 v _195_/A (sg13g2_xor2_1)
     2    0.008519    0.043716    0.086044    0.329397 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043716    0.000008    0.329405 v _196_/B (sg13g2_xor2_1)
     1    0.001904    0.025049    0.052501    0.381906 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025049    0.000003    0.381909 v _295_/D (sg13g2_dfrbpq_1)
                                              0.381909   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150576   clock uncertainty
                                  0.000000    0.150576   clock reconvergence pessimism
                                 -0.039914    0.110662   library hold time
                                              0.110662   data required time
---------------------------------------------------------------------------------------------
                                              0.110662   data required time
                                             -0.381909   data arrival time
---------------------------------------------------------------------------------------------
                                              0.271247   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000059    0.239441 v _199_/A (sg13g2_xnor2_1)
     2    0.008777    0.065314    0.092106    0.331547 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065314    0.000012    0.331559 v _200_/B (sg13g2_xor2_1)
     1    0.001904    0.024721    0.060775    0.392333 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024721    0.000003    0.392336 v _296_/D (sg13g2_dfrbpq_1)
                                              0.392336   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150543   clock uncertainty
                                  0.000000    0.150543   clock reconvergence pessimism
                                 -0.039824    0.110719   library hold time
                                              0.110719   data required time
---------------------------------------------------------------------------------------------
                                              0.110719   data required time
                                             -0.392336   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281617   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001086    0.000543    0.000543 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002624    0.019156    0.149813    0.150356 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019156    0.000000    0.150357 v fanout71/A (sg13g2_buf_2)
     5    0.021677    0.044793    0.089026    0.239382 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.044793    0.000055    0.239437 v _198_/A (sg13g2_nand2_1)
     1    0.003394    0.029356    0.037397    0.276835 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.029356    0.000001    0.276836 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.009162    0.064165    0.068896    0.345732 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.064165    0.000031    0.345763 v _204_/B (sg13g2_xor2_1)
     1    0.001591    0.023904    0.058902    0.404665 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023904    0.000000    0.404666 v _297_/D (sg13g2_dfrbpq_1)
                                              0.404666   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150411   clock uncertainty
                                  0.000000    0.150411   clock reconvergence pessimism
                                 -0.039620    0.110791   library hold time
                                              0.110791   data required time
---------------------------------------------------------------------------------------------
                                              0.110791   data required time
                                             -0.404666   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293876   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000023    0.170215 ^ fanout58/A (sg13g2_buf_4)
     7    0.038345    0.053632    0.115437    0.285652 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.053632    0.000298    0.285950 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.052994    0.170837    0.163890    0.449840 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.170840    0.000554    0.450394 v sine_out[17] (out)
                                              0.450394   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.450394   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300394   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005768    0.027151    0.157320    0.157679 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027151    0.000017    0.157696 v fanout64/A (sg13g2_buf_1)
     4    0.017179    0.061345    0.096245    0.253941 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.061345    0.000052    0.253992 v _206_/A (sg13g2_xnor2_1)
     2    0.009078    0.066947    0.100136    0.354129 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.066947    0.000003    0.354132 v _208_/A (sg13g2_xor2_1)
     1    0.001740    0.024371    0.065559    0.419691 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024371    0.000002    0.419692 v _298_/D (sg13g2_dfrbpq_1)
                                              0.419692   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150359   clock uncertainty
                                  0.000000    0.150359   clock reconvergence pessimism
                                 -0.039790    0.110569   library hold time
                                              0.110569   data required time
---------------------------------------------------------------------------------------------
                                              0.110569   data required time
                                             -0.419692   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309123   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048538    0.000552    0.281646 ^ _143_/A (sg13g2_nor2_2)
     2    0.011253    0.034029    0.048565    0.330212 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.034029    0.000008    0.330220 v _147_/A (sg13g2_nand2_2)
     2    0.011776    0.036465    0.040820    0.371040 ^ _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.036465    0.000000    0.371040 ^ _275_/B (sg13g2_nor2_2)
     1    0.052452    0.087340    0.090311    0.461352 v _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.087343    0.000445    0.461797 v sine_out[3] (out)
                                              0.461797   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.461797   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311797   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000194    0.258273 v fanout57/A (sg13g2_buf_1)
     4    0.014493    0.054195    0.096190    0.354463 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.054195    0.000009    0.354473 v _180_/A (sg13g2_nand2_2)
     1    0.052998    0.116583    0.114558    0.469031 ^ _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.116587    0.000546    0.469577 ^ sine_out[28] (out)
                                              0.469577   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469577   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319577   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048538    0.000552    0.281646 ^ _143_/A (sg13g2_nor2_2)
     2    0.011253    0.034029    0.048565    0.330212 v _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.034029    0.000007    0.330219 v _144_/B (sg13g2_nand2_2)
     2    0.011846    0.039630    0.045844    0.376064 ^ _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.039630    0.000005    0.376068 ^ _212_/B (sg13g2_nor2_2)
     2    0.058026    0.096164    0.098591    0.474659 v _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.096168    0.000515    0.475174 v sine_out[2] (out)
                                              0.475174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.475174   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325174   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000160    0.365348 v _172_/A (sg13g2_nand2_2)
     1    0.053249    0.116760    0.112975    0.478323 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.116764    0.000608    0.478932 ^ sine_out[25] (out)
                                              0.478932   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.478932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328932   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000171    0.365360 v _170_/A (sg13g2_nand2_2)
     1    0.053322    0.116905    0.113069    0.478428 ^ _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.116910    0.000623    0.479051 ^ sine_out[24] (out)
                                              0.479051   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.479051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329051   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000027    0.365215 v _175_/A (sg13g2_nand2_2)
     1    0.053579    0.117413    0.113408    0.478623 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.117418    0.000661    0.479284 ^ sine_out[26] (out)
                                              0.479284   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.479284   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329284   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048537    0.000538    0.281632 ^ _130_/B (sg13g2_nor2_1)
     2    0.009277    0.040043    0.052745    0.334377 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040043    0.000005    0.334382 v _284_/A (sg13g2_and2_2)
     1    0.054449    0.093741    0.152691    0.487074 v _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.093747    0.000838    0.487912 v sine_out[12] (out)
                                              0.487912   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.487912   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337912   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048537    0.000538    0.281632 ^ _130_/B (sg13g2_nor2_1)
     2    0.009277    0.040043    0.052745    0.334377 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040043    0.000016    0.334394 v _136_/B (sg13g2_nand2b_2)
     4    0.024250    0.060216    0.062298    0.396692 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060216    0.000025    0.396716 ^ _276_/A (sg13g2_nor2_2)
     1    0.052778    0.094457    0.108486    0.505203 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.094489    0.000512    0.505714 v sine_out[4] (out)
                                              0.505714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505714   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355714   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048537    0.000538    0.281632 ^ _130_/B (sg13g2_nor2_1)
     2    0.009277    0.040043    0.052745    0.334377 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040043    0.000016    0.334394 v _136_/B (sg13g2_nand2b_2)
     4    0.024250    0.060216    0.062298    0.396692 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060216    0.000071    0.396762 ^ _279_/A (sg13g2_nor2_2)
     1    0.052952    0.093424    0.108668    0.505430 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.093426    0.000546    0.505977 v sine_out[7] (out)
                                              0.505977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.505977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355977   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048537    0.000538    0.281632 ^ _130_/B (sg13g2_nor2_1)
     2    0.009277    0.040043    0.052745    0.334377 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040043    0.000016    0.334394 v _136_/B (sg13g2_nand2b_2)
     4    0.024250    0.060216    0.062298    0.396692 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060216    0.000077    0.396769 ^ _278_/A (sg13g2_nor2_2)
     1    0.053254    0.095200    0.108983    0.505752 v _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.095206    0.000608    0.506361 v sine_out[6] (out)
                                              0.506361   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.506361   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356361   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048537    0.000538    0.281632 ^ _130_/B (sg13g2_nor2_1)
     2    0.009277    0.040043    0.052745    0.334377 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040043    0.000016    0.334394 v _136_/B (sg13g2_nand2b_2)
     4    0.024250    0.060216    0.062298    0.396692 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.060216    0.000079    0.396771 ^ _277_/A (sg13g2_nor2_2)
     1    0.053509    0.095584    0.109250    0.506021 v _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.095591    0.000660    0.506681 v sine_out[5] (out)
                                              0.506681   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.506681   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356681   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000023    0.163128 v fanout59/A (sg13g2_buf_4)
     8    0.032568    0.038535    0.091284    0.254413 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.038543    0.000545    0.254957 v _143_/A (sg13g2_nor2_2)
     2    0.011916    0.067899    0.078836    0.333794 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.067899    0.000008    0.333802 ^ _147_/A (sg13g2_nand2_2)
     2    0.011004    0.052860    0.065803    0.399605 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.052860    0.000000    0.399606 v _149_/B (sg13g2_nand2_2)
     1    0.054142    0.122112    0.119168    0.518773 ^ _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.122119    0.000790    0.519564 ^ sine_out[15] (out)
                                              0.519564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.519564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369564   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000092    0.365280 v _165_/B1 (sg13g2_a21oi_2)
     1    0.052585    0.170880    0.154684    0.519964 ^ _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.170882    0.000472    0.520435 ^ sine_out[22] (out)
                                              0.520435   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.520435   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370435   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000108    0.365296 v _162_/B1 (sg13g2_a21oi_2)
     1    0.053424    0.173401    0.156364    0.521661 ^ _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.173404    0.000633    0.522294 ^ sine_out[20] (out)
                                              0.522294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.522294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372294   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000011    0.365199 v _164_/B1 (sg13g2_a21oi_2)
     1    0.053662    0.174119    0.156836    0.522036 ^ _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.174123    0.000688    0.522723 ^ sine_out[21] (out)
                                              0.522723   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.522723   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372723   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000023    0.163128 v fanout59/A (sg13g2_buf_4)
     8    0.032568    0.038535    0.091284    0.254413 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.038543    0.000545    0.254957 v _143_/A (sg13g2_nor2_2)
     2    0.011916    0.067899    0.078836    0.333794 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.067899    0.000008    0.333801 ^ _144_/B (sg13g2_nand2_2)
     2    0.011074    0.049258    0.072339    0.406140 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.049258    0.000003    0.406143 v _145_/B (sg13g2_nand2_2)
     1    0.053991    0.121496    0.116966    0.523109 ^ _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.121503    0.000758    0.523867 ^ sine_out[14] (out)
                                              0.523867   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.523867   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373867   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000209    0.258288 v fanout56/A (sg13g2_buf_4)
     8    0.048575    0.050751    0.106900    0.365188 v fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.050751    0.000010    0.365198 v _157_/B1 (sg13g2_a21oi_2)
     1    0.054232    0.175834    0.157974    0.523172 ^ _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.175839    0.000806    0.523979 ^ sine_out[18] (out)
                                              0.523979   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.523979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373979   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000023    0.170215 ^ fanout58/A (sg13g2_buf_4)
     7    0.038345    0.053632    0.115437    0.285652 ^ fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.053632    0.000214    0.285866 ^ fanout56/A (sg13g2_buf_4)
     8    0.050171    0.065087    0.129959    0.415825 ^ fanout56/X (sg13g2_buf_4)
                                                         net56 (net)
                      0.065087    0.000189    0.416014 ^ _167_/A (sg13g2_nor2_2)
     1    0.053713    0.095640    0.112404    0.528419 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.095644    0.000698    0.529117 v sine_out[23] (out)
                                              0.529117   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.529117   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379117   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003961    0.028522    0.156514    0.157090 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028522    0.000001    0.157092 ^ fanout73/A (sg13g2_buf_4)
     8    0.040479    0.055228    0.108312    0.265404 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.055228    0.000283    0.265687 ^ _126_/A (sg13g2_inv_2)
     3    0.014925    0.034057    0.045844    0.311531 v _126_/Y (sg13g2_inv_2)
                                                         _099_ (net)
                      0.034057    0.000043    0.311574 v _161_/B (sg13g2_nand2_2)
     3    0.018955    0.051906    0.056639    0.368213 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.051906    0.000014    0.368227 ^ _280_/A2 (sg13g2_a21oi_2)
     1    0.055035    0.115541    0.170221    0.538448 v _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.115548    0.000967    0.539415 v sine_out[9] (out)
                                              0.539415   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.539415   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389415   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008637    0.044876    0.169859    0.170192 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.044876    0.000025    0.170217 ^ fanout59/A (sg13g2_buf_4)
     8    0.032926    0.048532    0.110878    0.281095 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.048536    0.000506    0.281600 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.054556    0.313997    0.270815    0.552415 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.314000    0.000854    0.553269 v sine_out[1] (out)
                                              0.553269   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.553269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403269   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001259    0.000629    0.000629 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003789    0.022495    0.152747    0.153377 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022495    0.000003    0.153380 v fanout78/A (sg13g2_buf_4)
     7    0.036224    0.040952    0.088703    0.242083 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.040952    0.000079    0.242162 v _128_/A (sg13g2_inv_2)
     5    0.021911    0.053769    0.056143    0.298306 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.053770    0.000161    0.298467 ^ _138_/A (sg13g2_nor2_2)
     2    0.012632    0.035823    0.052839    0.351306 v _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.035823    0.000047    0.351353 v _139_/A2 (sg13g2_a21oi_2)
     1    0.052805    0.178352    0.210090    0.561443 ^ _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.178354    0.000516    0.561959 ^ sine_out[13] (out)
                                              0.561959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.561959   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411959   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045181    0.000293    0.364829 v _282_/A1 (sg13g2_a21oi_2)
     1    0.053004    0.178932    0.207189    0.572018 ^ _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.178935    0.000555    0.572573 ^ sine_out[10] (out)
                                              0.572573   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.572573   data arrival time
---------------------------------------------------------------------------------------------
                                              0.422573   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000822    0.000411    0.000411 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003429    0.020859    0.151652    0.152063 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020859    0.000012    0.152075 v fanout69/A (sg13g2_buf_1)
     4    0.019332    0.067830    0.098758    0.250833 v fanout69/X (sg13g2_buf_1)
                                                         net69 (net)
                      0.067830    0.000159    0.250992 v fanout65/A (sg13g2_buf_4)
     8    0.040441    0.045180    0.113544    0.364536 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.045180    0.000090    0.364626 v _283_/A1 (sg13g2_a21oi_2)
     1    0.053948    0.181692    0.209800    0.574427 ^ _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.181696    0.000750    0.575177 ^ sine_out[11] (out)
                                              0.575177   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.575177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425177   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000665    0.000333    0.000333 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.008009    0.033489    0.162772    0.163105 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.033489    0.000022    0.163127 v fanout58/A (sg13g2_buf_4)
     7    0.037675    0.042336    0.094953    0.258080 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.042336    0.000194    0.258273 v fanout57/A (sg13g2_buf_1)
     4    0.014493    0.054195    0.096190    0.354463 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.054195    0.000002    0.354465 v _176_/B1 (sg13g2_o21ai_1)
     1    0.052719    0.261273    0.222085    0.576550 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.261274    0.000496    0.577047 ^ sine_out[27] (out)
                                              0.577047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.577047   data arrival time
---------------------------------------------------------------------------------------------
                                              0.427047   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005768    0.027151    0.157320    0.157679 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027151    0.000017    0.157696 v fanout64/A (sg13g2_buf_1)
     4    0.017179    0.061345    0.096245    0.253941 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.061345    0.000027    0.253968 v fanout63/A (sg13g2_buf_1)
     4    0.012987    0.049336    0.100614    0.354582 v fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.049336    0.000025    0.354607 v _181_/A (sg13g2_and2_2)
     4    0.018610    0.042715    0.109536    0.464143 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.042715    0.000027    0.464170 v _184_/B1 (sg13g2_a21oi_2)
     1    0.052409    0.169978    0.150343    0.614513 ^ _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.169979    0.000436    0.614949 ^ sine_out[29] (out)
                                              0.614949   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.614949   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464949   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005768    0.027151    0.157320    0.157679 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027151    0.000017    0.157696 v fanout64/A (sg13g2_buf_1)
     4    0.017179    0.061345    0.096245    0.253941 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.061345    0.000027    0.253968 v fanout63/A (sg13g2_buf_1)
     4    0.012987    0.049336    0.100614    0.354582 v fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.049336    0.000025    0.354607 v _181_/A (sg13g2_and2_2)
     4    0.018610    0.042715    0.109536    0.464143 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.042715    0.000027    0.464171 v _186_/B1 (sg13g2_a21oi_2)
     1    0.052554    0.170416    0.150633    0.614804 ^ _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.170418    0.000465    0.615269 ^ sine_out[30] (out)
                                              0.615269   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.615269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.465269   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005885    0.034636    0.161891    0.162250 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034636    0.000021    0.162272 ^ fanout61/A (sg13g2_buf_1)
     4    0.017543    0.079107    0.104985    0.267257 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.079107    0.000159    0.267416 ^ _231_/B1 (sg13g2_a21oi_1)
     1    0.003293    0.029766    0.045593    0.313009 v _231_/Y (sg13g2_a21oi_1)
                                                         _056_ (net)
                      0.029766    0.000002    0.313011 v _232_/B1 (sg13g2_o21ai_1)
     1    0.004122    0.032568    0.040825    0.353836 ^ _232_/Y (sg13g2_o21ai_1)
                                                         _057_ (net)
                      0.032568    0.000014    0.353850 ^ _256_/A1 (sg13g2_a22oi_1)
     1    0.056360    0.323734    0.281639    0.635489 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.323740    0.001239    0.636727 v sine_out[0] (out)
                                              0.636727   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.636727   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486727   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001152    0.000576    0.000576 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.003961    0.028522    0.156514    0.157090 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.028522    0.000001    0.157092 ^ fanout73/A (sg13g2_buf_4)
     8    0.040479    0.055228    0.108312    0.265404 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.055228    0.000225    0.265630 ^ fanout72/A (sg13g2_buf_4)
     8    0.035073    0.050855    0.118368    0.383997 ^ fanout72/X (sg13g2_buf_4)
                                                         net72 (net)
                      0.050855    0.000220    0.384218 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.053739    0.311082    0.281331    0.665549 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.311085    0.000703    0.666252 v sine_out[31] (out)
                                              0.666252   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666252   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516253   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038442    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000718    0.000359    0.000359 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005768    0.027151    0.157320    0.157679 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.027151    0.000017    0.157696 v fanout64/A (sg13g2_buf_1)
     4    0.017179    0.061345    0.096245    0.253941 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.061345    0.000027    0.253968 v fanout63/A (sg13g2_buf_1)
     4    0.012987    0.049336    0.100614    0.354582 v fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.049336    0.000025    0.354607 v _181_/A (sg13g2_and2_2)
     4    0.018610    0.042715    0.109536    0.464143 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.042715    0.000013    0.464157 v _189_/B1 (sg13g2_o21ai_1)
     1    0.053145    0.263130    0.216883    0.681040 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.263132    0.000582    0.681622 ^ sine_out[32] (out)
                                              0.681622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.681622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.531622   slack (MET)



