var g_data = {"19":{"st":"inst","pa":0,"n":"/top/HDL_DUT_U/abv_timer_module","l":"Verilog","sn":155,"ln":62,"du":{"n":"work.abv_timer","s":14,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"HDL_DUT_U","s":17,"b":1},{"n":"abv_timer_module","s":19,"z":1}],"loc":{"cp":50.00,"data":{"d":[12,6,1],"a":[20,10,1]}}},"17":{"st":"inst","pa":0,"n":"/top/HDL_DUT_U","l":"VHDL","sn":155,"ln":43,"du":{"n":"work.timer(rtl)","s":13,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"HDL_DUT_U","s":17,"z":1}],"children":[{"n":"abv_timer_module","id":19,"zf":1,"tc":50.00,"d":50.00,"a":50.00}],"rec":{"cp":39.90,"data":{"s":[58,34],"b":[44,18],"fc":[13,0],"d":[12,6],"a":[20,10]}},"loc":{"cp":33.17,"data":{"s":[58,34,1],"b":[44,18,1],"fc":[13,0,1]}}},"15":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":155,"ln":0,"du":{"n":"work.top","s":11,"b":0},"bc":[{"n":"top","s":15,"z":1}],"children":[{"n":"HDL_DUT_U","id":17,"zf":1,"tc":39.90,"s":58.62,"b":40.90,"fc":0.00,"d":50.00,"a":50.00}],"rec":{"cp":39.90,"data":{"s":[58,34],"b":[44,18],"fc":[13,0],"d":[12,6],"a":[20,10]}}},"22":{"st":"inst","pa":0,"n":"/sv_timer_t_agent_pkg","l":"SystemVerilog","sn":117,"ln":0,"du":{"n":"work.sv_timer_t_agent_pkg","s":5,"b":1},"bc":[{"n":"sv_timer_t_agent_pkg","s":22,"z":1}],"loc":{"cp":63.19,"data":{"gb":[82,39,1],"cvpc":[12,1],"g":[1,63.19,1]}}},"14":{"st":"du","pa":0,"n":"work.abv_timer","l":"Verilog","sn":157,"ln":5,"one_inst":19,"loc":{"cp":50.00,"data":{"d":[12,6,1],"a":[20,10,1]}}},"5":{"st":"du","pa":0,"n":"work.sv_timer_t_agent_pkg","l":"SystemVerilog","sn":117,"ln":1,"one_inst":22,"loc":{"cp":63.19,"data":{"gb":[82,39,1],"cvpc":[12,1],"g":[1,63.19,1]}}},"13":{"st":"du","pa":0,"n":"work.timer(rtl)","l":"VHDL","sn":156,"ln":24,"one_inst":17,"loc":{"cp":33.17,"data":{"s":[58,34,1],"b":[44,18,1],"fc":[13,0,1]}}}};
processSummaryData(g_data);