{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1545152203685 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "printer 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"printer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1545152203750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545152203869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545152203869 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1545152205175 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1545152205231 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1545152205705 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "112 190 " "No exact pin location assignment(s) for 112 pins of 190 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1545152207167 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 378 14046 14942 0 0 ""}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1545152207223 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1545152207223 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1545152252895 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 13 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 13 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1545152258395 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1545152258395 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:05 " "Fitter periphery placement operations ending: elapsed time is 00:00:05" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545152258396 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545152280321 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1545152280321 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545152280321 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545152280321 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545152280321 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1545152280321 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1545152280321 ""}
{ "Info" "ISTA_SDC_FOUND" "printer.SDC " "Reading SDC File: 'printer.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1545152280529 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1545152280532 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1545152280533 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/github/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'd:/github/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1545152280611 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_jtag_interface.sdc 14 *altera_jtag_src_crosser:*\|sink_data_buffer* register " "Ignored filter at altera_avalon_st_jtag_interface.sdc(14): *altera_jtag_src_crosser:*\|sink_data_buffer* could not be matched with a register" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545152280617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_jtag_interface.sdc 14 *altera_jtag_src_crosser:*\|src_data* register " "Ignored filter at altera_avalon_st_jtag_interface.sdc(14): *altera_jtag_src_crosser:*\|src_data* could not be matched with a register" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545152280621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_avalon_st_jtag_interface.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at altera_avalon_st_jtag_interface.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *altera_jtag_src_crosser:*\|sink_data_buffer*\] -to \[get_registers *altera_jtag_src_crosser:*\|src_data*\] " "set_false_path -from \[get_registers *altera_jtag_src_crosser:*\|sink_data_buffer*\] -to \[get_registers *altera_jtag_src_crosser:*\|src_data*\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152280623 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152280623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_avalon_st_jtag_interface.sdc 14 Argument <to> is an empty collection " "Ignored set_false_path at altera_avalon_st_jtag_interface.sdc(14): Argument <to> is an empty collection" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152280623 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/github/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/github/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1545152280662 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/github/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'd:/github/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1545152280674 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1545152280688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545152281991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152281992 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152281992 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545152282000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282000 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282000 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/github/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'd:/github/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1545152282026 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545152282027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282028 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282028 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545152282029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282029 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282030 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545152282030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282030 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282031 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545152282031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282031 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 8 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(8): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545152282032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282032 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282033 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282033 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545152282033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282034 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282034 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545152282035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282035 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545152282035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545152282036 ""}  } { { "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545152282036 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1545152282132 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1545152282132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1545152282317 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1545152282318 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1545152282358 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1545152282358 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1545152282372 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545152282393 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1545152282393 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545152282959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1545152282961 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1545152282966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545152282969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545152282978 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1545152282984 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1545152282984 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1545152282987 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1545152282991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1545152282995 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1545152282995 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:20 " "Fitter preparation operations ending: elapsed time is 00:01:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545152285169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1545152308550 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1545152314742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:54 " "Fitter placement preparation operations ending: elapsed time is 00:00:54" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545152364181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1545152427784 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1545152440397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:16 " "Fitter placement operations ending: elapsed time is 00:01:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545152440397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1545152468028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1545152505451 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1545152505451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1545152511010 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1545152511010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545152511017 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.27 " "Total time spent on timing analysis during the Fitter is 12.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1545152523444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545152524142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545152531189 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545152531192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545152543655 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:01 " "Fitter post-fit operations ending: elapsed time is 00:01:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545152584735 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1545152587529 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "73 " "Following 73 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 217 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 218 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 219 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 220 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 221 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 222 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 223 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 224 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 225 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 226 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 227 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 228 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 229 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 230 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 231 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 232 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 365 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 369 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 381 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDIO a permanently disabled " "Pin HPS_ENET_MDIO has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 383 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 387 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SCLK a permanently disabled " "Pin HPS_I2C0_SCLK has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 388 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SDAT a permanently disabled " "Pin HPS_I2C0_SDAT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 389 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 390 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 391 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 392 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 393 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 394 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 400 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 307 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 308 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 309 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 310 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 311 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 312 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 313 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 314 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[0\] a permanently disabled " "Pin gpio0GPIO\[0\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[0] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[0\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 329 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[1\] a permanently disabled " "Pin gpio0GPIO\[1\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[1] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[1\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 330 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[2\] a permanently disabled " "Pin gpio0GPIO\[2\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[2] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[2\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 331 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[3\] a permanently disabled " "Pin gpio0GPIO\[3\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[3] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[3\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 332 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[4\] a permanently disabled " "Pin gpio0GPIO\[4\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[4] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[4\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 333 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[5\] a permanently disabled " "Pin gpio0GPIO\[5\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[5] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[5\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 334 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[6\] a permanently disabled " "Pin gpio0GPIO\[6\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[6] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[6\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 335 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[7\] a permanently disabled " "Pin gpio0GPIO\[7\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[7] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[7\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 336 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[8\] a permanently disabled " "Pin gpio0GPIO\[8\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[8] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[8\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 337 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[9\] a permanently disabled " "Pin gpio0GPIO\[9\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[9] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[9\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 338 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[10\] a permanently disabled " "Pin gpio0GPIO\[10\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[10] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[10\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 339 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[11\] a permanently disabled " "Pin gpio0GPIO\[11\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[11] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[11\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 340 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[12\] a permanently disabled " "Pin gpio0GPIO\[12\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[12] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[12\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 341 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[13\] a permanently disabled " "Pin gpio0GPIO\[13\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[13] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[13\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 342 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[14\] a permanently disabled " "Pin gpio0GPIO\[14\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[14] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[14\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 343 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[15\] a permanently disabled " "Pin gpio0GPIO\[15\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[15] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[15\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 344 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[16\] a permanently disabled " "Pin gpio0GPIO\[16\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[16] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[16\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 345 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[17\] a permanently disabled " "Pin gpio0GPIO\[17\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[17] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[17\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 346 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[18\] a permanently disabled " "Pin gpio0GPIO\[18\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[18] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[18\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 347 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[19\] a permanently disabled " "Pin gpio0GPIO\[19\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[19] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[19\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 348 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[20\] a permanently disabled " "Pin gpio0GPIO\[20\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[20] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[20\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 349 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[21\] a permanently disabled " "Pin gpio0GPIO\[21\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[21] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[21\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 350 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[22\] a permanently disabled " "Pin gpio0GPIO\[22\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[22] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[22\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 351 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[23\] a permanently disabled " "Pin gpio0GPIO\[23\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[23] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[23\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 352 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[24\] a permanently disabled " "Pin gpio0GPIO\[24\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[24] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[24\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 353 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[25\] a permanently disabled " "Pin gpio0GPIO\[25\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[25] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[25\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 354 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[26\] a permanently disabled " "Pin gpio0GPIO\[26\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[26] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[26\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 355 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[27\] a permanently disabled " "Pin gpio0GPIO\[27\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[27] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[27\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 356 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[28\] a permanently disabled " "Pin gpio0GPIO\[28\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[28] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[28\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 357 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[29\] a permanently disabled " "Pin gpio0GPIO\[29\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[29] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[29\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 358 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[30\] a permanently disabled " "Pin gpio0GPIO\[30\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[30] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[30\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 359 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[31\] a permanently disabled " "Pin gpio0GPIO\[31\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[31] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[31\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 360 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[32\] a permanently disabled " "Pin gpio0GPIO\[32\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[32] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[32\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 361 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[33\] a permanently disabled " "Pin gpio0GPIO\[33\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[33] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[33\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 362 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[34\] a permanently disabled " "Pin gpio0GPIO\[34\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[34] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[34\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 363 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0GPIO\[35\] a permanently disabled " "Pin gpio0GPIO\[35\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio0GPIO[35] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0GPIO\[35\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 364 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545152587729 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1545152587729 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 263 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 255 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 256 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 257 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 258 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 259 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 260 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 261 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 262 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 264 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 265 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 266 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 267 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 268 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 269 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 270 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 271 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 272 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 273 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 274 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 275 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 276 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 277 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 278 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 279 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 280 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 281 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 282 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 283 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 284 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 285 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 286 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 287 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 288 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 289 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 290 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 291 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 292 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 293 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "printer.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/printer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 294 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1545152587762 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1545152587762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/3d_printer/hps+fpga_marlin/printer.fit.smsg " "Generated suppressed messages file D:/GitHub/3d_printer/hps+fpga_marlin/printer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1545152589086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6920 " "Peak virtual memory: 6920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545152598644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 20:03:18 2018 " "Processing ended: Tue Dec 18 20:03:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545152598644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:37 " "Elapsed time: 00:06:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545152598644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:45 " "Total CPU time (on all processors): 00:07:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545152598644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1545152598644 ""}
