address;register;bits;size;value;type;signal;reset
<%+
set entry_list [preprocess::regfile_to_arraylist $obj_id]
-%>
<%+
# iterate over entries sorted by address
foreach i_entry $entry_list {
    set idx 0
    array set entry $i_entry
    foreach i_reg $entry(regs) {
        array set reg $i_reg
        if {$idx == 0} {
-%>
<%+=         [format "0x%08x" $entry(address)] -%>
;<%+=        $entry(name) -%>
<%+
        } else {
-%>
;<%+
        }
-%>
;<%+=    $reg(entrybits) -%>
;<%+=    $reg(width) -%>
;<%+=    $reg(name) -%>
;<%+=    $reg(type) -%>
;<%+=    $reg(signal) -%>
<%+      if {$reg(signalbits) ne ""} { -%>
<%+=         "\[$reg(signalbits)\]" -%>
<%+      } -%>
;<%+=    $reg(reset) -%>

<%+
    incr idx
    }
}
-%>

<%+
# vim: filetype=verilog_template
-%>
