Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 11:50:46 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file ./report/mul_top_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (257)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (257)
--------------------------------------
 There are 257 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.625        0.000                      0                   67           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                         35.625        0.000                      0                   67                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       35.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.625ns  (required time - arrival time)
  Source:                 b[24]
                            (input port)
  Destination:            res[20]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        14.375ns  (logic 6.636ns (46.162%)  route 7.739ns (53.838%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=6 MUXF7=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 50.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[24] (IN)
                         net (fo=11, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/b[24]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036     5.009 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout/PCOUT[47]
                         net (fo=1, routed)           0.002     5.011    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     6.529 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/dout__0/P[18]
                         net (fo=12, routed)          1.144     7.673    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/data0[10]
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.797 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13/O
                         net (fo=1, routed)           0.151     7.949    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_13_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.073 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12/O
                         net (fo=1, routed)           0.433     8.506    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_12_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.630 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11/O
                         net (fo=1, routed)           0.402     9.032    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_11_n_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.124     9.156 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5/O
                         net (fo=2, routed)           0.806     9.962    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[71]_INST_0_i_5_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I2_O)        0.124    10.086 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4/O
                         net (fo=48, routed)          2.174    12.260    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[23]_INST_0_i_4_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.384 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.680    13.064    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[20]_INST_0_i_4_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.188 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    13.188    bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[20]_INST_0_i_2_n_0
    SLICE_X26Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    13.402 r  bd_0_i/hls_inst/inst/mul_25s_25s_50_1_1_U1/res[20]_INST_0/O
                         net (fo=0)                   0.973    14.375    res[20]
                                                                      r  res[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
                         clock pessimism              0.000    50.000    
                         output delay                -0.000    50.000    
  -------------------------------------------------------------------
                         required time                         50.000    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                 35.625    





