[1]wb_rst_i	s1_wb_cyc_o
[1]m2_wb_cyc_i	[1]m2_wb_err_o
[1]m2_wb_cyc_i	[1]m2_req
[1]m2_req	s1_wb_cyc_o
[1]m_wb_access_finished	s1_wb_cyc_o
[1]m1_wb_adr_i	[1]m1_addressed_s2
[1]m1_wb_adr_i	[1]m1_addressed_s1
[1]m2_in_progress	[1]m2_wb_err_o
[1]m2_in_progress	s1_wb_cyc_o
[1]m2_in_progress	[1]m2_wb_ack_o
[1]m1_req	s1_wb_cyc_o
[1]m1_in_progress	s1_wb_cyc_o
[1]m1_in_progress	[1]m1_wb_err_o
[1]m1_in_progress	[1]m1_wb_ack_o
[1]m2_wb_err_o	[1]m_wb_access_finished
[1]MEMORY_WIDTH	[1]m2_addressed_s2
[1]MEMORY_WIDTH	[1]m1_addressed_s2
[1]m1_wb_stb_i	[1]m1_req
[1]m1_wb_stb_i	[1]m1_wb_err_o
[1]m2_wb_adr_i	[1]m2_addressed_s2
[1]m2_wb_adr_i	[1]m2_addressed_s1
[1]m2_addressed_s2	[1]m2_wb_err_o
[1]m2_addressed_s2	[1]m2_req
[1]m2_addressed_s2	[1]m2_wb_ack_o
[1]m2_addressed_s1	[1]m2_wb_err_o
[1]m2_addressed_s1	s1_wb_cyc_o
[1]m2_addressed_s1	[1]m2_req
[1]m2_addressed_s1	[1]m2_wb_ack_o
[1]m1_wb_err_o	[1]m_wb_access_finished
[1]m1_wb_ack_o	[1]m_wb_access_finished
[1]m1_wb_cyc_i	[1]m1_req
[1]m1_wb_cyc_i	[1]m1_wb_err_o
[1]ETH_WIDTH	[1]m1_addressed_s1
[1]ETH_WIDTH	[1]m2_addressed_s1
[1]m1_addressed_s2	[1]m1_req
[1]m1_addressed_s2	[1]m1_wb_err_o
[1]m1_addressed_s2	[1]m1_wb_ack_o
[1]m1_addressed_s1	[1]m1_wb_err_o
[1]m1_addressed_s1	s1_wb_cyc_o
[1]m1_addressed_s1	[1]m1_req
[1]m1_addressed_s1	[1]m1_wb_ack_o
[1]m2_wb_ack_o	[1]m_wb_access_finished
[1]m2_wb_stb_i	[1]m2_wb_err_o
[1]m2_wb_stb_i	[1]m2_req