Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Feb 14 12:37:20 2023
| Host         : MSaiSrinivas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clock_top_timing_summary_routed.rpt -pb clock_top_timing_summary_routed.pb -rpx clock_top_timing_summary_routed.rpx -warn_on_violation
| Design       : clock_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  118         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (230)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 102 register/latch pins with no clock driven by root clock pin: clk_100Mhz (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: seg7/segclk_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (230)
--------------------------------------------------
 There are 230 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  245          inf        0.000                      0                  245           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           245 Endpoints
Min Delay           245 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/seg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 4.033ns (57.672%)  route 2.960ns (42.328%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  seg7/seg_reg[6]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg7/seg_reg[6]/Q
                         net (fo=1, routed)           2.960     3.416    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.993 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.993    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selector_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 2.042ns (29.231%)  route 4.944ns (70.769%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  selector_reg[4]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  selector_reg[4]/Q
                         net (fo=3, routed)           0.737     1.255    selector_reg[4]
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.780 r  selector_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.780    selector_reg[0]_i_14_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.894 r  selector_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.894    selector_reg[0]_i_15_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.228 r  selector_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.805     3.033    selector_reg[0]_i_16_n_6
    SLICE_X5Y80          LUT4 (Prop_lut4_I0_O)        0.303     3.336 r  selector[0]_i_11/O
                         net (fo=1, routed)           0.797     4.133    selector[0]_i_11_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.257 r  selector[0]_i_3/O
                         net (fo=1, routed)           0.947     5.204    selector[0]_i_3_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     5.328 r  selector[0]_i_1/O
                         net (fo=29, routed)          1.657     6.986    clear
    SLICE_X6Y77          FDRE                                         r  selector_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selector_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 2.042ns (29.231%)  route 4.944ns (70.769%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  selector_reg[4]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  selector_reg[4]/Q
                         net (fo=3, routed)           0.737     1.255    selector_reg[4]
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.780 r  selector_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.780    selector_reg[0]_i_14_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.894 r  selector_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.894    selector_reg[0]_i_15_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.228 r  selector_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.805     3.033    selector_reg[0]_i_16_n_6
    SLICE_X5Y80          LUT4 (Prop_lut4_I0_O)        0.303     3.336 r  selector[0]_i_11/O
                         net (fo=1, routed)           0.797     4.133    selector[0]_i_11_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.257 r  selector[0]_i_3/O
                         net (fo=1, routed)           0.947     5.204    selector[0]_i_3_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     5.328 r  selector[0]_i_1/O
                         net (fo=29, routed)          1.657     6.986    clear
    SLICE_X6Y77          FDRE                                         r  selector_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selector_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 2.042ns (29.231%)  route 4.944ns (70.769%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  selector_reg[4]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  selector_reg[4]/Q
                         net (fo=3, routed)           0.737     1.255    selector_reg[4]
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.780 r  selector_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.780    selector_reg[0]_i_14_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.894 r  selector_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.894    selector_reg[0]_i_15_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.228 r  selector_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.805     3.033    selector_reg[0]_i_16_n_6
    SLICE_X5Y80          LUT4 (Prop_lut4_I0_O)        0.303     3.336 r  selector[0]_i_11/O
                         net (fo=1, routed)           0.797     4.133    selector[0]_i_11_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.257 r  selector[0]_i_3/O
                         net (fo=1, routed)           0.947     5.204    selector[0]_i_3_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     5.328 r  selector[0]_i_1/O
                         net (fo=29, routed)          1.657     6.986    clear
    SLICE_X6Y77          FDRE                                         r  selector_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selector_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 2.042ns (29.231%)  route 4.944ns (70.769%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  selector_reg[4]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  selector_reg[4]/Q
                         net (fo=3, routed)           0.737     1.255    selector_reg[4]
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.780 r  selector_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.780    selector_reg[0]_i_14_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.894 r  selector_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.894    selector_reg[0]_i_15_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.228 r  selector_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.805     3.033    selector_reg[0]_i_16_n_6
    SLICE_X5Y80          LUT4 (Prop_lut4_I0_O)        0.303     3.336 r  selector[0]_i_11/O
                         net (fo=1, routed)           0.797     4.133    selector[0]_i_11_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.257 r  selector[0]_i_3/O
                         net (fo=1, routed)           0.947     5.204    selector[0]_i_3_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     5.328 r  selector[0]_i_1/O
                         net (fo=29, routed)          1.657     6.986    clear
    SLICE_X6Y77          FDRE                                         r  selector_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.930ns  (logic 4.011ns (57.882%)  route 2.919ns (42.118%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  seg7/seg_reg[5]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg7/seg_reg[5]/Q
                         net (fo=1, routed)           2.919     3.375    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.930 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.930    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selector_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 2.042ns (29.822%)  route 4.805ns (70.178%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  selector_reg[4]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  selector_reg[4]/Q
                         net (fo=3, routed)           0.737     1.255    selector_reg[4]
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.780 r  selector_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.780    selector_reg[0]_i_14_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.894 r  selector_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.894    selector_reg[0]_i_15_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.228 r  selector_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.805     3.033    selector_reg[0]_i_16_n_6
    SLICE_X5Y80          LUT4 (Prop_lut4_I0_O)        0.303     3.336 r  selector[0]_i_11/O
                         net (fo=1, routed)           0.797     4.133    selector[0]_i_11_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.257 r  selector[0]_i_3/O
                         net (fo=1, routed)           0.947     5.204    selector[0]_i_3_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     5.328 r  selector[0]_i_1/O
                         net (fo=29, routed)          1.519     6.847    clear
    SLICE_X6Y76          FDRE                                         r  selector_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selector_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 2.042ns (29.822%)  route 4.805ns (70.178%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  selector_reg[4]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  selector_reg[4]/Q
                         net (fo=3, routed)           0.737     1.255    selector_reg[4]
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.780 r  selector_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.780    selector_reg[0]_i_14_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.894 r  selector_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.894    selector_reg[0]_i_15_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.228 r  selector_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.805     3.033    selector_reg[0]_i_16_n_6
    SLICE_X5Y80          LUT4 (Prop_lut4_I0_O)        0.303     3.336 r  selector[0]_i_11/O
                         net (fo=1, routed)           0.797     4.133    selector[0]_i_11_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.257 r  selector[0]_i_3/O
                         net (fo=1, routed)           0.947     5.204    selector[0]_i_3_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     5.328 r  selector[0]_i_1/O
                         net (fo=29, routed)          1.519     6.847    clear
    SLICE_X6Y76          FDRE                                         r  selector_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selector_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 2.042ns (29.822%)  route 4.805ns (70.178%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  selector_reg[4]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  selector_reg[4]/Q
                         net (fo=3, routed)           0.737     1.255    selector_reg[4]
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.780 r  selector_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.780    selector_reg[0]_i_14_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.894 r  selector_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.894    selector_reg[0]_i_15_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.228 r  selector_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.805     3.033    selector_reg[0]_i_16_n_6
    SLICE_X5Y80          LUT4 (Prop_lut4_I0_O)        0.303     3.336 r  selector[0]_i_11/O
                         net (fo=1, routed)           0.797     4.133    selector[0]_i_11_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.257 r  selector[0]_i_3/O
                         net (fo=1, routed)           0.947     5.204    selector[0]_i_3_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     5.328 r  selector[0]_i_1/O
                         net (fo=29, routed)          1.519     6.847    clear
    SLICE_X6Y76          FDRE                                         r  selector_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selector_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.847ns  (logic 2.042ns (29.822%)  route 4.805ns (70.178%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  selector_reg[4]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  selector_reg[4]/Q
                         net (fo=3, routed)           0.737     1.255    selector_reg[4]
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.780 r  selector_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.780    selector_reg[0]_i_14_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.894 r  selector_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.894    selector_reg[0]_i_15_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.228 r  selector_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.805     3.033    selector_reg[0]_i_16_n_6
    SLICE_X5Y80          LUT4 (Prop_lut4_I0_O)        0.303     3.336 r  selector[0]_i_11/O
                         net (fo=1, routed)           0.797     4.133    selector[0]_i_11_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     4.257 r  selector[0]_i_3/O
                         net (fo=1, routed)           0.947     5.204    selector[0]_i_3_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     5.328 r  selector[0]_i_1/O
                         net (fo=29, routed)          1.519     6.847    clear
    SLICE_X6Y76          FDRE                                         r  selector_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/minutes_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock/minutes_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE                         0.000     0.000 r  clock/minutes_reg[0]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock/minutes_reg[0]/Q
                         net (fo=14, routed)          0.142     0.283    clock/minutes_reg_n_0_[0]
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.045     0.328 r  clock/minutes[3]_i_1/O
                         net (fo=1, routed)           0.000     0.328    clock/minutes[3]
    SLICE_X4Y81          FDRE                                         r  clock/minutes_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/minutes_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock/minutes_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.470%)  route 0.143ns (43.530%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE                         0.000     0.000 r  clock/minutes_reg[0]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock/minutes_reg[0]/Q
                         net (fo=14, routed)          0.143     0.284    clock/minutes_reg_n_0_[0]
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.045     0.329 r  clock/minutes[4]_i_1/O
                         net (fo=1, routed)           0.000     0.329    clock/minutes[4]
    SLICE_X4Y81          FDRE                                         r  clock/minutes_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/seconds_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock/seconds_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.227ns (68.027%)  route 0.107ns (31.973%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  clock/seconds_reg[1]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  clock/seconds_reg[1]/Q
                         net (fo=20, routed)          0.107     0.235    clock/seconds_reg_n_0_[1]
    SLICE_X4Y80          LUT6 (Prop_lut6_I3_O)        0.099     0.334 r  clock/seconds[3]_i_1/O
                         net (fo=1, routed)           0.000     0.334    clock/seconds[3]
    SLICE_X4Y80          FDRE                                         r  clock/seconds_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock/clk_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  clock/clk_count_reg[0]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock/clk_count_reg[0]/Q
                         net (fo=3, routed)           0.079     0.220    clock/clk_count_reg[0]
    SLICE_X1Y76          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  clock/clk_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.344    clock/clk_count_reg[0]_i_2_n_6
    SLICE_X1Y76          FDRE                                         r  clock/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/minutes_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock/minutes_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.962%)  route 0.159ns (46.038%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE                         0.000     0.000 r  clock/minutes_reg[4]/C
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clock/minutes_reg[4]/Q
                         net (fo=19, routed)          0.159     0.300    clock/minutes_reg_n_0_[4]
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  clock/minutes[2]_i_1/O
                         net (fo=1, routed)           0.000     0.345    clock/minutes[2]
    SLICE_X3Y81          FDRE                                         r  clock/minutes_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/minutes_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock/minutes_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.600%)  route 0.161ns (46.400%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE                         0.000     0.000 r  clock/minutes_reg[2]/C
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock/minutes_reg[2]/Q
                         net (fo=19, routed)          0.161     0.302    clock/minutes_reg_n_0_[2]
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.045     0.347 r  clock/minutes[5]_i_2/O
                         net (fo=1, routed)           0.000     0.347    clock/minutes[5]
    SLICE_X4Y81          FDRE                                         r  clock/minutes_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/clk_count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock/clk_count_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  clock/clk_count_reg[27]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock/clk_count_reg[27]/Q
                         net (fo=2, routed)           0.118     0.259    clock/clk_count_reg[27]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  clock/clk_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    clock/clk_count_reg[24]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  clock/clk_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/clk_count_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock/clk_count_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  clock/clk_count_reg[31]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock/clk_count_reg[31]/Q
                         net (fo=2, routed)           0.118     0.259    clock/clk_count_reg[31]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  clock/clk_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    clock/clk_count_reg[28]_i_1_n_4
    SLICE_X1Y83          FDRE                                         r  clock/clk_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock/clk_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  clock/clk_count_reg[11]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock/clk_count_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    clock/clk_count_reg[11]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  clock/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    clock/clk_count_reg[8]_i_1_n_4
    SLICE_X1Y78          FDRE                                         r  clock/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/clk_count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock/clk_count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  clock/clk_count_reg[19]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock/clk_count_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    clock/clk_count_reg[19]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  clock/clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    clock/clk_count_reg[16]_i_1_n_4
    SLICE_X1Y80          FDRE                                         r  clock/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------





