#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000245c3008600 .scope module, "adder" "adder" 2 23;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
o00000245c30198b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000245c2ffa4b0_0 .net "a", 7 0, o00000245c30198b8;  0 drivers
o00000245c30198e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000245c2ffa550_0 .net "b", 7 0, o00000245c30198e8;  0 drivers
v00000245c2ffa870_0 .net "c", 7 0, L_00000245c3071970;  1 drivers
L_00000245c3071970 .arith/sum 8, o00000245c30198b8, o00000245c30198e8;
S_00000245c3008920 .scope module, "control_unit" "control_unit" 3 22;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "ALU_src";
    .port_info 4 /OUTPUT 1 "load";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "jump";
v00000245c2ffa190_0 .var "ALU_src", 0 0;
v00000245c2ffaaf0_0 .var "branch", 0 0;
v00000245c2ffad70_0 .var "jump", 0 0;
v00000245c2ffa2d0_0 .var "load", 0 0;
v00000245c2ffa9b0_0 .var "mem_write", 0 0;
o00000245c3019ac8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000245c2ffa5f0_0 .net "opcode", 3 0, o00000245c3019ac8;  0 drivers
v00000245c2ffa370_0 .var "reg_write", 0 0;
E_00000245c3001bc0 .event anyedge, v00000245c2ffa5f0_0;
S_00000245c3008ab0 .scope module, "tb_RISC_16" "tb_RISC_16" 4 3;
 .timescale -9 -12;
v00000245c3070220_0 .net "ALU_src", 0 0, v00000245c306dc70_0;  1 drivers
v00000245c306fe60_0 .net "IR_enable", 0 0, v00000245c306dd10_0;  1 drivers
v00000245c30705e0_0 .net "PC_enable", 0 0, v00000245c306d770_0;  1 drivers
v00000245c3070fe0_0 .net "alu_result", 7 0, v00000245c2ffa690_0;  1 drivers
v00000245c3070720_0 .net "branch", 0 0, v00000245c306d130_0;  1 drivers
v00000245c3070680_0 .net "branch_increment_signal", 0 0, L_00000245c300d700;  1 drivers
v00000245c306fa00_0 .var "clk", 0 0;
v00000245c306faa0_0 .net "compare", 0 0, v00000245c2ffa410_0;  1 drivers
v00000245c306f140_0 .net "immediate", 7 0, v00000245c306c870_0;  1 drivers
v00000245c306f1e0_0 .net "instruction", 15 0, L_00000245c300d770;  1 drivers
v00000245c306f780_0 .net "instruction_addr", 3 0, v00000245c3070a40_0;  1 drivers
v00000245c3070400_0 .net "jump", 0 0, v00000245c306d810_0;  1 drivers
v00000245c306ff00_0 .net "load_signal", 0 0, v00000245c306dbd0_0;  1 drivers
v00000245c306fb40_0 .net "mem_enable", 0 0, v00000245c306c910_0;  1 drivers
v00000245c306f280_0 .net "mem_write", 0 0, v00000245c306d3b0_0;  1 drivers
v00000245c306f320_0 .net "opcode", 3 0, v00000245c306ddb0_0;  1 drivers
v00000245c306fc80_0 .net "pc_increment", 7 0, v00000245c306d090_0;  1 drivers
v00000245c306f500_0 .net "read_data", 7 0, v00000245c3070d60_0;  1 drivers
v00000245c306f8c0_0 .net "read_data1", 7 0, v00000245c3070cc0_0;  1 drivers
v00000245c30704a0_0 .net "read_data1_mux", 7 0, v00000245c306ca50_0;  1 drivers
v00000245c306f640_0 .net "read_data2", 7 0, v00000245c3070ea0_0;  1 drivers
v00000245c306f3c0_0 .net "read_reg1", 3 0, v00000245c306c4b0_0;  1 drivers
v00000245c306f460_0 .net "read_reg2", 3 0, v00000245c306d950_0;  1 drivers
v00000245c3070540_0 .net "reg_enable", 0 0, v00000245c306d450_0;  1 drivers
v00000245c306f6e0_0 .net "reg_write", 0 0, v00000245c306d590_0;  1 drivers
v00000245c3071790_0 .var "rst", 0 0;
v00000245c3071150_0 .net "write_data", 7 0, v00000245c306c730_0;  1 drivers
v00000245c3072550_0 .net "write_reg", 3 0, v00000245c306d310_0;  1 drivers
S_00000245c2fd2440 .scope module, "alu" "ALU" 4 110, 5 3 0, S_00000245c3008ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_in1";
    .port_info 1 /INPUT 8 "data_in2";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /INPUT 1 "ALU_src";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 8 "result";
    .port_info 6 /OUTPUT 1 "compare";
v00000245c2ffaf50_0 .net "ALU_src", 0 0, v00000245c306dc70_0;  alias, 1 drivers
v00000245c2ffac30_0 .net "clk", 0 0, v00000245c306fa00_0;  1 drivers
v00000245c2ffa410_0 .var "compare", 0 0;
v00000245c2ffacd0_0 .net "data_in1", 7 0, v00000245c306ca50_0;  alias, 1 drivers
v00000245c2ffaa50_0 .net "data_in2", 7 0, v00000245c3070ea0_0;  alias, 1 drivers
v00000245c2ffaeb0_0 .net "opcode", 3 0, v00000245c306ddb0_0;  alias, 1 drivers
v00000245c2ffa690_0 .var "result", 7 0;
E_00000245c3001b80 .event anyedge, v00000245c2ffaf50_0, v00000245c2ffaeb0_0, v00000245c2ffacd0_0, v00000245c2ffaa50_0;
S_00000245c2fd25d0 .scope module, "alu_input_selector" "MUX" 4 142, 6 23 0, S_00000245c3008ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 8 "mux_in1";
    .port_info 2 /INPUT 8 "mux_in2";
    .port_info 3 /OUTPUT 8 "mux_out";
v00000245c306df90_0 .net "mux_in1", 7 0, v00000245c3070cc0_0;  alias, 1 drivers
v00000245c306c190_0 .net "mux_in2", 7 0, v00000245c306c870_0;  alias, 1 drivers
v00000245c306ca50_0 .var "mux_out", 7 0;
v00000245c306c230_0 .net "signal", 0 0, v00000245c306dbd0_0;  alias, 1 drivers
E_00000245c3001dc0 .event anyedge, v00000245c306c230_0, v00000245c306df90_0, v00000245c306c190_0;
S_00000245c2fd2760 .scope module, "branch_ALU" "AND" 4 136, 7 23 0, S_00000245c3008ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_00000245c300d700 .functor AND 1, v00000245c306d130_0, v00000245c2ffa410_0, C4<1>, C4<1>;
v00000245c306ceb0_0 .net "a", 0 0, v00000245c306d130_0;  alias, 1 drivers
v00000245c306cf50_0 .net "b", 0 0, v00000245c2ffa410_0;  alias, 1 drivers
v00000245c306d4f0_0 .net "c", 0 0, L_00000245c300d700;  alias, 1 drivers
S_00000245c2fcd4c0 .scope module, "branch_mux" "MUX" 4 149, 6 23 0, S_00000245c3008ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 8 "mux_in1";
    .port_info 2 /INPUT 8 "mux_in2";
    .port_info 3 /OUTPUT 8 "mux_out";
L_00000245c3075170 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000245c306c410_0 .net "mux_in1", 7 0, L_00000245c3075170;  1 drivers
v00000245c306cff0_0 .net "mux_in2", 7 0, v00000245c306c870_0;  alias, 1 drivers
v00000245c306d090_0 .var "mux_out", 7 0;
v00000245c306cd70_0 .net "signal", 0 0, L_00000245c300d700;  alias, 1 drivers
E_00000245c3001940 .event anyedge, v00000245c306d4f0_0, v00000245c306c410_0, v00000245c306c190_0;
S_00000245c2fcd650 .scope module, "cu" "control_unit_multicycle" 4 81, 8 1 0, S_00000245c3008ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "ALU_src";
    .port_info 6 /OUTPUT 1 "load";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 1 "PC_enable";
    .port_info 10 /OUTPUT 1 "IR_enable";
    .port_info 11 /OUTPUT 1 "mem_enable";
    .port_info 12 /OUTPUT 1 "reg_enable";
P_00000245c2fa2800 .param/l "DECODE" 1 8 21, C4<01>;
P_00000245c2fa2838 .param/l "EXECUTE" 1 8 22, C4<10>;
P_00000245c2fa2870 .param/l "FETCH" 1 8 20, C4<00>;
P_00000245c2fa28a8 .param/l "MEMORY" 1 8 23, C4<11>;
P_00000245c2fa28e0 .param/l "WRITEBACK" 1 8 24, C4<100>;
v00000245c306dc70_0 .var "ALU_src", 0 0;
v00000245c306dd10_0 .var "IR_enable", 0 0;
v00000245c306d770_0 .var "PC_enable", 0 0;
v00000245c306d130_0 .var "branch", 0 0;
v00000245c306db30_0 .net "clk", 0 0, v00000245c306fa00_0;  alias, 1 drivers
v00000245c306d810_0 .var "jump", 0 0;
v00000245c306dbd0_0 .var "load", 0 0;
v00000245c306c910_0 .var "mem_enable", 0 0;
v00000245c306d3b0_0 .var "mem_write", 0 0;
v00000245c306c690_0 .var "next_state", 2 0;
v00000245c306c550_0 .net "opcode", 3 0, v00000245c306ddb0_0;  alias, 1 drivers
v00000245c306d450_0 .var "reg_enable", 0 0;
v00000245c306d590_0 .var "reg_write", 0 0;
v00000245c306d630_0 .net "reset", 0 0, v00000245c3071790_0;  1 drivers
v00000245c306c7d0_0 .var "state", 2 0;
E_00000245c3001700 .event anyedge, v00000245c306c7d0_0, v00000245c2ffaeb0_0;
E_00000245c3002000 .event posedge, v00000245c306d630_0;
E_00000245c3001840 .event posedge, v00000245c306d630_0, v00000245c2ffac30_0;
S_00000245c2fcd7e0 .scope module, "id" "instruction_decoder" 4 62, 9 1 0, S_00000245c3008ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "read_reg1";
    .port_info 3 /OUTPUT 4 "read_reg2";
    .port_info 4 /OUTPUT 4 "write_reg";
    .port_info 5 /OUTPUT 8 "immediate";
v00000245c306d1d0_0 .var "extended_value", 7 0;
v00000245c306c870_0 .var "immediate", 7 0;
v00000245c306d8b0_0 .net "instruction", 15 0, L_00000245c300d770;  alias, 1 drivers
v00000245c306ddb0_0 .var "opcode", 3 0;
v00000245c306c4b0_0 .var "read_reg1", 3 0;
v00000245c306d950_0 .var "read_reg2", 3 0;
v00000245c306d310_0 .var "write_reg", 3 0;
E_00000245c3002280 .event anyedge, v00000245c306d8b0_0, v00000245c2ffaeb0_0, v00000245c306d1d0_0;
S_00000245c2fc8b20 .scope module, "im" "instruction_memory" 4 56, 10 4 0, S_00000245c3008ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 16 "instruction";
    .port_info 2 /INPUT 1 "IR_enable";
L_00000245c300d770 .functor BUFZ 16, L_00000245c3071650, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000245c306ce10_0 .net "IR_enable", 0 0, v00000245c306dd10_0;  alias, 1 drivers
v00000245c306d6d0_0 .net *"_ivl_0", 15 0, L_00000245c3071650;  1 drivers
v00000245c306d270_0 .net *"_ivl_2", 5 0, L_00000245c3071a10;  1 drivers
L_00000245c3075128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000245c306d9f0_0 .net *"_ivl_5", 1 0, L_00000245c3075128;  1 drivers
v00000245c306c9b0_0 .net "addr", 3 0, v00000245c3070a40_0;  alias, 1 drivers
v00000245c306caf0_0 .var/i "i", 31 0;
v00000245c306da90_0 .net "instruction", 15 0, L_00000245c300d770;  alias, 1 drivers
v00000245c306c5f0 .array "register_memory", 0 15, 15 0;
L_00000245c3071650 .array/port v00000245c306c5f0, L_00000245c3071a10;
L_00000245c3071a10 .concat [ 4 2 0 0], v00000245c3070a40_0, L_00000245c3075128;
S_00000245c2fc8cb0 .scope module, "memory_ALU_mux" "MUX" 4 129, 6 23 0, S_00000245c3008ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 8 "mux_in1";
    .port_info 2 /INPUT 8 "mux_in2";
    .port_info 3 /OUTPUT 8 "mux_out";
v00000245c306cb90_0 .net "mux_in1", 7 0, v00000245c2ffa690_0;  alias, 1 drivers
v00000245c306c2d0_0 .net "mux_in2", 7 0, v00000245c3070d60_0;  alias, 1 drivers
v00000245c306c730_0 .var "mux_out", 7 0;
v00000245c306de50_0 .net "signal", 0 0, v00000245c306dbd0_0;  alias, 1 drivers
E_00000245c3002180 .event anyedge, v00000245c306c230_0, v00000245c2ffa690_0, v00000245c306c2d0_0;
S_00000245c2fc8e40 .scope module, "mm" "data_memory" 4 120, 11 4 0, S_00000245c3008ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "read_addr";
    .port_info 2 /INPUT 8 "write_addr";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /INPUT 1 "mem_enable";
    .port_info 6 /OUTPUT 8 "read_data";
o00000245c301ab78 .functor BUFZ 1, C4<z>; HiZ drive
v00000245c306c0f0_0 .net "clk", 0 0, o00000245c301ab78;  0 drivers
v00000245c306cc30_0 .var/i "i", 31 0;
v00000245c306def0_0 .net "mem_enable", 0 0, v00000245c306c910_0;  alias, 1 drivers
v00000245c306ccd0_0 .net "mem_write", 0 0, v00000245c306d3b0_0;  alias, 1 drivers
v00000245c306c370 .array "memory", 0 255, 7 0;
v00000245c3070b80_0 .net "read_addr", 7 0, v00000245c2ffa690_0;  alias, 1 drivers
v00000245c3070d60_0 .var "read_data", 7 0;
v00000245c3070c20_0 .net "write_addr", 7 0, v00000245c2ffa690_0;  alias, 1 drivers
v00000245c3070ae0_0 .net "write_data", 7 0, v00000245c3070cc0_0;  alias, 1 drivers
E_00000245c3002380/0 .event anyedge, v00000245c306c910_0, v00000245c306d3b0_0, v00000245c306df90_0, v00000245c2ffa690_0;
v00000245c306c370_0 .array/port v00000245c306c370, 0;
v00000245c306c370_1 .array/port v00000245c306c370, 1;
v00000245c306c370_2 .array/port v00000245c306c370, 2;
E_00000245c3002380/1 .event anyedge, v00000245c2ffa690_0, v00000245c306c370_0, v00000245c306c370_1, v00000245c306c370_2;
v00000245c306c370_3 .array/port v00000245c306c370, 3;
v00000245c306c370_4 .array/port v00000245c306c370, 4;
v00000245c306c370_5 .array/port v00000245c306c370, 5;
v00000245c306c370_6 .array/port v00000245c306c370, 6;
E_00000245c3002380/2 .event anyedge, v00000245c306c370_3, v00000245c306c370_4, v00000245c306c370_5, v00000245c306c370_6;
v00000245c306c370_7 .array/port v00000245c306c370, 7;
v00000245c306c370_8 .array/port v00000245c306c370, 8;
v00000245c306c370_9 .array/port v00000245c306c370, 9;
v00000245c306c370_10 .array/port v00000245c306c370, 10;
E_00000245c3002380/3 .event anyedge, v00000245c306c370_7, v00000245c306c370_8, v00000245c306c370_9, v00000245c306c370_10;
v00000245c306c370_11 .array/port v00000245c306c370, 11;
v00000245c306c370_12 .array/port v00000245c306c370, 12;
v00000245c306c370_13 .array/port v00000245c306c370, 13;
v00000245c306c370_14 .array/port v00000245c306c370, 14;
E_00000245c3002380/4 .event anyedge, v00000245c306c370_11, v00000245c306c370_12, v00000245c306c370_13, v00000245c306c370_14;
v00000245c306c370_15 .array/port v00000245c306c370, 15;
v00000245c306c370_16 .array/port v00000245c306c370, 16;
v00000245c306c370_17 .array/port v00000245c306c370, 17;
v00000245c306c370_18 .array/port v00000245c306c370, 18;
E_00000245c3002380/5 .event anyedge, v00000245c306c370_15, v00000245c306c370_16, v00000245c306c370_17, v00000245c306c370_18;
v00000245c306c370_19 .array/port v00000245c306c370, 19;
v00000245c306c370_20 .array/port v00000245c306c370, 20;
v00000245c306c370_21 .array/port v00000245c306c370, 21;
v00000245c306c370_22 .array/port v00000245c306c370, 22;
E_00000245c3002380/6 .event anyedge, v00000245c306c370_19, v00000245c306c370_20, v00000245c306c370_21, v00000245c306c370_22;
v00000245c306c370_23 .array/port v00000245c306c370, 23;
v00000245c306c370_24 .array/port v00000245c306c370, 24;
v00000245c306c370_25 .array/port v00000245c306c370, 25;
v00000245c306c370_26 .array/port v00000245c306c370, 26;
E_00000245c3002380/7 .event anyedge, v00000245c306c370_23, v00000245c306c370_24, v00000245c306c370_25, v00000245c306c370_26;
v00000245c306c370_27 .array/port v00000245c306c370, 27;
v00000245c306c370_28 .array/port v00000245c306c370, 28;
v00000245c306c370_29 .array/port v00000245c306c370, 29;
v00000245c306c370_30 .array/port v00000245c306c370, 30;
E_00000245c3002380/8 .event anyedge, v00000245c306c370_27, v00000245c306c370_28, v00000245c306c370_29, v00000245c306c370_30;
v00000245c306c370_31 .array/port v00000245c306c370, 31;
v00000245c306c370_32 .array/port v00000245c306c370, 32;
v00000245c306c370_33 .array/port v00000245c306c370, 33;
v00000245c306c370_34 .array/port v00000245c306c370, 34;
E_00000245c3002380/9 .event anyedge, v00000245c306c370_31, v00000245c306c370_32, v00000245c306c370_33, v00000245c306c370_34;
v00000245c306c370_35 .array/port v00000245c306c370, 35;
v00000245c306c370_36 .array/port v00000245c306c370, 36;
v00000245c306c370_37 .array/port v00000245c306c370, 37;
v00000245c306c370_38 .array/port v00000245c306c370, 38;
E_00000245c3002380/10 .event anyedge, v00000245c306c370_35, v00000245c306c370_36, v00000245c306c370_37, v00000245c306c370_38;
v00000245c306c370_39 .array/port v00000245c306c370, 39;
v00000245c306c370_40 .array/port v00000245c306c370, 40;
v00000245c306c370_41 .array/port v00000245c306c370, 41;
v00000245c306c370_42 .array/port v00000245c306c370, 42;
E_00000245c3002380/11 .event anyedge, v00000245c306c370_39, v00000245c306c370_40, v00000245c306c370_41, v00000245c306c370_42;
v00000245c306c370_43 .array/port v00000245c306c370, 43;
v00000245c306c370_44 .array/port v00000245c306c370, 44;
v00000245c306c370_45 .array/port v00000245c306c370, 45;
v00000245c306c370_46 .array/port v00000245c306c370, 46;
E_00000245c3002380/12 .event anyedge, v00000245c306c370_43, v00000245c306c370_44, v00000245c306c370_45, v00000245c306c370_46;
v00000245c306c370_47 .array/port v00000245c306c370, 47;
v00000245c306c370_48 .array/port v00000245c306c370, 48;
v00000245c306c370_49 .array/port v00000245c306c370, 49;
v00000245c306c370_50 .array/port v00000245c306c370, 50;
E_00000245c3002380/13 .event anyedge, v00000245c306c370_47, v00000245c306c370_48, v00000245c306c370_49, v00000245c306c370_50;
v00000245c306c370_51 .array/port v00000245c306c370, 51;
v00000245c306c370_52 .array/port v00000245c306c370, 52;
v00000245c306c370_53 .array/port v00000245c306c370, 53;
v00000245c306c370_54 .array/port v00000245c306c370, 54;
E_00000245c3002380/14 .event anyedge, v00000245c306c370_51, v00000245c306c370_52, v00000245c306c370_53, v00000245c306c370_54;
v00000245c306c370_55 .array/port v00000245c306c370, 55;
v00000245c306c370_56 .array/port v00000245c306c370, 56;
v00000245c306c370_57 .array/port v00000245c306c370, 57;
v00000245c306c370_58 .array/port v00000245c306c370, 58;
E_00000245c3002380/15 .event anyedge, v00000245c306c370_55, v00000245c306c370_56, v00000245c306c370_57, v00000245c306c370_58;
v00000245c306c370_59 .array/port v00000245c306c370, 59;
v00000245c306c370_60 .array/port v00000245c306c370, 60;
v00000245c306c370_61 .array/port v00000245c306c370, 61;
v00000245c306c370_62 .array/port v00000245c306c370, 62;
E_00000245c3002380/16 .event anyedge, v00000245c306c370_59, v00000245c306c370_60, v00000245c306c370_61, v00000245c306c370_62;
v00000245c306c370_63 .array/port v00000245c306c370, 63;
v00000245c306c370_64 .array/port v00000245c306c370, 64;
v00000245c306c370_65 .array/port v00000245c306c370, 65;
v00000245c306c370_66 .array/port v00000245c306c370, 66;
E_00000245c3002380/17 .event anyedge, v00000245c306c370_63, v00000245c306c370_64, v00000245c306c370_65, v00000245c306c370_66;
v00000245c306c370_67 .array/port v00000245c306c370, 67;
v00000245c306c370_68 .array/port v00000245c306c370, 68;
v00000245c306c370_69 .array/port v00000245c306c370, 69;
v00000245c306c370_70 .array/port v00000245c306c370, 70;
E_00000245c3002380/18 .event anyedge, v00000245c306c370_67, v00000245c306c370_68, v00000245c306c370_69, v00000245c306c370_70;
v00000245c306c370_71 .array/port v00000245c306c370, 71;
v00000245c306c370_72 .array/port v00000245c306c370, 72;
v00000245c306c370_73 .array/port v00000245c306c370, 73;
v00000245c306c370_74 .array/port v00000245c306c370, 74;
E_00000245c3002380/19 .event anyedge, v00000245c306c370_71, v00000245c306c370_72, v00000245c306c370_73, v00000245c306c370_74;
v00000245c306c370_75 .array/port v00000245c306c370, 75;
v00000245c306c370_76 .array/port v00000245c306c370, 76;
v00000245c306c370_77 .array/port v00000245c306c370, 77;
v00000245c306c370_78 .array/port v00000245c306c370, 78;
E_00000245c3002380/20 .event anyedge, v00000245c306c370_75, v00000245c306c370_76, v00000245c306c370_77, v00000245c306c370_78;
v00000245c306c370_79 .array/port v00000245c306c370, 79;
v00000245c306c370_80 .array/port v00000245c306c370, 80;
v00000245c306c370_81 .array/port v00000245c306c370, 81;
v00000245c306c370_82 .array/port v00000245c306c370, 82;
E_00000245c3002380/21 .event anyedge, v00000245c306c370_79, v00000245c306c370_80, v00000245c306c370_81, v00000245c306c370_82;
v00000245c306c370_83 .array/port v00000245c306c370, 83;
v00000245c306c370_84 .array/port v00000245c306c370, 84;
v00000245c306c370_85 .array/port v00000245c306c370, 85;
v00000245c306c370_86 .array/port v00000245c306c370, 86;
E_00000245c3002380/22 .event anyedge, v00000245c306c370_83, v00000245c306c370_84, v00000245c306c370_85, v00000245c306c370_86;
v00000245c306c370_87 .array/port v00000245c306c370, 87;
v00000245c306c370_88 .array/port v00000245c306c370, 88;
v00000245c306c370_89 .array/port v00000245c306c370, 89;
v00000245c306c370_90 .array/port v00000245c306c370, 90;
E_00000245c3002380/23 .event anyedge, v00000245c306c370_87, v00000245c306c370_88, v00000245c306c370_89, v00000245c306c370_90;
v00000245c306c370_91 .array/port v00000245c306c370, 91;
v00000245c306c370_92 .array/port v00000245c306c370, 92;
v00000245c306c370_93 .array/port v00000245c306c370, 93;
v00000245c306c370_94 .array/port v00000245c306c370, 94;
E_00000245c3002380/24 .event anyedge, v00000245c306c370_91, v00000245c306c370_92, v00000245c306c370_93, v00000245c306c370_94;
v00000245c306c370_95 .array/port v00000245c306c370, 95;
v00000245c306c370_96 .array/port v00000245c306c370, 96;
v00000245c306c370_97 .array/port v00000245c306c370, 97;
v00000245c306c370_98 .array/port v00000245c306c370, 98;
E_00000245c3002380/25 .event anyedge, v00000245c306c370_95, v00000245c306c370_96, v00000245c306c370_97, v00000245c306c370_98;
v00000245c306c370_99 .array/port v00000245c306c370, 99;
v00000245c306c370_100 .array/port v00000245c306c370, 100;
v00000245c306c370_101 .array/port v00000245c306c370, 101;
v00000245c306c370_102 .array/port v00000245c306c370, 102;
E_00000245c3002380/26 .event anyedge, v00000245c306c370_99, v00000245c306c370_100, v00000245c306c370_101, v00000245c306c370_102;
v00000245c306c370_103 .array/port v00000245c306c370, 103;
v00000245c306c370_104 .array/port v00000245c306c370, 104;
v00000245c306c370_105 .array/port v00000245c306c370, 105;
v00000245c306c370_106 .array/port v00000245c306c370, 106;
E_00000245c3002380/27 .event anyedge, v00000245c306c370_103, v00000245c306c370_104, v00000245c306c370_105, v00000245c306c370_106;
v00000245c306c370_107 .array/port v00000245c306c370, 107;
v00000245c306c370_108 .array/port v00000245c306c370, 108;
v00000245c306c370_109 .array/port v00000245c306c370, 109;
v00000245c306c370_110 .array/port v00000245c306c370, 110;
E_00000245c3002380/28 .event anyedge, v00000245c306c370_107, v00000245c306c370_108, v00000245c306c370_109, v00000245c306c370_110;
v00000245c306c370_111 .array/port v00000245c306c370, 111;
v00000245c306c370_112 .array/port v00000245c306c370, 112;
v00000245c306c370_113 .array/port v00000245c306c370, 113;
v00000245c306c370_114 .array/port v00000245c306c370, 114;
E_00000245c3002380/29 .event anyedge, v00000245c306c370_111, v00000245c306c370_112, v00000245c306c370_113, v00000245c306c370_114;
v00000245c306c370_115 .array/port v00000245c306c370, 115;
v00000245c306c370_116 .array/port v00000245c306c370, 116;
v00000245c306c370_117 .array/port v00000245c306c370, 117;
v00000245c306c370_118 .array/port v00000245c306c370, 118;
E_00000245c3002380/30 .event anyedge, v00000245c306c370_115, v00000245c306c370_116, v00000245c306c370_117, v00000245c306c370_118;
v00000245c306c370_119 .array/port v00000245c306c370, 119;
v00000245c306c370_120 .array/port v00000245c306c370, 120;
v00000245c306c370_121 .array/port v00000245c306c370, 121;
v00000245c306c370_122 .array/port v00000245c306c370, 122;
E_00000245c3002380/31 .event anyedge, v00000245c306c370_119, v00000245c306c370_120, v00000245c306c370_121, v00000245c306c370_122;
v00000245c306c370_123 .array/port v00000245c306c370, 123;
v00000245c306c370_124 .array/port v00000245c306c370, 124;
v00000245c306c370_125 .array/port v00000245c306c370, 125;
v00000245c306c370_126 .array/port v00000245c306c370, 126;
E_00000245c3002380/32 .event anyedge, v00000245c306c370_123, v00000245c306c370_124, v00000245c306c370_125, v00000245c306c370_126;
v00000245c306c370_127 .array/port v00000245c306c370, 127;
v00000245c306c370_128 .array/port v00000245c306c370, 128;
v00000245c306c370_129 .array/port v00000245c306c370, 129;
v00000245c306c370_130 .array/port v00000245c306c370, 130;
E_00000245c3002380/33 .event anyedge, v00000245c306c370_127, v00000245c306c370_128, v00000245c306c370_129, v00000245c306c370_130;
v00000245c306c370_131 .array/port v00000245c306c370, 131;
v00000245c306c370_132 .array/port v00000245c306c370, 132;
v00000245c306c370_133 .array/port v00000245c306c370, 133;
v00000245c306c370_134 .array/port v00000245c306c370, 134;
E_00000245c3002380/34 .event anyedge, v00000245c306c370_131, v00000245c306c370_132, v00000245c306c370_133, v00000245c306c370_134;
v00000245c306c370_135 .array/port v00000245c306c370, 135;
v00000245c306c370_136 .array/port v00000245c306c370, 136;
v00000245c306c370_137 .array/port v00000245c306c370, 137;
v00000245c306c370_138 .array/port v00000245c306c370, 138;
E_00000245c3002380/35 .event anyedge, v00000245c306c370_135, v00000245c306c370_136, v00000245c306c370_137, v00000245c306c370_138;
v00000245c306c370_139 .array/port v00000245c306c370, 139;
v00000245c306c370_140 .array/port v00000245c306c370, 140;
v00000245c306c370_141 .array/port v00000245c306c370, 141;
v00000245c306c370_142 .array/port v00000245c306c370, 142;
E_00000245c3002380/36 .event anyedge, v00000245c306c370_139, v00000245c306c370_140, v00000245c306c370_141, v00000245c306c370_142;
v00000245c306c370_143 .array/port v00000245c306c370, 143;
v00000245c306c370_144 .array/port v00000245c306c370, 144;
v00000245c306c370_145 .array/port v00000245c306c370, 145;
v00000245c306c370_146 .array/port v00000245c306c370, 146;
E_00000245c3002380/37 .event anyedge, v00000245c306c370_143, v00000245c306c370_144, v00000245c306c370_145, v00000245c306c370_146;
v00000245c306c370_147 .array/port v00000245c306c370, 147;
v00000245c306c370_148 .array/port v00000245c306c370, 148;
v00000245c306c370_149 .array/port v00000245c306c370, 149;
v00000245c306c370_150 .array/port v00000245c306c370, 150;
E_00000245c3002380/38 .event anyedge, v00000245c306c370_147, v00000245c306c370_148, v00000245c306c370_149, v00000245c306c370_150;
v00000245c306c370_151 .array/port v00000245c306c370, 151;
v00000245c306c370_152 .array/port v00000245c306c370, 152;
v00000245c306c370_153 .array/port v00000245c306c370, 153;
v00000245c306c370_154 .array/port v00000245c306c370, 154;
E_00000245c3002380/39 .event anyedge, v00000245c306c370_151, v00000245c306c370_152, v00000245c306c370_153, v00000245c306c370_154;
v00000245c306c370_155 .array/port v00000245c306c370, 155;
v00000245c306c370_156 .array/port v00000245c306c370, 156;
v00000245c306c370_157 .array/port v00000245c306c370, 157;
v00000245c306c370_158 .array/port v00000245c306c370, 158;
E_00000245c3002380/40 .event anyedge, v00000245c306c370_155, v00000245c306c370_156, v00000245c306c370_157, v00000245c306c370_158;
v00000245c306c370_159 .array/port v00000245c306c370, 159;
v00000245c306c370_160 .array/port v00000245c306c370, 160;
v00000245c306c370_161 .array/port v00000245c306c370, 161;
v00000245c306c370_162 .array/port v00000245c306c370, 162;
E_00000245c3002380/41 .event anyedge, v00000245c306c370_159, v00000245c306c370_160, v00000245c306c370_161, v00000245c306c370_162;
v00000245c306c370_163 .array/port v00000245c306c370, 163;
v00000245c306c370_164 .array/port v00000245c306c370, 164;
v00000245c306c370_165 .array/port v00000245c306c370, 165;
v00000245c306c370_166 .array/port v00000245c306c370, 166;
E_00000245c3002380/42 .event anyedge, v00000245c306c370_163, v00000245c306c370_164, v00000245c306c370_165, v00000245c306c370_166;
v00000245c306c370_167 .array/port v00000245c306c370, 167;
v00000245c306c370_168 .array/port v00000245c306c370, 168;
v00000245c306c370_169 .array/port v00000245c306c370, 169;
v00000245c306c370_170 .array/port v00000245c306c370, 170;
E_00000245c3002380/43 .event anyedge, v00000245c306c370_167, v00000245c306c370_168, v00000245c306c370_169, v00000245c306c370_170;
v00000245c306c370_171 .array/port v00000245c306c370, 171;
v00000245c306c370_172 .array/port v00000245c306c370, 172;
v00000245c306c370_173 .array/port v00000245c306c370, 173;
v00000245c306c370_174 .array/port v00000245c306c370, 174;
E_00000245c3002380/44 .event anyedge, v00000245c306c370_171, v00000245c306c370_172, v00000245c306c370_173, v00000245c306c370_174;
v00000245c306c370_175 .array/port v00000245c306c370, 175;
v00000245c306c370_176 .array/port v00000245c306c370, 176;
v00000245c306c370_177 .array/port v00000245c306c370, 177;
v00000245c306c370_178 .array/port v00000245c306c370, 178;
E_00000245c3002380/45 .event anyedge, v00000245c306c370_175, v00000245c306c370_176, v00000245c306c370_177, v00000245c306c370_178;
v00000245c306c370_179 .array/port v00000245c306c370, 179;
v00000245c306c370_180 .array/port v00000245c306c370, 180;
v00000245c306c370_181 .array/port v00000245c306c370, 181;
v00000245c306c370_182 .array/port v00000245c306c370, 182;
E_00000245c3002380/46 .event anyedge, v00000245c306c370_179, v00000245c306c370_180, v00000245c306c370_181, v00000245c306c370_182;
v00000245c306c370_183 .array/port v00000245c306c370, 183;
v00000245c306c370_184 .array/port v00000245c306c370, 184;
v00000245c306c370_185 .array/port v00000245c306c370, 185;
v00000245c306c370_186 .array/port v00000245c306c370, 186;
E_00000245c3002380/47 .event anyedge, v00000245c306c370_183, v00000245c306c370_184, v00000245c306c370_185, v00000245c306c370_186;
v00000245c306c370_187 .array/port v00000245c306c370, 187;
v00000245c306c370_188 .array/port v00000245c306c370, 188;
v00000245c306c370_189 .array/port v00000245c306c370, 189;
v00000245c306c370_190 .array/port v00000245c306c370, 190;
E_00000245c3002380/48 .event anyedge, v00000245c306c370_187, v00000245c306c370_188, v00000245c306c370_189, v00000245c306c370_190;
v00000245c306c370_191 .array/port v00000245c306c370, 191;
v00000245c306c370_192 .array/port v00000245c306c370, 192;
v00000245c306c370_193 .array/port v00000245c306c370, 193;
v00000245c306c370_194 .array/port v00000245c306c370, 194;
E_00000245c3002380/49 .event anyedge, v00000245c306c370_191, v00000245c306c370_192, v00000245c306c370_193, v00000245c306c370_194;
v00000245c306c370_195 .array/port v00000245c306c370, 195;
v00000245c306c370_196 .array/port v00000245c306c370, 196;
v00000245c306c370_197 .array/port v00000245c306c370, 197;
v00000245c306c370_198 .array/port v00000245c306c370, 198;
E_00000245c3002380/50 .event anyedge, v00000245c306c370_195, v00000245c306c370_196, v00000245c306c370_197, v00000245c306c370_198;
v00000245c306c370_199 .array/port v00000245c306c370, 199;
v00000245c306c370_200 .array/port v00000245c306c370, 200;
v00000245c306c370_201 .array/port v00000245c306c370, 201;
v00000245c306c370_202 .array/port v00000245c306c370, 202;
E_00000245c3002380/51 .event anyedge, v00000245c306c370_199, v00000245c306c370_200, v00000245c306c370_201, v00000245c306c370_202;
v00000245c306c370_203 .array/port v00000245c306c370, 203;
v00000245c306c370_204 .array/port v00000245c306c370, 204;
v00000245c306c370_205 .array/port v00000245c306c370, 205;
v00000245c306c370_206 .array/port v00000245c306c370, 206;
E_00000245c3002380/52 .event anyedge, v00000245c306c370_203, v00000245c306c370_204, v00000245c306c370_205, v00000245c306c370_206;
v00000245c306c370_207 .array/port v00000245c306c370, 207;
v00000245c306c370_208 .array/port v00000245c306c370, 208;
v00000245c306c370_209 .array/port v00000245c306c370, 209;
v00000245c306c370_210 .array/port v00000245c306c370, 210;
E_00000245c3002380/53 .event anyedge, v00000245c306c370_207, v00000245c306c370_208, v00000245c306c370_209, v00000245c306c370_210;
v00000245c306c370_211 .array/port v00000245c306c370, 211;
v00000245c306c370_212 .array/port v00000245c306c370, 212;
v00000245c306c370_213 .array/port v00000245c306c370, 213;
v00000245c306c370_214 .array/port v00000245c306c370, 214;
E_00000245c3002380/54 .event anyedge, v00000245c306c370_211, v00000245c306c370_212, v00000245c306c370_213, v00000245c306c370_214;
v00000245c306c370_215 .array/port v00000245c306c370, 215;
v00000245c306c370_216 .array/port v00000245c306c370, 216;
v00000245c306c370_217 .array/port v00000245c306c370, 217;
v00000245c306c370_218 .array/port v00000245c306c370, 218;
E_00000245c3002380/55 .event anyedge, v00000245c306c370_215, v00000245c306c370_216, v00000245c306c370_217, v00000245c306c370_218;
v00000245c306c370_219 .array/port v00000245c306c370, 219;
v00000245c306c370_220 .array/port v00000245c306c370, 220;
v00000245c306c370_221 .array/port v00000245c306c370, 221;
v00000245c306c370_222 .array/port v00000245c306c370, 222;
E_00000245c3002380/56 .event anyedge, v00000245c306c370_219, v00000245c306c370_220, v00000245c306c370_221, v00000245c306c370_222;
v00000245c306c370_223 .array/port v00000245c306c370, 223;
v00000245c306c370_224 .array/port v00000245c306c370, 224;
v00000245c306c370_225 .array/port v00000245c306c370, 225;
v00000245c306c370_226 .array/port v00000245c306c370, 226;
E_00000245c3002380/57 .event anyedge, v00000245c306c370_223, v00000245c306c370_224, v00000245c306c370_225, v00000245c306c370_226;
v00000245c306c370_227 .array/port v00000245c306c370, 227;
v00000245c306c370_228 .array/port v00000245c306c370, 228;
v00000245c306c370_229 .array/port v00000245c306c370, 229;
v00000245c306c370_230 .array/port v00000245c306c370, 230;
E_00000245c3002380/58 .event anyedge, v00000245c306c370_227, v00000245c306c370_228, v00000245c306c370_229, v00000245c306c370_230;
v00000245c306c370_231 .array/port v00000245c306c370, 231;
v00000245c306c370_232 .array/port v00000245c306c370, 232;
v00000245c306c370_233 .array/port v00000245c306c370, 233;
v00000245c306c370_234 .array/port v00000245c306c370, 234;
E_00000245c3002380/59 .event anyedge, v00000245c306c370_231, v00000245c306c370_232, v00000245c306c370_233, v00000245c306c370_234;
v00000245c306c370_235 .array/port v00000245c306c370, 235;
v00000245c306c370_236 .array/port v00000245c306c370, 236;
v00000245c306c370_237 .array/port v00000245c306c370, 237;
v00000245c306c370_238 .array/port v00000245c306c370, 238;
E_00000245c3002380/60 .event anyedge, v00000245c306c370_235, v00000245c306c370_236, v00000245c306c370_237, v00000245c306c370_238;
v00000245c306c370_239 .array/port v00000245c306c370, 239;
v00000245c306c370_240 .array/port v00000245c306c370, 240;
v00000245c306c370_241 .array/port v00000245c306c370, 241;
v00000245c306c370_242 .array/port v00000245c306c370, 242;
E_00000245c3002380/61 .event anyedge, v00000245c306c370_239, v00000245c306c370_240, v00000245c306c370_241, v00000245c306c370_242;
v00000245c306c370_243 .array/port v00000245c306c370, 243;
v00000245c306c370_244 .array/port v00000245c306c370, 244;
v00000245c306c370_245 .array/port v00000245c306c370, 245;
v00000245c306c370_246 .array/port v00000245c306c370, 246;
E_00000245c3002380/62 .event anyedge, v00000245c306c370_243, v00000245c306c370_244, v00000245c306c370_245, v00000245c306c370_246;
v00000245c306c370_247 .array/port v00000245c306c370, 247;
v00000245c306c370_248 .array/port v00000245c306c370, 248;
v00000245c306c370_249 .array/port v00000245c306c370, 249;
v00000245c306c370_250 .array/port v00000245c306c370, 250;
E_00000245c3002380/63 .event anyedge, v00000245c306c370_247, v00000245c306c370_248, v00000245c306c370_249, v00000245c306c370_250;
v00000245c306c370_251 .array/port v00000245c306c370, 251;
v00000245c306c370_252 .array/port v00000245c306c370, 252;
v00000245c306c370_253 .array/port v00000245c306c370, 253;
v00000245c306c370_254 .array/port v00000245c306c370, 254;
E_00000245c3002380/64 .event anyedge, v00000245c306c370_251, v00000245c306c370_252, v00000245c306c370_253, v00000245c306c370_254;
v00000245c306c370_255 .array/port v00000245c306c370, 255;
E_00000245c3002380/65 .event anyedge, v00000245c306c370_255;
E_00000245c3002380 .event/or E_00000245c3002380/0, E_00000245c3002380/1, E_00000245c3002380/2, E_00000245c3002380/3, E_00000245c3002380/4, E_00000245c3002380/5, E_00000245c3002380/6, E_00000245c3002380/7, E_00000245c3002380/8, E_00000245c3002380/9, E_00000245c3002380/10, E_00000245c3002380/11, E_00000245c3002380/12, E_00000245c3002380/13, E_00000245c3002380/14, E_00000245c3002380/15, E_00000245c3002380/16, E_00000245c3002380/17, E_00000245c3002380/18, E_00000245c3002380/19, E_00000245c3002380/20, E_00000245c3002380/21, E_00000245c3002380/22, E_00000245c3002380/23, E_00000245c3002380/24, E_00000245c3002380/25, E_00000245c3002380/26, E_00000245c3002380/27, E_00000245c3002380/28, E_00000245c3002380/29, E_00000245c3002380/30, E_00000245c3002380/31, E_00000245c3002380/32, E_00000245c3002380/33, E_00000245c3002380/34, E_00000245c3002380/35, E_00000245c3002380/36, E_00000245c3002380/37, E_00000245c3002380/38, E_00000245c3002380/39, E_00000245c3002380/40, E_00000245c3002380/41, E_00000245c3002380/42, E_00000245c3002380/43, E_00000245c3002380/44, E_00000245c3002380/45, E_00000245c3002380/46, E_00000245c3002380/47, E_00000245c3002380/48, E_00000245c3002380/49, E_00000245c3002380/50, E_00000245c3002380/51, E_00000245c3002380/52, E_00000245c3002380/53, E_00000245c3002380/54, E_00000245c3002380/55, E_00000245c3002380/56, E_00000245c3002380/57, E_00000245c3002380/58, E_00000245c3002380/59, E_00000245c3002380/60, E_00000245c3002380/61, E_00000245c3002380/62, E_00000245c3002380/63, E_00000245c3002380/64, E_00000245c3002380/65;
S_00000245c2fc5d20 .scope module, "rf" "Register_file" 4 99, 12 4 0, S_00000245c3008ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "read_reg1";
    .port_info 2 /INPUT 4 "read_reg2";
    .port_info 3 /INPUT 4 "write_reg";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /INPUT 1 "reg_enable";
    .port_info 7 /OUTPUT 8 "read_data1";
    .port_info 8 /OUTPUT 8 "read_data2";
o00000245c301dd28 .functor BUFZ 1, C4<z>; HiZ drive
v00000245c306ffa0_0 .net "clk", 0 0, o00000245c301dd28;  0 drivers
v00000245c306fbe0_0 .var/i "i", 31 0;
v00000245c3070cc0_0 .var "read_data1", 7 0;
v00000245c3070ea0_0 .var "read_data2", 7 0;
v00000245c3070180_0 .net "read_reg1", 3 0, v00000245c306c4b0_0;  alias, 1 drivers
v00000245c3070860_0 .net "read_reg2", 3 0, v00000245c306d950_0;  alias, 1 drivers
v00000245c3070040_0 .net "reg_enable", 0 0, v00000245c306d450_0;  alias, 1 drivers
v00000245c306f960_0 .net "reg_write", 0 0, v00000245c306d590_0;  alias, 1 drivers
v00000245c306f5a0 .array "register_memory", 0 15, 7 0;
v00000245c3070900_0 .net "write_data", 7 0, v00000245c306c730_0;  alias, 1 drivers
v00000245c30700e0_0 .net "write_reg", 3 0, v00000245c306d310_0;  alias, 1 drivers
v00000245c306f5a0_0 .array/port v00000245c306f5a0, 0;
v00000245c306f5a0_1 .array/port v00000245c306f5a0, 1;
E_00000245c30022c0/0 .event anyedge, v00000245c306d450_0, v00000245c306c4b0_0, v00000245c306f5a0_0, v00000245c306f5a0_1;
v00000245c306f5a0_2 .array/port v00000245c306f5a0, 2;
v00000245c306f5a0_3 .array/port v00000245c306f5a0, 3;
v00000245c306f5a0_4 .array/port v00000245c306f5a0, 4;
v00000245c306f5a0_5 .array/port v00000245c306f5a0, 5;
E_00000245c30022c0/1 .event anyedge, v00000245c306f5a0_2, v00000245c306f5a0_3, v00000245c306f5a0_4, v00000245c306f5a0_5;
v00000245c306f5a0_6 .array/port v00000245c306f5a0, 6;
v00000245c306f5a0_7 .array/port v00000245c306f5a0, 7;
v00000245c306f5a0_8 .array/port v00000245c306f5a0, 8;
v00000245c306f5a0_9 .array/port v00000245c306f5a0, 9;
E_00000245c30022c0/2 .event anyedge, v00000245c306f5a0_6, v00000245c306f5a0_7, v00000245c306f5a0_8, v00000245c306f5a0_9;
v00000245c306f5a0_10 .array/port v00000245c306f5a0, 10;
v00000245c306f5a0_11 .array/port v00000245c306f5a0, 11;
v00000245c306f5a0_12 .array/port v00000245c306f5a0, 12;
v00000245c306f5a0_13 .array/port v00000245c306f5a0, 13;
E_00000245c30022c0/3 .event anyedge, v00000245c306f5a0_10, v00000245c306f5a0_11, v00000245c306f5a0_12, v00000245c306f5a0_13;
v00000245c306f5a0_14 .array/port v00000245c306f5a0, 14;
v00000245c306f5a0_15 .array/port v00000245c306f5a0, 15;
E_00000245c30022c0/4 .event anyedge, v00000245c306f5a0_14, v00000245c306f5a0_15, v00000245c306d950_0;
E_00000245c30022c0 .event/or E_00000245c30022c0/0, E_00000245c30022c0/1, E_00000245c30022c0/2, E_00000245c30022c0/3, E_00000245c30022c0/4;
E_00000245c30021c0 .event anyedge, v00000245c306d590_0, v00000245c306d450_0, v00000245c306c730_0, v00000245c306d310_0;
S_00000245c2fc5eb0 .scope module, "uut" "program_counter" 4 46, 13 3 0, S_00000245c3008ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "pc_increment";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 1 "PC_enable";
    .port_info 5 /INPUT 8 "jump_label";
    .port_info 6 /OUTPUT 4 "instruction_addr";
v00000245c306fd20_0 .net "PC_enable", 0 0, v00000245c306d770_0;  alias, 1 drivers
v00000245c3070f40_0 .net "clk", 0 0, v00000245c306fa00_0;  alias, 1 drivers
v00000245c30709a0_0 .var "first_cycle", 0 0;
v00000245c3070a40_0 .var "instruction_addr", 3 0;
v00000245c3070e00_0 .net "jump", 0 0, v00000245c306d810_0;  alias, 1 drivers
v00000245c306fdc0_0 .net "jump_label", 7 0, v00000245c306c870_0;  alias, 1 drivers
v00000245c30707c0_0 .net "pc_increment", 7 0, v00000245c306d090_0;  alias, 1 drivers
v00000245c3070360_0 .net "rst", 0 0, v00000245c3071790_0;  alias, 1 drivers
    .scope S_00000245c3008920;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c2ffa370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c2ffaaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c2ffa190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c2ffa2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c2ffa9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c2ffad70_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000245c3008920;
T_1 ;
    %wait E_00000245c3001bc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c2ffa370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c2ffaaf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c2ffa190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c2ffa2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c2ffa9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c2ffad70_0, 0, 1;
    %load/vec4 v00000245c2ffa5f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c2ffa370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c2ffa190_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000245c2ffa5f0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c2ffa190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c2ffaaf0_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c2ffa190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c2ffaaf0_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c2ffa190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c2ffa2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c2ffa370_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c2ffa190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c2ffa2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c2ffa9b0_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c2ffad70_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000245c2fc5eb0;
T_2 ;
    %wait E_00000245c3001840;
    %load/vec4 v00000245c3070360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000245c3070a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000245c30709a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000245c30709a0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000245c306fd20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.2, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000245c30709a0_0, 0;
    %load/vec4 v00000245c3070e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v00000245c306fdc0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000245c3070a40_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000245c30707c0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v00000245c3070a40_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000245c3070a40_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v00000245c3070a40_0;
    %load/vec4 v00000245c30707c0_0;
    %parti/s 4, 0, 2;
    %add;
    %assign/vec4 v00000245c3070a40_0, 0;
T_2.7 ;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000245c2fc8b20;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245c306caf0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000245c306caf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000245c306caf0_0;
    %store/vec4a v00000245c306c5f0, 4, 0;
    %load/vec4 v00000245c306caf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000245c306caf0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 40982, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000245c306c5f0, 4, 0;
    %pushi/vec4 38166, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000245c306c5f0, 4, 0;
    %pushi/vec4 20613, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000245c306c5f0, 4, 0;
    %pushi/vec4 25991, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000245c306c5f0, 4, 0;
    %pushi/vec4 32882, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000245c306c5f0, 4, 0;
    %pushi/vec4 20496, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000245c306c5f0, 4, 0;
    %pushi/vec4 20498, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000245c306c5f0, 4, 0;
    %pushi/vec4 45056, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000245c306c5f0, 4, 0;
    %end;
    .thread T_3;
    .scope S_00000245c2fcd7e0;
T_4 ;
    %wait E_00000245c3002280;
    %load/vec4 v00000245c306d8b0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v00000245c306ddb0_0, 0, 4;
    %load/vec4 v00000245c306d8b0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000245c306c4b0_0, 0, 4;
    %load/vec4 v00000245c306d8b0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000245c306d950_0, 0, 4;
    %load/vec4 v00000245c306ddb0_0;
    %cmpi/u 7, 0, 4;
    %jmp/0xz  T_4.0, 5;
    %load/vec4 v00000245c306d8b0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000245c306d310_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245c306c870_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000245c306d8b0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000245c306d1d0_0, 0, 8;
    %load/vec4 v00000245c306d8b0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000245c306d310_0, 0, 4;
    %load/vec4 v00000245c306d1d0_0;
    %store/vec4 v00000245c306c870_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000245c2fcd650;
T_5 ;
    %wait E_00000245c3001840;
    %load/vec4 v00000245c306d630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000245c306c7d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000245c306c690_0;
    %assign/vec4 v00000245c306c7d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000245c2fcd650;
T_6 ;
    %wait E_00000245c3002000;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306d770_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000245c2fcd650;
T_7 ;
    %wait E_00000245c3001700;
    %load/vec4 v00000245c306c7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000245c306c690_0, 0, 3;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000245c306c690_0, 0, 3;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000245c306c690_0, 0, 3;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v00000245c306c550_0;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000245c306c550_0;
    %cmpi/e 10, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000245c306c690_0, 0, 3;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v00000245c306c550_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %load/vec4 v00000245c306c550_0;
    %cmpi/e 9, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000245c306c690_0, 0, 3;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000245c306c690_0, 0, 3;
T_7.10 ;
T_7.8 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v00000245c306c550_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_7.11, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000245c306c690_0, 0, 3;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000245c306c690_0, 0, 3;
T_7.12 ;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000245c306c690_0, 0, 3;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000245c2fcd650;
T_8 ;
    %wait E_00000245c3001700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c306d590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c306d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c306dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c306dbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c306d3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c306d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c306d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c306dd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c306c910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c306d450_0, 0, 1;
    %load/vec4 v00000245c306c7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306dd10_0, 0, 1;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306d450_0, 0, 1;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v00000245c306c550_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_8.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306dc70_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v00000245c306c550_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306dc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306d130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306d770_0, 0, 1;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306dc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306d130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306d770_0, 0, 1;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306dc70_0, 0, 1;
    %jmp T_8.13;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306dc70_0, 0, 1;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306d810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306d770_0, 0, 1;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.7 ;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306c910_0, 0, 1;
    %load/vec4 v00000245c306c550_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306dbd0_0, 0, 1;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v00000245c306c550_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306d3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306d770_0, 0, 1;
T_8.16 ;
T_8.15 ;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306d450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306d590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c306d770_0, 0, 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000245c2fc5d20;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245c306fbe0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000245c306fbe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 5, 0, 8;
    %ix/getv/s 4, v00000245c306fbe0_0;
    %store/vec4a v00000245c306f5a0, 4, 0;
    %load/vec4 v00000245c306fbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000245c306fbe0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000245c2fc5d20;
T_10 ;
    %wait E_00000245c30021c0;
    %load/vec4 v00000245c306f960_0;
    %load/vec4 v00000245c3070040_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000245c3070900_0;
    %load/vec4 v00000245c30700e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000245c306f5a0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000245c2fc5d20;
T_11 ;
    %wait E_00000245c30022c0;
    %load/vec4 v00000245c3070040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000245c3070180_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000245c306f5a0, 4;
    %store/vec4 v00000245c3070cc0_0, 0, 8;
    %load/vec4 v00000245c3070860_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000245c306f5a0, 4;
    %store/vec4 v00000245c3070ea0_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245c3070cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245c3070ea0_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000245c2fd2440;
T_12 ;
    %wait E_00000245c3001b80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000245c2ffa410_0, 0;
    %load/vec4 v00000245c2ffaf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000245c2ffaeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000245c2ffa690_0, 0;
    %jmp T_12.14;
T_12.2 ;
    %load/vec4 v00000245c2ffacd0_0;
    %load/vec4 v00000245c2ffaa50_0;
    %add;
    %assign/vec4 v00000245c2ffa690_0, 0;
    %jmp T_12.14;
T_12.3 ;
    %load/vec4 v00000245c2ffacd0_0;
    %load/vec4 v00000245c2ffaa50_0;
    %sub;
    %assign/vec4 v00000245c2ffa690_0, 0;
    %jmp T_12.14;
T_12.4 ;
    %load/vec4 v00000245c2ffacd0_0;
    %load/vec4 v00000245c2ffaa50_0;
    %and;
    %assign/vec4 v00000245c2ffa690_0, 0;
    %jmp T_12.14;
T_12.5 ;
    %load/vec4 v00000245c2ffacd0_0;
    %load/vec4 v00000245c2ffaa50_0;
    %or;
    %assign/vec4 v00000245c2ffa690_0, 0;
    %jmp T_12.14;
T_12.6 ;
    %load/vec4 v00000245c2ffacd0_0;
    %load/vec4 v00000245c2ffaa50_0;
    %xor;
    %assign/vec4 v00000245c2ffa690_0, 0;
    %jmp T_12.14;
T_12.7 ;
    %load/vec4 v00000245c2ffacd0_0;
    %ix/getv 4, v00000245c2ffaa50_0;
    %shiftr 4;
    %assign/vec4 v00000245c2ffa690_0, 0;
    %jmp T_12.14;
T_12.8 ;
    %load/vec4 v00000245c2ffacd0_0;
    %ix/getv 4, v00000245c2ffaa50_0;
    %shiftl 4;
    %assign/vec4 v00000245c2ffa690_0, 0;
    %jmp T_12.14;
T_12.9 ;
    %load/vec4 v00000245c2ffacd0_0;
    %load/vec4 v00000245c2ffaa50_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_12.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.16, 8;
T_12.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.16, 8;
 ; End of false expr.
    %blend;
T_12.16;
    %assign/vec4 v00000245c2ffa410_0, 0;
    %jmp T_12.14;
T_12.10 ;
    %load/vec4 v00000245c2ffacd0_0;
    %load/vec4 v00000245c2ffaa50_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_12.17, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %assign/vec4 v00000245c2ffa410_0, 0;
    %jmp T_12.14;
T_12.11 ;
    %load/vec4 v00000245c2ffacd0_0;
    %load/vec4 v00000245c2ffaa50_0;
    %add;
    %assign/vec4 v00000245c2ffa690_0, 0;
    %jmp T_12.14;
T_12.12 ;
    %load/vec4 v00000245c2ffacd0_0;
    %load/vec4 v00000245c2ffaa50_0;
    %add;
    %assign/vec4 v00000245c2ffa690_0, 0;
    %jmp T_12.14;
T_12.14 ;
    %pop/vec4 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000245c2fc8e40;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245c306cc30_0, 0, 32;
T_13.0 ;
    %load/vec4 v00000245c306cc30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 9, 0, 8;
    %ix/getv/s 4, v00000245c306cc30_0;
    %store/vec4a v00000245c306c370, 4, 0;
    %load/vec4 v00000245c306cc30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000245c306cc30_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_00000245c2fc8e40;
T_14 ;
    %wait E_00000245c3002380;
    %load/vec4 v00000245c306def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000245c306ccd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v00000245c3070ae0_0;
    %load/vec4 v00000245c3070c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000245c306c370, 0, 4;
T_14.2 ;
T_14.0 ;
    %load/vec4 v00000245c3070b80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000245c306c370, 4;
    %store/vec4 v00000245c3070d60_0, 0, 8;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000245c2fc8cb0;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245c306c730_0, 0, 8;
    %end;
    .thread T_15;
    .scope S_00000245c2fc8cb0;
T_16 ;
    %wait E_00000245c3002180;
    %load/vec4 v00000245c306de50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %jmp T_16.2;
T_16.0 ;
    %load/vec4 v00000245c306cb90_0;
    %store/vec4 v00000245c306c730_0, 0, 8;
    %jmp T_16.2;
T_16.1 ;
    %load/vec4 v00000245c306c2d0_0;
    %store/vec4 v00000245c306c730_0, 0, 8;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000245c2fd25d0;
T_17 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245c306ca50_0, 0, 8;
    %end;
    .thread T_17;
    .scope S_00000245c2fd25d0;
T_18 ;
    %wait E_00000245c3001dc0;
    %load/vec4 v00000245c306c230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %jmp T_18.2;
T_18.0 ;
    %load/vec4 v00000245c306df90_0;
    %store/vec4 v00000245c306ca50_0, 0, 8;
    %jmp T_18.2;
T_18.1 ;
    %load/vec4 v00000245c306c190_0;
    %store/vec4 v00000245c306ca50_0, 0, 8;
    %jmp T_18.2;
T_18.2 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000245c2fcd4c0;
T_19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245c306d090_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_00000245c2fcd4c0;
T_20 ;
    %wait E_00000245c3001940;
    %load/vec4 v00000245c306cd70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %load/vec4 v00000245c306c410_0;
    %store/vec4 v00000245c306d090_0, 0, 8;
    %jmp T_20.2;
T_20.1 ;
    %load/vec4 v00000245c306cff0_0;
    %store/vec4 v00000245c306d090_0, 0, 8;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000245c3008ab0;
T_21 ;
    %delay 10000, 0;
    %load/vec4 v00000245c306fa00_0;
    %inv;
    %store/vec4 v00000245c306fa00_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_00000245c3008ab0;
T_22 ;
    %vpi_call 4 163 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 4 164 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000245c3008ab0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c306fa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c3071790_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c3071790_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c3071790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c306fa00_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v00000245c306fa00_0;
    %inv;
    %store/vec4 v00000245c306fa00_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 4 184 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_00000245c3008ab0;
T_23 ;
    %vpi_call 4 192 "$monitor", "Time: %0t | clk: %b | rst: %b | pc_increment: %b | instruction_addr: %b | PC_enable: %b | IR_enable: %b | mem_enable: %b | reg_enable: %b", $time, v00000245c306fa00_0, v00000245c3071790_0, v00000245c306fc80_0, v00000245c306f780_0, v00000245c30705e0_0, v00000245c306fe60_0, v00000245c306fb40_0, v00000245c3070540_0 {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "adder.v";
    "control_unit.v";
    "tb_RISC_16.v";
    "ALU.v";
    "MUX.v";
    "AND.v";
    "control_unit_multicycle.v";
    "instruction_decoder.v";
    "instruction_memory.v";
    "data_memory.v";
    "Register_file.v";
    "program_counter.v";
