#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 24 16:12:08 2020
# Process ID: 2348
# Current directory: C:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.runs/MovingSquare_VGA_Square_Logic_0_0_synth_1
# Command line: vivado.exe -log MovingSquare_VGA_Square_Logic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MovingSquare_VGA_Square_Logic_0_0.tcl
# Log file: C:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.runs/MovingSquare_VGA_Square_Logic_0_0_synth_1/MovingSquare_VGA_Square_Logic_0_0.vds
# Journal file: C:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.runs/MovingSquare_VGA_Square_Logic_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source MovingSquare_VGA_Square_Logic_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ProgramData/Xilinx/my_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ProgramData/Xilinx/IP_DS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.cache/ip 
Command: synth_design -top MovingSquare_VGA_Square_Logic_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 850.414 ; gain = 233.777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MovingSquare_VGA_Square_Logic_0_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/synth/MovingSquare_VGA_Square_Logic_0_0.vhd:77]
INFO: [Synth 8-3491] module 'VGA_Square_Logic' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:14' bound to instance 'U0' of component 'VGA_Square_Logic' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/synth/MovingSquare_VGA_Square_Logic_0_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:39]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_InWidthSquare_1' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InWidthSquare_1/synth/VGA_Square_Logic_InWidthSquare_1.vhd:56' bound to instance 'InHeightSquare' of component 'VGA_Square_Logic_InWidthSquare_1' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:195]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_InWidthSquare_1' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InWidthSquare_1/synth/VGA_Square_Logic_InWidthSquare_1.vhd:64]
INFO: [Synth 8-3491] module 'DS_AND_2B' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/49a8/sources_1/new/DS_AND_2B.vhd:29' bound to instance 'U0' of component 'DS_AND_2B' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InWidthSquare_1/synth/VGA_Square_Logic_InWidthSquare_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'DS_AND_2B' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/49a8/sources_1/new/DS_AND_2B.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'DS_AND_2B' (1#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/49a8/sources_1/new/DS_AND_2B.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_InWidthSquare_1' (2#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InWidthSquare_1/synth/VGA_Square_Logic_InWidthSquare_1.vhd:64]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_InWidthSquare_0' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InWidthSquare_0/synth/VGA_Square_Logic_InWidthSquare_0.vhd:56' bound to instance 'InSquare' of component 'VGA_Square_Logic_InWidthSquare_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:201]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_InWidthSquare_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InWidthSquare_0/synth/VGA_Square_Logic_InWidthSquare_0.vhd:64]
INFO: [Synth 8-3491] module 'DS_AND_2B' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/49a8/sources_1/new/DS_AND_2B.vhd:29' bound to instance 'U0' of component 'DS_AND_2B' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InWidthSquare_0/synth/VGA_Square_Logic_InWidthSquare_0.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_InWidthSquare_0' (3#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InWidthSquare_0/synth/VGA_Square_Logic_InWidthSquare_0.vhd:64]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_InSquare_0' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InSquare_0/synth/VGA_Square_Logic_InSquare_0.vhd:56' bound to instance 'InSquareAndCanDraw' of component 'VGA_Square_Logic_InSquare_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:207]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_InSquare_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InSquare_0/synth/VGA_Square_Logic_InSquare_0.vhd:64]
INFO: [Synth 8-3491] module 'DS_AND_2B' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/49a8/sources_1/new/DS_AND_2B.vhd:29' bound to instance 'U0' of component 'DS_AND_2B' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InSquare_0/synth/VGA_Square_Logic_InSquare_0.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_InSquare_0' (4#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InSquare_0/synth/VGA_Square_Logic_InSquare_0.vhd:64]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_DS_AND_2B_0_0' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_AND_2B_0_0/synth/VGA_Square_Logic_DS_AND_2B_0_0.vhd:56' bound to instance 'InWidthSquare' of component 'VGA_Square_Logic_DS_AND_2B_0_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:213]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_DS_AND_2B_0_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_AND_2B_0_0/synth/VGA_Square_Logic_DS_AND_2B_0_0.vhd:64]
INFO: [Synth 8-3491] module 'DS_AND_2B' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/49a8/sources_1/new/DS_AND_2B.vhd:29' bound to instance 'U0' of component 'DS_AND_2B' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_AND_2B_0_0/synth/VGA_Square_Logic_DS_AND_2B_0_0.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_DS_AND_2B_0_0' (5#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_AND_2B_0_0/synth/VGA_Square_Logic_DS_AND_2B_0_0.vhd:64]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_YANDX_0_0' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_YANDX_0_0/synth/VGA_Square_Logic_YANDX_0_0.vhd:56' bound to instance 'NewScreen' of component 'VGA_Square_Logic_YANDX_0_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:219]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_YANDX_0_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_YANDX_0_0/synth/VGA_Square_Logic_YANDX_0_0.vhd:64]
INFO: [Synth 8-3491] module 'DS_AND_2B' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/49a8/sources_1/new/DS_AND_2B.vhd:29' bound to instance 'U0' of component 'DS_AND_2B' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_YANDX_0_0/synth/VGA_Square_Logic_YANDX_0_0.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_YANDX_0_0' (6#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_YANDX_0_0/synth/VGA_Square_Logic_YANDX_0_0.vhd:64]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_DS_OR_2B_0_0' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_OR_2B_0_0/synth/VGA_Square_Logic_DS_OR_2B_0_0.vhd:56' bound to instance 'SideReached' of component 'VGA_Square_Logic_DS_OR_2B_0_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:225]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_DS_OR_2B_0_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_OR_2B_0_0/synth/VGA_Square_Logic_DS_OR_2B_0_0.vhd:64]
INFO: [Synth 8-3491] module 'DS_OR_2B' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/e6ac/sources_1/new/DS_OR_2B.vhd:29' bound to instance 'U0' of component 'DS_OR_2B' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_OR_2B_0_0/synth/VGA_Square_Logic_DS_OR_2B_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'DS_OR_2B' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/e6ac/sources_1/new/DS_OR_2B.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'DS_OR_2B' (7#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/e6ac/sources_1/new/DS_OR_2B.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_DS_OR_2B_0_0' (8#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_OR_2B_0_0/synth/VGA_Square_Logic_DS_OR_2B_0_0.vhd:64]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_c_counter_binary_0_1' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_c_counter_binary_0_1/synth/VGA_Square_Logic_c_counter_binary_0_1.vhd:59' bound to instance 'Toggle_X_Up' of component 'VGA_Square_Logic_c_counter_binary_0_1' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_c_counter_binary_0_1' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_c_counter_binary_0_1/synth/VGA_Square_Logic_c_counter_binary_0_1.vhd:67]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/1f12/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_c_counter_binary_0_1/synth/VGA_Square_Logic_c_counter_binary_0_1.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_c_counter_binary_0_1' (14#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_c_counter_binary_0_1/synth/VGA_Square_Logic_c_counter_binary_0_1.vhd:67]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_Toggle_X_Up_0' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_Toggle_X_Up_0/synth/VGA_Square_Logic_Toggle_X_Up_0.vhd:59' bound to instance 'Toggle_Y_Up' of component 'VGA_Square_Logic_Toggle_X_Up_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:237]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_Toggle_X_Up_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_Toggle_X_Up_0/synth/VGA_Square_Logic_Toggle_X_Up_0.vhd:67]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_14' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/1f12/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2146' bound to instance 'U0' of component 'c_counter_binary_v12_0_14' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_Toggle_X_Up_0/synth/VGA_Square_Logic_Toggle_X_Up_0.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_Toggle_X_Up_0' (15#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_Toggle_X_Up_0/synth/VGA_Square_Logic_Toggle_X_Up_0.vhd:67]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_SideReached_0' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_SideReached_0/synth/VGA_Square_Logic_SideReached_0.vhd:56' bound to instance 'TopBottomReached' of component 'VGA_Square_Logic_SideReached_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:243]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_SideReached_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_SideReached_0/synth/VGA_Square_Logic_SideReached_0.vhd:64]
INFO: [Synth 8-3491] module 'DS_OR_2B' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/e6ac/sources_1/new/DS_OR_2B.vhd:29' bound to instance 'U0' of component 'DS_OR_2B' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_SideReached_0/synth/VGA_Square_Logic_SideReached_0.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_SideReached_0' (16#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_SideReached_0/synth/VGA_Square_Logic_SideReached_0.vhd:64]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_X_NOT_GT_endX_0' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_X_NOT_GT_endX_0/synth/VGA_Square_Logic_X_NOT_GT_endX_0.vhd:56' bound to instance 'X_NOT_GT_endX1' of component 'VGA_Square_Logic_X_NOT_GT_endX_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:249]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_X_NOT_GT_endX_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_X_NOT_GT_endX_0/synth/VGA_Square_Logic_X_NOT_GT_endX_0.vhd:63]
INFO: [Synth 8-3491] module 'DS_NOT' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/41fb/sources_1/new/DS_NOT.vhd:29' bound to instance 'U0' of component 'DS_NOT' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_X_NOT_GT_endX_0/synth/VGA_Square_Logic_X_NOT_GT_endX_0.vhd:79]
INFO: [Synth 8-638] synthesizing module 'DS_NOT' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/41fb/sources_1/new/DS_NOT.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'DS_NOT' (17#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/41fb/sources_1/new/DS_NOT.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_X_NOT_GT_endX_0' (18#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_X_NOT_GT_endX_0/synth/VGA_Square_Logic_X_NOT_GT_endX_0.vhd:63]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_DS_NOT_0_0' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_NOT_0_0/synth/VGA_Square_Logic_DS_NOT_0_0.vhd:56' bound to instance 'X_NOT_LT_startX' of component 'VGA_Square_Logic_DS_NOT_0_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:254]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_DS_NOT_0_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_NOT_0_0/synth/VGA_Square_Logic_DS_NOT_0_0.vhd:63]
INFO: [Synth 8-3491] module 'DS_NOT' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/41fb/sources_1/new/DS_NOT.vhd:29' bound to instance 'U0' of component 'DS_NOT' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_NOT_0_0/synth/VGA_Square_Logic_DS_NOT_0_0.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_DS_NOT_0_0' (19#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_NOT_0_0/synth/VGA_Square_Logic_DS_NOT_0_0.vhd:63]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_InSquareAndCanDraw_0' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InSquareAndCanDraw_0/synth/VGA_Square_Logic_InSquareAndCanDraw_0.vhd:56' bound to instance 'YANDX_0' of component 'VGA_Square_Logic_InSquareAndCanDraw_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:259]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_InSquareAndCanDraw_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InSquareAndCanDraw_0/synth/VGA_Square_Logic_InSquareAndCanDraw_0.vhd:64]
INFO: [Synth 8-3491] module 'DS_AND_2B' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/49a8/sources_1/new/DS_AND_2B.vhd:29' bound to instance 'U0' of component 'DS_AND_2B' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InSquareAndCanDraw_0/synth/VGA_Square_Logic_InSquareAndCanDraw_0.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_InSquareAndCanDraw_0' (20#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_InSquareAndCanDraw_0/synth/VGA_Square_Logic_InSquareAndCanDraw_0.vhd:64]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_Y_NOT_LT_startY_0' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_Y_NOT_LT_startY_0/synth/VGA_Square_Logic_Y_NOT_LT_startY_0.vhd:56' bound to instance 'Y_NOT_GT_endY' of component 'VGA_Square_Logic_Y_NOT_LT_startY_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:265]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_Y_NOT_LT_startY_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_Y_NOT_LT_startY_0/synth/VGA_Square_Logic_Y_NOT_LT_startY_0.vhd:63]
INFO: [Synth 8-3491] module 'DS_NOT' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/41fb/sources_1/new/DS_NOT.vhd:29' bound to instance 'U0' of component 'DS_NOT' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_Y_NOT_LT_startY_0/synth/VGA_Square_Logic_Y_NOT_LT_startY_0.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_Y_NOT_LT_startY_0' (21#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_Y_NOT_LT_startY_0/synth/VGA_Square_Logic_Y_NOT_LT_startY_0.vhd:63]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_X_NOT_LT_startX_0' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_X_NOT_LT_startX_0/synth/VGA_Square_Logic_X_NOT_LT_startX_0.vhd:56' bound to instance 'Y_NOT_LT_startY' of component 'VGA_Square_Logic_X_NOT_LT_startX_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:270]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_X_NOT_LT_startX_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_X_NOT_LT_startX_0/synth/VGA_Square_Logic_X_NOT_LT_startX_0.vhd:63]
INFO: [Synth 8-3491] module 'DS_NOT' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/41fb/sources_1/new/DS_NOT.vhd:29' bound to instance 'U0' of component 'DS_NOT' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_X_NOT_LT_startX_0/synth/VGA_Square_Logic_X_NOT_LT_startX_0.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_X_NOT_LT_startX_0' (22#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_X_NOT_LT_startX_0/synth/VGA_Square_Logic_X_NOT_LT_startX_0.vhd:63]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_DS_NOT_0_1' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_NOT_0_1/synth/VGA_Square_Logic_DS_NOT_0_1.vhd:56' bound to instance 'startWithX_Up_High' of component 'VGA_Square_Logic_DS_NOT_0_1' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:275]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_DS_NOT_0_1' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_NOT_0_1/synth/VGA_Square_Logic_DS_NOT_0_1.vhd:63]
INFO: [Synth 8-3491] module 'DS_NOT' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/41fb/sources_1/new/DS_NOT.vhd:29' bound to instance 'U0' of component 'DS_NOT' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_NOT_0_1/synth/VGA_Square_Logic_DS_NOT_0_1.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_DS_NOT_0_1' (23#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_DS_NOT_0_1/synth/VGA_Square_Logic_DS_NOT_0_1.vhd:63]
INFO: [Synth 8-3491] module 'VGA_Square_Logic_startWithX_Up_High_0' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_startWithX_Up_High_0/synth/VGA_Square_Logic_startWithX_Up_High_0.vhd:56' bound to instance 'startWith_Y_Up_High' of component 'VGA_Square_Logic_startWithX_Up_High_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:280]
INFO: [Synth 8-638] synthesizing module 'VGA_Square_Logic_startWithX_Up_High_0' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_startWithX_Up_High_0/synth/VGA_Square_Logic_startWithX_Up_High_0.vhd:63]
INFO: [Synth 8-3491] module 'DS_NOT' declared at 'c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/ipshared/41fb/sources_1/new/DS_NOT.vhd:29' bound to instance 'U0' of component 'DS_NOT' [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_startWithX_Up_High_0/synth/VGA_Square_Logic_startWithX_Up_High_0.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic_startWithX_Up_High_0' (24#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_startWithX_Up_High_0/synth/VGA_Square_Logic_startWithX_Up_High_0.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'VGA_Square_Logic' (25#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ipshared/2724/src/VGA_Square_Logic.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'MovingSquare_VGA_Square_Logic_0_0' (26#1) [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/synth/MovingSquare_VGA_Square_Logic_0_0.vhd:77]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design fabric_counter has unconnected port N_TC
WARNING: [Synth 8-3331] design fabric_counter has unconnected port UP
WARNING: [Synth 8-3331] design fabric_counter has unconnected port L[0]
WARNING: [Synth 8-3331] design xbip_counter_v3_0_6_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_counter_v3_0_6_viv has unconnected port LOAD
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_viv has unconnected port SINIT
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 953.355 ; gain = 336.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 953.355 ; gain = 336.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 953.355 ; gain = 336.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 953.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.srcs/sources_1/bd/MovingSquare/ip/MovingSquare_VGA_Square_Logic_0_0/src/VGA_Square_Logic_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.runs/MovingSquare_VGA_Square_Logic_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.runs/MovingSquare_VGA_Square_Logic_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1011.094 ; gain = 1.984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1011.094 ; gain = 394.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1011.094 ; gain = 394.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.runs/MovingSquare_VGA_Square_Logic_0_0_synth_1/dont_touch.xdc, line 57).
Applied set_property DONT_TOUCH = true for U0/startWith_Y_Up_High. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/startWithX_Up_High. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Toggle_Y_Up. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Toggle_X_Up. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/TopBottomReached. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/SideReached. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/NewScreen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/YANDX_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/InSquareAndCanDraw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Y_NOT_GT_endY. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/Y_NOT_LT_startY. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/InHeightSquare. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/InSquare. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/X_NOT_GT_endX1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/X_NOT_LT_startX. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/InWidthSquare. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1011.094 ; gain = 394.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1011.094 ; gain = 394.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_viv has unconnected port UP
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_viv has unconnected port LOAD
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_14_viv has unconnected port L[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1011.094 ; gain = 394.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1011.094 ; gain = 394.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1011.094 ; gain = 394.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1014.457 ; gain = 397.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1030.262 ; gain = 413.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1030.262 ; gain = 413.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1030.262 ; gain = 413.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1030.262 ; gain = 413.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1030.262 ; gain = 413.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1030.262 ; gain = 413.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT2 |    12|
|3     |FDRE |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1030.262 ; gain = 413.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 1030.262 ; gain = 355.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1030.262 ; gain = 413.625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.313 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1050.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 1050.836 ; gain = 738.758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.836 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.runs/MovingSquare_VGA_Square_Logic_0_0_synth_1/MovingSquare_VGA_Square_Logic_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MovingSquare_VGA_Square_Logic_0_0, cache-ID = a885f2d4697266fe
INFO: [Coretcl 2-1174] Renamed 27 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.836 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ProgramData/Xilinx/Projects/MovingSquareComplete/MovingSquareComplete.runs/MovingSquare_VGA_Square_Logic_0_0_synth_1/MovingSquare_VGA_Square_Logic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MovingSquare_VGA_Square_Logic_0_0_utilization_synth.rpt -pb MovingSquare_VGA_Square_Logic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 24 16:13:30 2020...
