# Copyright (c) 2020 Gerson Fernando Budke <nandojve@gmail.com>
# Copyright (c) 2019 Derek Hageman <hageman@inthat.cloud>
# SPDX-License-Identifier: Apache-2.0

description: Generic pll-rate clock provider

compatible: "pll-clock"

include: clock-controller.yaml

properties:
    label:
      type: string
      required: false
      description: Human readable string describing the device (used by Zephyr for API name)

    clock-frequency:
      type: int
      description: output clock frequency (Hz)
      required: true

    pll-mul:
      type: int
      description: PLL multiply factor
      required: true

    pll-div:
      type: int
      description: PLL division factor
      required: true

    pll-count:
      type: int
      description: Specifies the number of refclk cycles before try to lock
      required: false

    pll-range:
      type: int
      description: Selects the frequency range
      required: false

    pll-out-div:
      type: int
      description: Divides the output frequency divisor
      required: false
      default: 0

    pll-calib:
      type: int
      description: Sets the calibration value
      required: false

    clocks:
      type: phandle-array
      required: false
      description: input clock source

    clock-id:
      type: int
      required: false
      description: Clock identificator

    "#clock-cells":
      const: 0
