

================================================================
== Vitis HLS Report for 'word_width_Pipeline_WRITE'
================================================================
* Date:           Wed Jun  5 00:33:03 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m3
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409603|   409603|  4.096 ms|  4.096 ms|  409603|  409603|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- WRITE   |   409601|   409601|         3|          1|          1|  409600|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      586|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      539|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      539|      640|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln27_fu_136_p2         |         +|   0|  0|   26|          19|           1|
    |add_ln70_1_fu_197_p2       |         +|   0|  0|   19|           8|           8|
    |add_ln70_fu_191_p2         |         +|   0|  0|   19|           8|           8|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln25_fu_130_p2        |      icmp|   0|  0|   14|          19|          18|
    |icmp_ln27_fu_151_p2        |      icmp|   0|  0|   10|           6|           2|
    |select_ln27_fu_234_p3      |    select|   0|  0|  492|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  586|          64|          42|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx     |   9|          2|   19|         38|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |i_fu_82                  |   9|          2|   19|         38|
    |phi_ln27_fu_78           |   9|          2|  504|       1008|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  545|       1090|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln70_1_reg_285                |    8|   0|    8|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_82                           |   19|   0|   19|          0|
    |icmp_ln25_reg_266                 |    1|   0|    1|          0|
    |icmp_ln27_reg_275                 |    1|   0|    1|          0|
    |icmp_ln27_reg_275_pp0_iter1_reg   |    1|   0|    1|          0|
    |phi_ln27_fu_78                    |  504|   0|  504|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  539|   0|  539|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|            word_width_Pipeline_WRITE|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|            word_width_Pipeline_WRITE|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|            word_width_Pipeline_WRITE|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|            word_width_Pipeline_WRITE|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|            word_width_Pipeline_WRITE|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|            word_width_Pipeline_WRITE|  return value|
|m_axi_gmem_AWVALID                            |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREADY                            |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWADDR                             |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWID                               |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLEN                              |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWSIZE                             |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWBURST                            |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLOCK                             |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWCACHE                            |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWPROT                             |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWQOS                              |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREGION                           |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWUSER                             |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WVALID                             |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WREADY                             |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WDATA                              |  out|  512|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WSTRB                              |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WLAST                              |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WID                                |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WUSER                              |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARVALID                            |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREADY                            |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARADDR                             |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARID                               |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLEN                              |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARSIZE                             |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARBURST                            |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLOCK                             |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARCACHE                            |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARPROT                             |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARQOS                              |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREGION                           |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARUSER                             |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RVALID                             |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RREADY                             |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RDATA                              |   in|  512|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RLAST                              |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RID                                |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM                           |   in|    9|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RUSER                              |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RRESP                              |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BVALID                             |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BREADY                             |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BRESP                              |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BID                                |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BUSER                              |   in|    1|       m_axi|                                 gmem|       pointer|
|sext_ln25                                     |   in|   58|     ap_none|                            sext_ln25|        scalar|
|word_width_ap_int_8_ap_int_8_bool_x_address0  |  out|   19|   ap_memory|  word_width_ap_int_8_ap_int_8_bool_x|         array|
|word_width_ap_int_8_ap_int_8_bool_x_ce0       |  out|    1|   ap_memory|  word_width_ap_int_8_ap_int_8_bool_x|         array|
|word_width_ap_int_8_ap_int_8_bool_x_q0        |   in|   24|   ap_memory|  word_width_ap_int_8_ap_int_8_bool_x|         array|
+----------------------------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln27 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %word_width_ap_int_8_ap_int_8_bool_x"   --->   Operation 8 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln25_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln25"   --->   Operation 9 'read' 'sext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln25_cast = sext i58 %sext_ln25_read"   --->   Operation 10 'sext' 'sext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %word_width_ap_int_8_ap_int_8_bool_x, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i504 0, i504 %phi_ln27"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%idx = load i19 %i" [../src/word_width.cpp:25]   --->   Operation 16 'load' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.92ns)   --->   "%icmp_ln25 = icmp_eq  i19 %idx, i19 409600" [../src/word_width.cpp:25]   --->   Operation 17 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.12ns)   --->   "%add_ln27 = add i19 %idx, i19 1" [../src/word_width.cpp:27]   --->   Operation 18 'add' 'add_ln27' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split6, void %.loopexit.loopexit6.exitStub" [../src/word_width.cpp:25]   --->   Operation 19 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i19 %idx" [../src/word_width.cpp:25]   --->   Operation 20 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i19 %idx" [../src/word_width.cpp:25]   --->   Operation 21 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%word_width_ap_int_8_ap_int_8_bool_x_addr = getelementptr i24 %word_width_ap_int_8_ap_int_8_bool_x, i64 0, i64 %zext_ln25"   --->   Operation 22 'getelementptr' 'word_width_ap_int_8_ap_int_8_bool_x_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.29ns)   --->   "%word_width_ap_int_8_ap_int_8_bool_x_load = load i19 %word_width_ap_int_8_ap_int_8_bool_x_addr"   --->   Operation 23 'load' 'word_width_ap_int_8_ap_int_8_bool_x_load' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 409600> <RAM>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%icmp_ln27 = icmp_eq  i6 %trunc_ln25, i6 63" [../src/word_width.cpp:27]   --->   Operation 24 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %.split6._crit_edge, void" [../src/word_width.cpp:27]   --->   Operation 25 'br' 'br_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln27 = store i19 %add_ln27, i19 %i" [../src/word_width.cpp:27]   --->   Operation 26 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln25_cast" [../src/word_width.cpp:25]   --->   Operation 28 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409600, i64 409600, i64 409600"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (1.29ns)   --->   "%word_width_ap_int_8_ap_int_8_bool_x_load = load i19 %word_width_ap_int_8_ap_int_8_bool_x_addr"   --->   Operation 30 'load' 'word_width_ap_int_8_ap_int_8_bool_x_load' <Predicate = (!icmp_ln25)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 409600> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i24 %word_width_ap_int_8_ap_int_8_bool_x_load"   --->   Operation 31 'trunc' 'trunc_ln232' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %word_width_ap_int_8_ap_int_8_bool_x_load, i32 8, i32 15"   --->   Operation 32 'partselect' 'tmp_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %word_width_ap_int_8_ap_int_8_bool_x_load, i32 16, i32 23"   --->   Operation 33 'partselect' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70 = add i8 %tmp_1, i8 %tmp_2"   --->   Operation 34 'add' 'add_ln70' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln70_1 = add i8 %add_ln70, i8 %trunc_ln232"   --->   Operation 35 'add' 'add_ln70_1' <Predicate = (!icmp_ln25)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%phi_ln27_load_1 = load i504 %phi_ln27" [../src/word_width.cpp:27]   --->   Operation 36 'load' 'phi_ln27_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../src/word_width.cpp:16]   --->   Operation 37 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/word_width.cpp:16]   --->   Operation 38 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i8.i504, i8 %add_ln70_1, i504 %phi_ln27_load_1" [../src/word_width.cpp:27]   --->   Operation 39 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (7.30ns)   --->   "%write_ln27 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem_addr, i512 %or_ln, i64 18446744073709551615" [../src/word_width.cpp:27]   --->   Operation 40 'write' 'write_ln27' <Predicate = (icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln27 = br void %.split6._crit_edge" [../src/word_width.cpp:27]   --->   Operation 41 'br' 'br_ln27' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%phi_ln27_load = load i504 %phi_ln27"   --->   Operation 42 'load' 'phi_ln27_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i496 @_ssdm_op_PartSelect.i496.i504.i32.i32, i504 %phi_ln27_load, i32 8, i32 503"   --->   Operation 43 'partselect' 'tmp_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i504 @_ssdm_op_BitConcatenate.i504.i8.i496, i8 %add_ln70_1, i496 %tmp_5"   --->   Operation 44 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.60ns)   --->   "%select_ln27 = select i1 %icmp_ln27, i504 0, i504 %tmp_6" [../src/word_width.cpp:27]   --->   Operation 45 'select' 'select_ln27' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln27 = store i504 %select_ln27, i504 %phi_ln27" [../src/word_width.cpp:27]   --->   Operation 46 'store' 'store_ln27' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ word_width_ap_int_8_ap_int_8_bool_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln27                                 (alloca                ) [ 0111]
i                                        (alloca                ) [ 0100]
specbramwithbyteenable_ln0               (specbramwithbyteenable) [ 0000]
sext_ln25_read                           (read                  ) [ 0000]
sext_ln25_cast                           (sext                  ) [ 0110]
specmemcore_ln0                          (specmemcore           ) [ 0000]
specinterface_ln0                        (specinterface         ) [ 0000]
store_ln0                                (store                 ) [ 0000]
store_ln0                                (store                 ) [ 0000]
br_ln0                                   (br                    ) [ 0000]
idx                                      (load                  ) [ 0000]
icmp_ln25                                (icmp                  ) [ 0110]
add_ln27                                 (add                   ) [ 0000]
br_ln25                                  (br                    ) [ 0000]
zext_ln25                                (zext                  ) [ 0000]
trunc_ln25                               (trunc                 ) [ 0000]
word_width_ap_int_8_ap_int_8_bool_x_addr (getelementptr         ) [ 0110]
icmp_ln27                                (icmp                  ) [ 0111]
br_ln27                                  (br                    ) [ 0000]
store_ln27                               (store                 ) [ 0000]
specbitsmap_ln0                          (specbitsmap           ) [ 0000]
gmem_addr                                (getelementptr         ) [ 0101]
empty                                    (speclooptripcount     ) [ 0000]
word_width_ap_int_8_ap_int_8_bool_x_load (load                  ) [ 0000]
trunc_ln232                              (trunc                 ) [ 0000]
tmp_1                                    (partselect            ) [ 0000]
tmp_2                                    (partselect            ) [ 0000]
add_ln70                                 (add                   ) [ 0000]
add_ln70_1                               (add                   ) [ 0101]
phi_ln27_load_1                          (load                  ) [ 0000]
specpipeline_ln16                        (specpipeline          ) [ 0000]
specloopname_ln16                        (specloopname          ) [ 0000]
or_ln                                    (bitconcatenate        ) [ 0000]
write_ln27                               (write                 ) [ 0000]
br_ln27                                  (br                    ) [ 0000]
phi_ln27_load                            (load                  ) [ 0000]
tmp_5                                    (partselect            ) [ 0000]
tmp_6                                    (bitconcatenate        ) [ 0000]
select_ln27                              (select                ) [ 0000]
store_ln27                               (store                 ) [ 0000]
br_ln0                                   (br                    ) [ 0000]
ret_ln0                                  (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="word_width_ap_int_8_ap_int_8_bool_x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_width_ap_int_8_ap_int_8_bool_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i8.i504"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i496.i504.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i504.i8.i496"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="phi_ln27_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln27/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln25_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="58" slack="0"/>
<pin id="88" dir="0" index="1" bw="58" slack="0"/>
<pin id="89" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln25_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln27_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="512" slack="1"/>
<pin id="95" dir="0" index="2" bw="512" slack="0"/>
<pin id="96" dir="0" index="3" bw="1" slack="0"/>
<pin id="97" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="word_width_ap_int_8_ap_int_8_bool_x_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="24" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="19" slack="0"/>
<pin id="104" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_width_ap_int_8_ap_int_8_bool_x_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="19" slack="0"/>
<pin id="109" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="word_width_ap_int_8_ap_int_8_bool_x_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sext_ln25_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="58" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_cast/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="19" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="504" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="idx_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="19" slack="0"/>
<pin id="129" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln25_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="19" slack="0"/>
<pin id="132" dir="0" index="1" bw="19" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln27_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="19" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln25_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="19" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln25_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="19" slack="0"/>
<pin id="149" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln27_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="6" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln27_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="19" slack="0"/>
<pin id="159" dir="0" index="1" bw="19" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="gmem_addr_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="1"/>
<pin id="165" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln232_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="24" slack="0"/>
<pin id="169" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln232/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="24" slack="0"/>
<pin id="174" dir="0" index="2" bw="5" slack="0"/>
<pin id="175" dir="0" index="3" bw="5" slack="0"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="24" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="0" index="3" bw="6" slack="0"/>
<pin id="186" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln70_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln70_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="phi_ln27_load_1_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="504" slack="2"/>
<pin id="205" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln27_load_1/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="or_ln_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="512" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="1"/>
<pin id="209" dir="0" index="2" bw="504" slack="0"/>
<pin id="210" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="phi_ln27_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="504" slack="2"/>
<pin id="216" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln27_load/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_5_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="496" slack="0"/>
<pin id="219" dir="0" index="1" bw="504" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="0" index="3" bw="10" slack="0"/>
<pin id="222" dir="1" index="4" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_6_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="504" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="1"/>
<pin id="230" dir="0" index="2" bw="496" slack="0"/>
<pin id="231" dir="1" index="3" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln27_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="2"/>
<pin id="236" dir="0" index="1" bw="504" slack="0"/>
<pin id="237" dir="0" index="2" bw="504" slack="0"/>
<pin id="238" dir="1" index="3" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln27_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="504" slack="0"/>
<pin id="243" dir="0" index="1" bw="504" slack="2"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="246" class="1005" name="phi_ln27_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="504" slack="0"/>
<pin id="248" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln27 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="19" slack="0"/>
<pin id="256" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="261" class="1005" name="sext_ln25_cast_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_cast "/>
</bind>
</comp>

<comp id="266" class="1005" name="icmp_ln25_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="270" class="1005" name="word_width_ap_int_8_ap_int_8_bool_x_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="19" slack="1"/>
<pin id="272" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="word_width_ap_int_8_ap_int_8_bool_x_addr "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln27_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="2"/>
<pin id="277" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="280" class="1005" name="gmem_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="512" slack="1"/>
<pin id="282" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln70_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln70_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="70" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="86" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="127" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="150"><net_src comp="127" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="136" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="107" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="107" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="107" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="195"><net_src comp="171" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="181" pin="4"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="167" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="211"><net_src comp="68" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="223"><net_src comp="72" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="74" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="232"><net_src comp="76" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="217" pin="4"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="227" pin="3"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="78" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="257"><net_src comp="82" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="264"><net_src comp="113" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="269"><net_src comp="130" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="100" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="278"><net_src comp="151" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="283"><net_src comp="162" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="288"><net_src comp="197" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="227" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
	Port: word_width_ap_int_8_ap_int_8_bool_x | {}
 - Input state : 
	Port: word_width_Pipeline_WRITE : gmem | {}
	Port: word_width_Pipeline_WRITE : sext_ln25 | {1 }
	Port: word_width_Pipeline_WRITE : word_width_ap_int_8_ap_int_8_bool_x | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		idx : 1
		icmp_ln25 : 2
		add_ln27 : 2
		br_ln25 : 3
		zext_ln25 : 2
		trunc_ln25 : 2
		word_width_ap_int_8_ap_int_8_bool_x_addr : 3
		word_width_ap_int_8_ap_int_8_bool_x_load : 4
		icmp_ln27 : 3
		br_ln27 : 4
		store_ln27 : 3
	State 2
		trunc_ln232 : 1
		tmp_1 : 1
		tmp_2 : 1
		add_ln70 : 2
		add_ln70_1 : 3
	State 3
		or_ln : 1
		write_ln27 : 2
		tmp_5 : 1
		tmp_6 : 2
		select_ln27 : 3
		store_ln27 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln27_fu_234    |    0    |   492   |
|----------|---------------------------|---------|---------|
|          |      add_ln27_fu_136      |    0    |    26   |
|    add   |      add_ln70_fu_191      |    0    |    19   |
|          |     add_ln70_1_fu_197     |    0    |    19   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln25_fu_130     |    0    |    14   |
|          |      icmp_ln27_fu_151     |    0    |    10   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln25_read_read_fu_86 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln27_write_fu_92  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln25_cast_fu_113   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln25_fu_142     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln25_fu_147     |    0    |    0    |
|          |     trunc_ln232_fu_167    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_1_fu_171       |    0    |    0    |
|partselect|        tmp_2_fu_181       |    0    |    0    |
|          |        tmp_5_fu_217       |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_206       |    0    |    0    |
|          |        tmp_6_fu_227       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   580   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------+--------+
|                                                |   FF   |
+------------------------------------------------+--------+
|               add_ln70_1_reg_285               |    8   |
|                gmem_addr_reg_280               |   512  |
|                    i_reg_254                   |   19   |
|                icmp_ln25_reg_266               |    1   |
|                icmp_ln27_reg_275               |    1   |
|                phi_ln27_reg_246                |   504  |
|             sext_ln25_cast_reg_261             |   64   |
|word_width_ap_int_8_ap_int_8_bool_x_addr_reg_270|   19   |
+------------------------------------------------+--------+
|                      Total                     |  1128  |
+------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   38   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   580  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1128  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1128  |   589  |
+-----------+--------+--------+--------+
