AXI_MASKING_REVERT,VAR_0
COUNTER_DPCR1,VAR_1
DDR_CAP_AXI_ID_FILTER,VAR_2
EINVAL,VAR_3
EOPNOTSUPP,VAR_4
NUM_COUNTERS,VAR_5
PERF_EF_START,VAR_6
PERF_HES_STOPPED,VAR_7
ddr_perf_alloc_counter,FUNC_0
ddr_perf_event_start,FUNC_1
ddr_perf_filters_compatible,FUNC_2
ddr_perf_is_filtered,FUNC_3
dev_dbg,FUNC_4
to_ddr_pmu,FUNC_5
writel,FUNC_6
ddr_perf_event_add,FUNC_7
event,VAR_8
flags,VAR_9
pmu,VAR_10
hwc,VAR_11
counter,VAR_12
cfg,VAR_13
cfg1,VAR_14
i,VAR_15
