Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Wed May 25 21:58:57 2016
| Host              : graham-Latitude-E5500 running 64-bit Ubuntu 14.04.3 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file PS_PL_wrapper_timing_summary_routed.rpt -rpx PS_PL_wrapper_timing_summary_routed.rpx
| Design            : PS_PL_wrapper
| Device            : 7z010-clg225
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.094        0.000                      0                 8544        0.025        0.000                      0                 8544        8.920        0.000                       0                  3234  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
PS_PL_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_PS_PL_clk_wiz_0_1    {0.000 10.170}     20.341          49.162          
  clkfbout_PS_PL_clk_wiz_0_1    {0.000 10.000}     20.000          50.000          
clk_fpga_0                      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PS_PL_i/clk_wiz_0/inst/clk_in1                                                                                                                                                   18.751        0.000                       0                     1  
  clk_out1_PS_PL_clk_wiz_0_1          9.094        0.000                      0                 8544        0.025        0.000                      0                 8544        8.920        0.000                       0                  3229  
  clkfbout_PS_PL_clk_wiz_0_1                                                                                                                                                     17.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                       17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1
  To Clock:  PS_PL_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PS_PL_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                          
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.000  18.751  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.000  80.000  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PS_PL_clk_wiz_0_1
  To Clock:  clk_out1_PS_PL_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.094ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem28/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.769ns  (logic 2.986ns (27.728%)  route 7.783ns (72.272%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.903 - 20.341 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.712     1.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.166 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=24, routed)          2.119     6.285    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRD3
    SLICE_X4Y10          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.149     6.434 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMD/O
                         net (fo=13, routed)          1.671     8.106    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].second_operand.out_port_lut/I0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.383     8.489 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].second_operand.out_port_lut/LUT5/O
                         net (fo=22, routed)          3.993    12.481    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem28/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/out_port[2]
    SLICE_X42Y22         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem28/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.562    21.903    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem28/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X42Y22                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem28/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    21.917    
                         clock uncertainty           -0.095    21.822    
    SLICE_X42Y22         FDRE (Setup_fdre_C_D)       -0.247    21.575    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem28/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.575    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  9.094    

Slack (MET) :             9.120ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.686ns  (logic 2.986ns (27.943%)  route 7.700ns (72.057%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 21.907 - 20.341 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.712     1.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.166 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=24, routed)          2.119     6.285    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRD3
    SLICE_X4Y10          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.149     6.434 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMD/O
                         net (fo=13, routed)          1.671     8.106    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].second_operand.out_port_lut/I0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.383     8.489 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].second_operand.out_port_lut/LUT5/O
                         net (fo=22, routed)          3.910    12.399    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/out_port[2]
    SLICE_X41Y18         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.566    21.907    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X41Y18                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    21.921    
                         clock uncertainty           -0.095    21.826    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)       -0.307    21.519    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  9.120    

Slack (MET) :             9.350ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem27/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 2.986ns (28.398%)  route 7.529ns (71.602%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 21.906 - 20.341 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.712     1.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.166 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=24, routed)          2.119     6.285    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRD3
    SLICE_X4Y10          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.149     6.434 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMD/O
                         net (fo=13, routed)          1.671     8.106    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].second_operand.out_port_lut/I0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.383     8.489 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].second_operand.out_port_lut/LUT5/O
                         net (fo=22, routed)          3.739    12.227    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem27/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/out_port[2]
    SLICE_X42Y20         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem27/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.565    21.906    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem27/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X42Y20                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem27/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    21.920    
                         clock uncertainty           -0.095    21.825    
    SLICE_X42Y20         FDRE (Setup_fdre_C_D)       -0.247    21.578    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem27/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.578    
                         arrival time                         -12.227    
  -------------------------------------------------------------------
                         slack                                  9.350    

Slack (MET) :             9.402ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.281ns  (logic 3.646ns (35.463%)  route 6.635ns (64.537%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 21.912 - 20.341 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.597     5.769    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/upper_reg_banks/ADDRC1
    SLICE_X4Y9           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.922 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.873     6.795    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.359     7.154 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          2.088     9.242    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[6]
    SLICE_X25Y11         LUT4 (Prop_lut4_I1_O)        0.354     9.596 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__1/O
                         net (fo=15, routed)          1.115    10.711    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326    11.037 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__20/O
                         net (fo=43, routed)          0.963    12.000    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/ce1_out
    SLICE_X40Y14         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.571    21.912    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/clk
    SLICE_X40Y14                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[4]/C
                         clock pessimism              0.014    21.926    
                         clock uncertainty           -0.095    21.831    
    SLICE_X40Y14         FDRE (Setup_fdre_C_R)       -0.429    21.402    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[4]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                  9.402    

Slack (MET) :             9.402ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.281ns  (logic 3.646ns (35.463%)  route 6.635ns (64.537%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 21.912 - 20.341 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.597     5.769    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/upper_reg_banks/ADDRC1
    SLICE_X4Y9           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.922 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.873     6.795    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.359     7.154 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          2.088     9.242    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[6]
    SLICE_X25Y11         LUT4 (Prop_lut4_I1_O)        0.354     9.596 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__1/O
                         net (fo=15, routed)          1.115    10.711    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326    11.037 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__20/O
                         net (fo=43, routed)          0.963    12.000    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/ce1_out
    SLICE_X40Y14         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.571    21.912    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/clk
    SLICE_X40Y14                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[5]/C
                         clock pessimism              0.014    21.926    
                         clock uncertainty           -0.095    21.831    
    SLICE_X40Y14         FDRE (Setup_fdre_C_R)       -0.429    21.402    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[5]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                  9.402    

Slack (MET) :             9.402ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.281ns  (logic 3.646ns (35.463%)  route 6.635ns (64.537%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 21.912 - 20.341 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.597     5.769    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/upper_reg_banks/ADDRC1
    SLICE_X4Y9           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.922 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.873     6.795    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.359     7.154 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          2.088     9.242    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[6]
    SLICE_X25Y11         LUT4 (Prop_lut4_I1_O)        0.354     9.596 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__1/O
                         net (fo=15, routed)          1.115    10.711    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326    11.037 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__20/O
                         net (fo=43, routed)          0.963    12.000    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/ce1_out
    SLICE_X40Y14         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.571    21.912    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/clk
    SLICE_X40Y14                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[6]/C
                         clock pessimism              0.014    21.926    
                         clock uncertainty           -0.095    21.831    
    SLICE_X40Y14         FDRE (Setup_fdre_C_R)       -0.429    21.402    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[6]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                  9.402    

Slack (MET) :             9.402ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.281ns  (logic 3.646ns (35.463%)  route 6.635ns (64.537%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 21.912 - 20.341 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.597     5.769    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/upper_reg_banks/ADDRC1
    SLICE_X4Y9           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.922 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.873     6.795    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.359     7.154 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          2.088     9.242    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[6]
    SLICE_X25Y11         LUT4 (Prop_lut4_I1_O)        0.354     9.596 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__1/O
                         net (fo=15, routed)          1.115    10.711    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326    11.037 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__20/O
                         net (fo=43, routed)          0.963    12.000    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/ce1_out
    SLICE_X40Y14         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.571    21.912    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/clk
    SLICE_X40Y14                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[7]/C
                         clock pessimism              0.014    21.926    
                         clock uncertainty           -0.095    21.831    
    SLICE_X40Y14         FDRE (Setup_fdre_C_R)       -0.429    21.402    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[7]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                  9.402    

Slack (MET) :             9.412ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem15/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.395ns  (logic 2.986ns (28.726%)  route 7.409ns (71.274%))
  Logic Levels:           2  (LUT5=1 RAMS32=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 21.911 - 20.341 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.712     1.712    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y3                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.166 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=24, routed)          2.119     6.285    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRD3
    SLICE_X4Y10          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.149     6.434 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMD/O
                         net (fo=13, routed)          1.671     8.106    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].second_operand.out_port_lut/I0
    SLICE_X9Y8           LUT5 (Prop_lut5_I0_O)        0.383     8.489 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[2].second_operand.out_port_lut/LUT5/O
                         net (fo=22, routed)          3.619    12.107    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem15/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/out_port[2]
    SLICE_X41Y15         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem15/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.570    21.911    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem15/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X41Y15                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem15/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                         clock pessimism              0.014    21.925    
                         clock uncertainty           -0.095    21.830    
    SLICE_X41Y15         FDRE (Setup_fdre_C_D)       -0.311    21.519    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/outputregister/subsystem15/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         21.519    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  9.412    

Slack (MET) :             9.439ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 3.646ns (35.595%)  route 6.597ns (64.405%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 21.910 - 20.341 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.597     5.769    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/upper_reg_banks/ADDRC1
    SLICE_X4Y9           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.922 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.873     6.795    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.359     7.154 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          2.088     9.242    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[6]
    SLICE_X25Y11         LUT4 (Prop_lut4_I1_O)        0.354     9.596 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__1/O
                         net (fo=15, routed)          1.115    10.711    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326    11.037 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__20/O
                         net (fo=43, routed)          0.924    11.961    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/ce1_out
    SLICE_X40Y16         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.569    21.910    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/clk
    SLICE_X40Y16                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[12]/C
                         clock pessimism              0.014    21.924    
                         clock uncertainty           -0.095    21.829    
    SLICE_X40Y16         FDRE (Setup_fdre_C_R)       -0.429    21.400    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[12]
  -------------------------------------------------------------------
                         required time                         21.400    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  9.439    

Slack (MET) :             9.439ns  (required time - arrival time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.341ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@20.341ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 3.646ns (35.595%)  route 6.597ns (64.405%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 21.910 - 20.341 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.718     1.718    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.172 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/comp3.core_instance3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.597     5.769    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/upper_reg_banks/ADDRC1
    SLICE_X4Y9           RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.922 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.873     6.795    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X5Y8           LUT5 (Prop_lut5_I0_O)        0.359     7.154 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/picoblaze6/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=54, routed)          2.088     9.242    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/port_id[6]
    SLICE_X25Y11         LUT4 (Prop_lut4_I1_O)        0.354     9.596 f  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_2__1/O
                         net (fo=15, routed)          1.115    10.711    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/n_0_fd_prim_array[0].bit_is_0.fdre_comp_i_2__1
    SLICE_X34Y14         LUT6 (Prop_lut6_I5_O)        0.326    11.037 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/dual_port_ram/fd_prim_array[0].bit_is_0.fdre_comp_i_1__20/O
                         net (fo=43, routed)          0.924    11.961    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/ce1_out
    SLICE_X40Y16         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                     20.341    20.341 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.341 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.828    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    18.651 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.250    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.341 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        1.569    21.910    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/clk
    SLICE_X40Y16                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[13]/C
                         clock pessimism              0.014    21.924    
                         clock uncertainty           -0.095    21.829    
    SLICE_X40Y16         FDRE (Setup_fdre_C_R)       -0.429    21.400    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[13]
  -------------------------------------------------------------------
                         required time                         21.400    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  9.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.035%)  route 0.184ns (58.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.558     0.558    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X22Y11                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.184     0.870    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[9]
    SLICE_X21Y11         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.828     0.828    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X21Y11                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.823    
    SLICE_X21Y11         FDRE (Hold_fdre_C_D)         0.022     0.845    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.556     0.556    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X17Y18                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/outputregister/subsystem20_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.752    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X16Y18         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.822     0.822    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X16Y18                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.569    
    SLICE_X16Y18         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.716    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.547     0.547    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X25Y24                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/outputregister/subsystem2/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.056     0.743    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X24Y24         RAMD32                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.812     0.812    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X24Y24                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.252     0.560    
    SLICE_X24Y24         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.707    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.115%)  route 0.120ns (45.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.564     0.564    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X26Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.120     0.824    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/o[15]
    SLICE_X28Y2          SRL16E                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.832     0.832    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/clk
    SLICE_X28Y2                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1/CLK
                         clock pessimism             -0.233     0.599    
    SLICE_X28Y2          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.782    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.211%)  route 0.248ns (63.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.557     0.557    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/clk
    SLICE_X27Y17                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][5]/Q
                         net (fo=1, routed)           0.248     0.946    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y4          RAMB36E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.858     0.858    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y4                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.606    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.902    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.199%)  route 0.249ns (63.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.559     0.559    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/clk
    SLICE_X27Y14                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][3]/Q
                         net (fo=1, routed)           0.249     0.948    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y4          RAMB36E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.858     0.858    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y4                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.606    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.902    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.122%)  route 0.239ns (62.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.562     0.562    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X18Y8                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][22]/Q
                         net (fo=1, routed)           0.239     0.941    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[22]
    SLICE_X22Y6          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.828     0.828    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X22Y6                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y6          FDRE (Hold_fdre_C_D)         0.070     0.893    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/counter/comp9.core_instance9/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/monostable/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.586%)  route 0.234ns (62.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.553     0.553    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/counter/comp9.core_instance9/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X21Y18                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/counter/comp9.core_instance9/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/counter/comp9.core_instance9/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=4, routed)           0.234     0.928    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/monostable/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/Q[0]
    SLICE_X22Y20         FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/monostable/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.817     0.817    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/monostable/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/clk
    SLICE_X22Y20                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/monostable/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2/C
                         clock pessimism             -0.005     0.812    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.066     0.878    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/levelmonitor/monostable/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.669%)  route 0.266ns (65.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.558     0.558    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/clk
    SLICE_X27Y16                                                      r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y16         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/mux2/pipe_20_22_reg[0][7]/Q
                         net (fo=1, routed)           0.266     0.964    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y4          RAMB36E1                                     r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.858     0.858    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y4                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.252     0.606    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.902    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/accumulator4/accum_reg_39_23_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Destination:            PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PS_PL_clk_wiz_0_1  {rise@0.000ns fall@10.170ns period=20.341ns})
  Path Group:             clk_out1_PS_PL_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns - clk_out1_PS_PL_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.343%)  route 0.179ns (41.657%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.563     0.563    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/accumulator4/clk
    SLICE_X18Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/accumulator4/accum_reg_39_23_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/accumulator4/accum_reg_39_23_reg[19]/Q
                         net (fo=2, routed)           0.179     0.883    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/accum_reg_39_23_reg_2[19]
    SLICE_X23Y5          LUT6 (Prop_lut6_I3_O)        0.045     0.928 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/pipe_28_22[0][19]_i_3/O
                         net (fo=1, routed)           0.000     0.928    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/n_0_pipe_28_22[0][19]_i_3
    SLICE_X23Y5          MUXF7 (Prop_muxf7_I1_O)      0.065     0.993 r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/pipe_28_22_reg[0][19]_i_1/O
                         net (fo=1, routed)           0.000     0.993    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/unregy_join_6_1[19]
    SLICE_X23Y5          FDRE                                         r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PS_PL_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    PS_PL_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  PS_PL_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3227, routed)        0.828     0.828    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X23Y5                                                       r  PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][19]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X23Y5          FDRE (Hold_fdre_C_D)         0.105     0.928    PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PS_PL_clk_wiz_0_1
Waveform:           { 0 10.1705 }
Period:             20.341
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                 
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB36_X1Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB36_X1Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB36_X1Y5      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB36_X1Y5      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/archiveram/comp0.core_instance0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB36_X0Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB36_X0Y4      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB36_X0Y5      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB36_X0Y5      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram/comp1.core_instance1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     20.341  17.765   RAMB18_X1Y6      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     20.341  17.765   RAMB18_X1Y6      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/dual_port_ram1/comp2.core_instance2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   20.341  193.019  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0                                                                                                                                                                                                        
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X6Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMA/CLK                                                                                                                                                              
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X6Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMA_D1/CLK                                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X6Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMB/CLK                                                                                                                                                              
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X6Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMB_D1/CLK                                                                                                                                                           
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X6Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMC/CLK                                                                                                                                                              
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X6Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMC_D1/CLK                                                                                                                                                           
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     10.170  8.920    SLICE_X6Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMD/CLK                                                                                                                                                              
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     10.170  8.920    SLICE_X6Y22      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/picoblaze6/stack_ram_high/RAMD_D1/CLK                                                                                                                                                           
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.170  8.920    SLICE_X8Y26      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[5].large_spm.spm_ram/RAMS64E_A/CLK                                                                                                                                
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     10.170  8.920    SLICE_X8Y26      PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/picoblaze6/data_path_loop[5].large_spm.spm_ram/RAMS64E_B/CLK                                                                                                                                
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X16Y19     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X16Y19     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X16Y19     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMB/CLK                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X16Y19     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMB_D1/CLK                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X16Y19     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMC/CLK                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X16Y19     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMC_D1/CLK                                                              
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     10.170  8.920    SLICE_X16Y19     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMD/CLK                                                                 
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     10.170  8.920    SLICE_X16Y19     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMD_D1/CLK                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X30Y28     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA/CLK                                                             
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.170  8.920    SLICE_X30Y28     PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK                                                          



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PS_PL_clk_wiz_0_1
  To Clock:  clkfbout_PS_PL_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PS_PL_clk_wiz_0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                            
Min Period  n/a     BUFG/I               n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1    PS_PL_i/clk_wiz_0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     20.000  18.751   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.000  80.000   MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y0  PS_PL_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PS_PL_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                                                    
Min Period  n/a     BUFG/I   n/a            2.155     20.000  17.845  BUFGCTRL_X0Y2  PS_PL_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I  



