

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_220_2_1'
================================================================
* Date:           Mon May 12 19:57:10 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.232 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      340|      340|  0.759 us|  0.759 us|  338|  338|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |receive4AIE_1_U0                  |receive4AIE_1                  |      337|      337|  0.749 us|  0.749 us|  337|  337|       no|
        |receive4AIE_U0                    |receive4AIE                    |      337|      337|  0.749 us|  0.749 us|  337|  337|       no|
        |Block_newFuncRoot_proc_proc_U0    |Block_newFuncRoot_proc_proc    |        1|        1|  2.222 ns|  2.222 ns|    1|    1|       no|
        |Block_newFuncRoot_proc_proc12_U0  |Block_newFuncRoot_proc_proc12  |        1|        1|  2.222 ns|  2.222 ns|    1|    1|       no|
        |Block_newFuncRoot_proc_proc11_U0  |Block_newFuncRoot_proc_proc11  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |Block_newFuncRoot_proc_proc13_U0  |Block_newFuncRoot_proc_proc13  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      16|    -|
|FIFO             |        -|     -|      272|      96|    -|
|Instance         |        -|     -|     2362|    3766|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|       4|    -|
|Register         |        -|     -|        2|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|     2636|    3882|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+------+------+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+------+------+-----+
    |Block_newFuncRoot_proc_proc_U0    |Block_newFuncRoot_proc_proc    |        0|   0|    67|    38|    0|
    |Block_newFuncRoot_proc_proc11_U0  |Block_newFuncRoot_proc_proc11  |        0|   0|     2|     6|    0|
    |Block_newFuncRoot_proc_proc12_U0  |Block_newFuncRoot_proc_proc12  |        0|   0|    67|    38|    0|
    |Block_newFuncRoot_proc_proc13_U0  |Block_newFuncRoot_proc_proc13  |        0|   0|     2|     6|    0|
    |receive4AIE_U0                    |receive4AIE                    |        0|   0|  1112|  1839|    0|
    |receive4AIE_1_U0                  |receive4AIE_1                  |        0|   0|  1112|  1839|    0|
    +----------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                             |                               |        0|   0|  2362|  3766|    0|
    +----------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |conv0_channel_U  |        0|  68|   0|    -|     2|   32|       64|
    |conv1_channel_U  |        0|  68|   0|    -|     2|   32|       64|
    |empty_92_U       |        0|  68|   0|    -|     2|   32|       64|
    |empty_U          |        0|  68|   0|    -|     2|   32|       64|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        0| 272|   0|    0|     8|  128|      256|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                      |       and|   0|  0|   2|           1|           1|
    |receive4AIE_1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |receive4AIE_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_sync_receive4AIE_1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_receive4AIE_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  16|           8|           8|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_receive4AIE_1_U0_ap_ready  |   2|          2|    1|          2|
    |ap_sync_reg_receive4AIE_U0_ap_ready    |   2|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |   4|          4|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_receive4AIE_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_receive4AIE_U0_ap_ready    |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  2|   0|    2|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|receive_fifo_0_din     |  out|  128|     ap_fifo|                       receive_fifo_0|       pointer|
|receive_fifo_0_full_n  |   in|    1|     ap_fifo|                       receive_fifo_0|       pointer|
|receive_fifo_0_write   |  out|    1|     ap_fifo|                       receive_fifo_0|       pointer|
|sweep_rx0_0_TDATA      |   in|  128|        axis|                 sweep_rx0_0_V_data_V|       pointer|
|sweep_rx0_0_TKEEP      |   in|   16|        axis|                 sweep_rx0_0_V_keep_V|       pointer|
|sweep_rx0_0_TSTRB      |   in|   16|        axis|                 sweep_rx0_0_V_strb_V|       pointer|
|sweep_rx0_0_TLAST      |   in|    1|        axis|                 sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TVALID     |   in|    1|        axis|                 sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TREADY     |  out|    1|        axis|                 sweep_rx0_0_V_last_V|       pointer|
|receive_fifo_1_din     |  out|  128|     ap_fifo|                       receive_fifo_1|       pointer|
|receive_fifo_1_full_n  |   in|    1|     ap_fifo|                       receive_fifo_1|       pointer|
|receive_fifo_1_write   |  out|    1|     ap_fifo|                       receive_fifo_1|       pointer|
|sweep_rx0_1_TDATA      |   in|  128|        axis|                 sweep_rx0_1_V_data_V|       pointer|
|sweep_rx0_1_TKEEP      |   in|   16|        axis|                 sweep_rx0_1_V_keep_V|       pointer|
|sweep_rx0_1_TSTRB      |   in|   16|        axis|                 sweep_rx0_1_V_strb_V|       pointer|
|sweep_rx0_1_TLAST      |   in|    1|        axis|                 sweep_rx0_1_V_last_V|       pointer|
|sweep_rx0_1_TVALID     |   in|    1|        axis|                 sweep_rx0_1_V_last_V|       pointer|
|sweep_rx0_1_TREADY     |  out|    1|        axis|                 sweep_rx0_1_V_last_V|       pointer|
|convSet_0_din          |  out|   32|     ap_fifo|                            convSet_0|       pointer|
|convSet_0_full_n       |   in|    1|     ap_fifo|                            convSet_0|       pointer|
|convSet_0_write        |  out|    1|     ap_fifo|                            convSet_0|       pointer|
|convSet_1_din          |  out|   32|     ap_fifo|                            convSet_1|       pointer|
|convSet_1_full_n       |   in|    1|     ap_fifo|                            convSet_1|       pointer|
|convSet_1_write        |  out|    1|     ap_fifo|                            convSet_1|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_220_2.1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_220_2.1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_220_2.1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_220_2.1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_220_2.1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_220_2.1|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_220_2.1|  return value|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

