#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 19 18:41:47 2020
# Process ID: 46598
# Current directory: /home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1
# Command line: vivado -log processor_toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_toplevel.tcl
# Log file: /home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1/processor_toplevel.vds
# Journal file: /home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source processor_toplevel.tcl -notrace
Command: synth_design -top processor_toplevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 46655 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1950.352 ; gain = 203.688 ; free physical = 3266 ; free virtual = 10063
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor_toplevel' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/processor_toplevel.vhd:43]
INFO: [Synth 8-638] synthesizing module 'data_path_wpc' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/data_path_wpc.vhd:56]
INFO: [Synth 8-638] synthesizing module 'data_path' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/data_path.vhd:56]
INFO: [Synth 8-638] synthesizing module 'ALU16_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/ALU16_16.vhd:45]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/adder_subtractor_16.vhd:41]
INFO: [Synth 8-638] synthesizing module 'adder_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/add_sub_16.vhd:43]
INFO: [Synth 8-638] synthesizing module 'full_adder' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'adder_16' (2#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/add_sub_16.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor_16' (3#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/adder_subtractor_16.vhd:41]
INFO: [Synth 8-638] synthesizing module 'and_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/and_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_16' (4#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/and_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'or_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/or_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_16' (5#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/or_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'xor_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/xor_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_16' (6#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/xor_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'slt_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/slt_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'slt_16' (7#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/slt_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'sgt_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sgt_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'sgt_16' (8#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sgt_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'seq_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/seq_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'seq_16' (9#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/seq_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'not_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/not_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'not_16' (10#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/not_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'sll_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sll_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sll_16' (11#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sll_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'srl_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/srl_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'srl_16' (12#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/srl_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'sra_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sra_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sra_16' (13#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sra_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'sllb_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sllb_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sllb_16' (14#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/sllb_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'srlb_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/srlb_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'srlb_16' (15#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/srlb_16.vhd:39]
INFO: [Synth 8-638] synthesizing module 'llb_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/llb_16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'llb_16' (16#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/llb_16.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Mux16to1_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux16to1_16.vhd:56]
INFO: [Synth 8-226] default block is never used [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux16to1_16.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Mux16to1_16' (17#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux16to1_16.vhd:56]
INFO: [Synth 8-638] synthesizing module 'zero_check_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/zero_check_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'zero_check_16' (18#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/zero_check_16.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ALU16_16' (19#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/ALU16_16.vhd:45]
INFO: [Synth 8-638] synthesizing module 'registerfile_16by8' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/registerfile_16by8.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'registerfile_16by8' (20#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/registerfile_16by8.vhd:47]
INFO: [Synth 8-638] synthesizing module 'mem_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/cod_lab4/mem_16.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mem_16' (21#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/cod_lab4/mem_16.vhd:24]
INFO: [Synth 8-638] synthesizing module 'mux2to1_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_16.vhd:42]
INFO: [Synth 8-226] default block is never used [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_16.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2to1_16' (22#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/mux2to1_16.vhd:42]
INFO: [Synth 8-638] synthesizing module 'dual_sign_extend' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/dual_sign_extend.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'dual_sign_extend' (23#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/dual_sign_extend.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Mux3to1_3' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux3to1_3.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Mux3to1_3' (24#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/Mux3to1_3.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'data_path' (25#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/data_path.vhd:56]
INFO: [Synth 8-638] synthesizing module 'PC_topleve' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_topleve.vhd:48]
INFO: [Synth 8-638] synthesizing module 'instruction_mem_16' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/instruction_mem_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'instruction_mem_16' (26#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/instruction_mem_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'PC' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'PC' (27#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC.vhd:11]
INFO: [Synth 8-638] synthesizing module 'PC_mux' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_mux.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'PC_mux' (28#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_mux.vhd:32]
INFO: [Synth 8-638] synthesizing module 'PC_adder' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_adder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'PC_adder' (29#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_adder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'PC_topleve' (30#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/imports/knappe_code/PC_topleve.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'data_path_wpc' (31#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/data_path_wpc.vhd:56]
INFO: [Synth 8-638] synthesizing module 'control_unit' [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/control_unit.vhd:43]
INFO: [Synth 8-226] default block is never used [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/control_unit.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (32#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/control_unit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'processor_toplevel' (33#1) [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/sources_1/new/processor_toplevel.vhd:43]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[15]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[14]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[13]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[12]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[11]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[10]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[9]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[8]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[7]
WARNING: [Synth 8-3331] design instruction_mem_16 has unconnected port pc[0]
WARNING: [Synth 8-3331] design sll_16 has unconnected port a_bus[15]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[15]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[14]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[13]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[12]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[11]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[10]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[9]
WARNING: [Synth 8-3331] design mem_16 has unconnected port mem_access_addr[8]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[15]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[14]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[13]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[12]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[11]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[10]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[9]
WARNING: [Synth 8-3331] design sllb_16 has unconnected port a_bus[8]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[7]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[6]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[5]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[4]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[3]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[2]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[1]
WARNING: [Synth 8-3331] design srlb_16 has unconnected port a_bus[0]
WARNING: [Synth 8-3331] design sra_16 has unconnected port a_bus[0]
WARNING: [Synth 8-3331] design srl_16 has unconnected port a_bus[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2012.102 ; gain = 265.438 ; free physical = 3301 ; free virtual = 10099
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2015.070 ; gain = 268.406 ; free physical = 3299 ; free virtual = 10097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2015.070 ; gain = 268.406 ; free physical = 3299 ; free virtual = 10097
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2015.070 ; gain = 0.000 ; free physical = 3292 ; free virtual = 10090
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/chrispy/workspace/cod_lab4/cod_lab4.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.820 ; gain = 0.000 ; free physical = 3212 ; free virtual = 10009
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2174.820 ; gain = 0.000 ; free physical = 3212 ; free virtual = 10009
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3277 ; free virtual = 10071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3277 ; free virtual = 10071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3277 ; free virtual = 10071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3269 ; free virtual = 10064
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module adder_subtractor_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
Module xor_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
Module registerfile_16by8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 8     
Module mem_16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2to1_16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Mux3to1_3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module PC_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module PC_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3255 ; free virtual = 10054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+-------------------------------------------------+---------------+----------------+
|Module Name        | RTL Object                                      | Depth x Width | Implemented As | 
+-------------------+-------------------------------------------------+---------------+----------------+
|instruction_mem_16 | program[0]                                      | 64x16         | LUT            | 
|processor_toplevel | DATA_PATH/PC_LOOP/Instruction_memory/program[0] | 64x16         | Block RAM      | 
+-------------------+-------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3128 ; free virtual = 9921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3128 ; free virtual = 9921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3126 ; free virtual = 9919
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3120 ; free virtual = 9917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3120 ; free virtual = 9917
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3120 ; free virtual = 9917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3120 ; free virtual = 9917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3120 ; free virtual = 9917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3120 ; free virtual = 9917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3120 ; free virtual = 9917
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2174.820 ; gain = 268.406 ; free physical = 3175 ; free virtual = 9971
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2174.820 ; gain = 428.156 ; free physical = 3175 ; free virtual = 9971
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.820 ; gain = 0.000 ; free physical = 3168 ; free virtual = 9965
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.820 ; gain = 0.000 ; free physical = 3186 ; free virtual = 9982
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2174.820 ; gain = 679.133 ; free physical = 3317 ; free virtual = 10114
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.820 ; gain = 0.000 ; free physical = 3317 ; free virtual = 10114
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/chrispy/workspace/cod_lab4/cod_lab4.runs/synth_1/processor_toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_toplevel_utilization_synth.rpt -pb processor_toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 18:42:16 2020...
