Metric,Value
detailedplace__design__instance__displacement__total,120.385
detailedplace__design__instance__displacement__mean,2.188
detailedplace__design__instance__displacement__max,4.317
detailedplace__route__wirelength__estimated,402.611
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,1e+39
detailedplace__timing__drv__max_slew_limit,0.98852
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.990875
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,5.32043e-07
detailedplace__power__switching__total,5.56531e-08
detailedplace__power__leakage__total,5.48116e-09
detailedplace__power__total,5.93178e-07
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,55
detailedplace__design__instance__area,444.528
detailedplace__design__instance__count__stdcell,55
detailedplace__design__instance__area__stdcell,444.528
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.0146094
detailedplace__design__instance__utilization__stdcell,0.0146094
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,1e+39
globalplace__power__internal__total,4.15232e-07
globalplace__power__switching__total,1.83833e-08
globalplace__power__leakage__total,3.60432e-09
globalplace__power__total,4.3722e-07
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,28
globalplace__design__instance__area,248.573
globalplace__design__instance__count__stdcell,28
globalplace__design__instance__area__stdcell,248.573
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.00816935
globalplace__design__instance__utilization__stdcell,0.00816935
globalplace__flow__warnings__count,1
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,1e+39
placeopt__timing__drv__max_slew_limit,0.98875
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.989088
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,5.32014e-07
placeopt__power__switching__total,5.53529e-08
placeopt__power__leakage__total,5.48116e-09
placeopt__power__total,5.92848e-07
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,55
placeopt__design__instance__area,444.528
placeopt__design__instance__count__stdcell,55
placeopt__design__instance__area__stdcell,444.528
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.0146094
placeopt__design__instance__utilization__stdcell,0.0146094
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,372.641
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,1e+39
globalroute__clock__skew__setup,0
globalroute__clock__skew__hold,0
globalroute__timing__drv__max_slew_limit,0.988348
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.98758
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,5.32051e-07
globalroute__power__switching__total,5.73302e-08
globalroute__power__leakage__total,5.48116e-09
globalroute__power__total,5.94863e-07
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,55
globalroute__design__instance__area,444.528
globalroute__design__instance__count__stdcell,55
globalroute__design__instance__area__stdcell,444.528
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.0146094
globalroute__design__instance__utilization__stdcell,0.0146094
globalroute__flow__warnings__count,1
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,372.641
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,1e+39
cts__clock__skew__setup,0
cts__clock__skew__hold,0
cts__timing__drv__max_slew_limit,0.98849
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.990509
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,5.32014e-07
cts__power__switching__total,5.64292e-08
cts__power__leakage__total,5.48116e-09
cts__power__total,5.93924e-07
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,55
cts__design__instance__area,444.528
cts__design__instance__count__stdcell,55
cts__design__instance__area__stdcell,444.528
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.0146094
cts__design__instance__utilization__stdcell,0.0146094
cts__flow__warnings__count,3
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,4.02641e-07
finish__design_powergrid__voltage__worst__net:VGND__corner:default,3.80138e-07
finish__design_powergrid__drop__average__net:VGND__corner:default,5.38897e-08
finish__design_powergrid__drop__worst__net:VGND__corner:default,3.80138e-07
finish__design__instance__count__class:fill_cell,87
finish__design__instance__count__class:other,2345
finish__design__instance__count__class:buffer,24
finish__design__instance__count__class:timing_repair_buffer,6
finish__design__instance__count__class:sequential_cell,2
finish__design__instance__count__class:multi_input_combinational_cell,23
finish__timing__setup__tns,0
finish__timing__setup__ws,1e+39
finish__clock__skew__setup,0
finish__clock__skew__hold,0
finish__timing__drv__max_slew_limit,0.981603
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.97403
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,5.32875e-07
finish__power__switching__total,9.1756e-08
finish__power__leakage__total,1.85841e-06
finish__power__total,2.48304e-06
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2400
finish__design__instance__area,30195.2
finish__design__instance__count__stdcell,2400
finish__design__instance__area__stdcell,30195.2
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.992367
finish__design__instance__utilization__stdcell,0.992367
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,74
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,1
detailedroute__route__wirelength__iter:1,349
detailedroute__route__drc_errors__iter:2,0
detailedroute__route__wirelength__iter:2,350
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,350
detailedroute__route__vias,174
detailedroute__route__vias__singlecut,174
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,1e+39
floorplan__power__internal__total,4.15195e-07
floorplan__power__switching__total,1.6974e-08
floorplan__power__leakage__total,3.60432e-09
floorplan__power__total,4.35773e-07
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,28
floorplan__design__instance__area,248.573
floorplan__design__instance__count__stdcell,28
floorplan__design__instance__area__stdcell,248.573
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.00816935
floorplan__design__instance__utilization__stdcell,0.00816935
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
