Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 30 21:54:05 2021
| Host         : C195-UL-41 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dgn_1_wrapper_timing_summary_routed.rpt -pb dgn_1_wrapper_timing_summary_routed.pb -rpx dgn_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : dgn_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.092     -204.279                    148                 1761        0.081        0.000                      0                 1761        2.000        0.000                       0                   328  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
sys_clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_dgn_1_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_out2_dgn_1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clk_out3_dgn_1_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_dgn_1_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_dgn_1_clk_wiz_0       -1.816      -22.583                     15                 1611        0.081        0.000                      0                 1611        4.020        0.000                       0                   260  
  clk_out2_dgn_1_clk_wiz_0       14.435        0.000                      0                   65        0.175        0.000                      0                   65        9.500        0.000                       0                    25  
  clk_out3_dgn_1_clk_wiz_0        4.606        0.000                      0                   16        0.667        0.000                      0                   16        3.500        0.000                       0                    39  
  clkfbout_dgn_1_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_dgn_1_clk_wiz_0  clk_out1_dgn_1_clk_wiz_0       -1.555      -86.501                     80                   80        0.093        0.000                      0                   80  
clk_out1_dgn_1_clk_wiz_0  clk_out3_dgn_1_clk_wiz_0       -1.191       -4.074                      5                    5        0.129        0.000                      0                    5  
clk_out2_dgn_1_clk_wiz_0  clk_out3_dgn_1_clk_wiz_0       -3.092      -91.121                     48                   53        0.241        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dgn_1_clk_wiz_0
  To Clock:  clk_out1_dgn_1_clk_wiz_0

Setup :           15  Failing Endpoints,  Worst Slack       -1.816ns,  Total Violation      -22.583ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.816ns  (required time - arrival time)
  Source:                 dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.739ns  (logic 9.267ns (78.943%)  route 2.472ns (21.057%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.762    -0.631    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.378 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[14]
                         net (fo=1, routed)           0.860     4.238    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_91
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841     8.079 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/P[2]
                         net (fo=2, routed)           0.932     9.011    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_103
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.153     9.164 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1/O
                         net (fo=2, routed)           0.679     9.844    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1_n_0
    SLICE_X32Y10         LUT4 (Prop_lut4_I3_O)        0.331    10.175 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.175    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.551 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.551    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.668 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.668    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.785 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.785    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__1_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.108 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.108    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_awaddr[13]
    SLICE_X32Y13         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.498     8.632    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y13         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[13]/C
                         clock pessimism              0.622     9.254    
                         clock uncertainty           -0.072     9.183    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.109     9.292    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.292    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                 -1.816    

Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.731ns  (logic 9.259ns (78.929%)  route 2.472ns (21.071%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.762    -0.631    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.378 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[14]
                         net (fo=1, routed)           0.860     4.238    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_91
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841     8.079 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/P[2]
                         net (fo=2, routed)           0.932     9.011    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_103
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.153     9.164 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1/O
                         net (fo=2, routed)           0.679     9.844    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1_n_0
    SLICE_X32Y10         LUT4 (Prop_lut4_I3_O)        0.331    10.175 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.175    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.551 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.551    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.668 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.668    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.785 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.785    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__1_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.100 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__2/O[3]
                         net (fo=1, routed)           0.000    11.100    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_awaddr[15]
    SLICE_X32Y13         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.498     8.632    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y13         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[15]/C
                         clock pessimism              0.622     9.254    
                         clock uncertainty           -0.072     9.183    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.109     9.292    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.292    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.732ns  (required time - arrival time)
  Source:                 dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.655ns  (logic 9.183ns (78.791%)  route 2.472ns (21.209%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.762    -0.631    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.378 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[14]
                         net (fo=1, routed)           0.860     4.238    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_91
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841     8.079 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/P[2]
                         net (fo=2, routed)           0.932     9.011    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_103
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.153     9.164 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1/O
                         net (fo=2, routed)           0.679     9.844    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1_n_0
    SLICE_X32Y10         LUT4 (Prop_lut4_I3_O)        0.331    10.175 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.175    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.551 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.551    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.668 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.668    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.785 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.785    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__1_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.024 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__2/O[2]
                         net (fo=1, routed)           0.000    11.024    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_awaddr[14]
    SLICE_X32Y13         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.498     8.632    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y13         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[14]/C
                         clock pessimism              0.622     9.254    
                         clock uncertainty           -0.072     9.183    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.109     9.292    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.292    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 -1.732    

Slack (VIOLATED) :        -1.712ns  (required time - arrival time)
  Source:                 dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.635ns  (logic 9.163ns (78.755%)  route 2.472ns (21.245%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 8.632 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.762    -0.631    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.378 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[14]
                         net (fo=1, routed)           0.860     4.238    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_91
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841     8.079 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/P[2]
                         net (fo=2, routed)           0.932     9.011    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_103
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.153     9.164 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1/O
                         net (fo=2, routed)           0.679     9.844    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1_n_0
    SLICE_X32Y10         LUT4 (Prop_lut4_I3_O)        0.331    10.175 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.175    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.551 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.551    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.668 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.668    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.785 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.785    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__1_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.004 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__2/O[0]
                         net (fo=1, routed)           0.000    11.004    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_awaddr[12]
    SLICE_X32Y13         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.498     8.632    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y13         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[12]/C
                         clock pessimism              0.622     9.254    
                         clock uncertainty           -0.072     9.183    
    SLICE_X32Y13         FDRE (Setup_fdre_C_D)        0.109     9.292    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.292    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                 -1.712    

Slack (VIOLATED) :        -1.698ns  (required time - arrival time)
  Source:                 dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.622ns  (logic 9.150ns (78.731%)  route 2.472ns (21.269%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.762    -0.631    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.378 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[14]
                         net (fo=1, routed)           0.860     4.238    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_91
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841     8.079 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/P[2]
                         net (fo=2, routed)           0.932     9.011    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_103
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.153     9.164 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1/O
                         net (fo=2, routed)           0.679     9.844    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1_n_0
    SLICE_X32Y10         LUT4 (Prop_lut4_I3_O)        0.331    10.175 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.175    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.551 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.551    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.668 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.668    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.991 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    10.991    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_awaddr[9]
    SLICE_X32Y12         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.499     8.633    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y12         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[9]/C
                         clock pessimism              0.622     9.255    
                         clock uncertainty           -0.072     9.184    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.109     9.293    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                 -1.698    

Slack (VIOLATED) :        -1.690ns  (required time - arrival time)
  Source:                 dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.614ns  (logic 9.142ns (78.716%)  route 2.472ns (21.284%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.762    -0.631    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.378 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[14]
                         net (fo=1, routed)           0.860     4.238    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_91
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841     8.079 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/P[2]
                         net (fo=2, routed)           0.932     9.011    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_103
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.153     9.164 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1/O
                         net (fo=2, routed)           0.679     9.844    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1_n_0
    SLICE_X32Y10         LUT4 (Prop_lut4_I3_O)        0.331    10.175 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.175    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.551 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.551    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.668 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.668    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.983 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__1/O[3]
                         net (fo=1, routed)           0.000    10.983    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_awaddr[11]
    SLICE_X32Y12         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.499     8.633    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y12         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[11]/C
                         clock pessimism              0.622     9.255    
                         clock uncertainty           -0.072     9.184    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.109     9.293    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                 -1.690    

Slack (VIOLATED) :        -1.614ns  (required time - arrival time)
  Source:                 dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.538ns  (logic 9.066ns (78.576%)  route 2.472ns (21.424%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.762    -0.631    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.378 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[14]
                         net (fo=1, routed)           0.860     4.238    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_91
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841     8.079 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/P[2]
                         net (fo=2, routed)           0.932     9.011    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_103
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.153     9.164 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1/O
                         net (fo=2, routed)           0.679     9.844    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1_n_0
    SLICE_X32Y10         LUT4 (Prop_lut4_I3_O)        0.331    10.175 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.175    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.551 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.551    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.668 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.668    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.907 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__1/O[2]
                         net (fo=1, routed)           0.000    10.907    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_awaddr[10]
    SLICE_X32Y12         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.499     8.633    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y12         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[10]/C
                         clock pessimism              0.622     9.255    
                         clock uncertainty           -0.072     9.184    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.109     9.293    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                 -1.614    

Slack (VIOLATED) :        -1.594ns  (required time - arrival time)
  Source:                 dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.518ns  (logic 9.046ns (78.539%)  route 2.472ns (21.461%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.762    -0.631    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.378 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[14]
                         net (fo=1, routed)           0.860     4.238    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_91
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841     8.079 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/P[2]
                         net (fo=2, routed)           0.932     9.011    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_103
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.153     9.164 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1/O
                         net (fo=2, routed)           0.679     9.844    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1_n_0
    SLICE_X32Y10         LUT4 (Prop_lut4_I3_O)        0.331    10.175 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.175    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.551 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.551    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.668 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.668    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.887 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__1/O[0]
                         net (fo=1, routed)           0.000    10.887    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_awaddr[8]
    SLICE_X32Y12         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.499     8.633    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y12         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[8]/C
                         clock pessimism              0.622     9.255    
                         clock uncertainty           -0.072     9.184    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)        0.109     9.293    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                         -10.887    
  -------------------------------------------------------------------
                         slack                                 -1.594    

Slack (VIOLATED) :        -1.580ns  (required time - arrival time)
  Source:                 dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.505ns  (logic 9.033ns (78.515%)  route 2.472ns (21.485%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.762    -0.631    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.378 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[14]
                         net (fo=1, routed)           0.860     4.238    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_91
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841     8.079 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/P[2]
                         net (fo=2, routed)           0.932     9.011    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_103
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.153     9.164 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1/O
                         net (fo=2, routed)           0.679     9.844    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1_n_0
    SLICE_X32Y10         LUT4 (Prop_lut4_I3_O)        0.331    10.175 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.175    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.551 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.551    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.874 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0/O[1]
                         net (fo=1, routed)           0.000    10.874    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_awaddr[5]
    SLICE_X32Y11         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.500     8.634    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y11         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[5]/C
                         clock pessimism              0.622     9.256    
                         clock uncertainty           -0.072     9.185    
    SLICE_X32Y11         FDRE (Setup_fdre_C_D)        0.109     9.294    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                 -1.580    

Slack (VIOLATED) :        -1.572ns  (required time - arrival time)
  Source:                 dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.497ns  (logic 9.025ns (78.500%)  route 2.472ns (21.500%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.762    -0.631    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y5           DSP48E1                                      r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.378 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[14]
                         net (fo=1, routed)           0.860     4.238    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_91
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841     8.079 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/P[2]
                         net (fo=2, routed)           0.932     9.011    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_103
    SLICE_X32Y10         LUT3 (Prop_lut3_I1_O)        0.153     9.164 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1/O
                         net (fo=2, routed)           0.679     9.844    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_1_n_0
    SLICE_X32Y10         LUT4 (Prop_lut4_I3_O)        0.331    10.175 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4/O
                         net (fo=1, routed)           0.000    10.175    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_i_4_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.551 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.551    dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.866 r  dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__0/O[3]
                         net (fo=1, routed)           0.000    10.866    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_awaddr[7]
    SLICE_X32Y11         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.500     8.634    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y11         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[7]/C
                         clock pessimism              0.622     9.256    
                         clock uncertainty           -0.072     9.185    
    SLICE_X32Y11         FDRE (Setup_fdre_C_D)        0.109     9.294    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                         -10.866    
  -------------------------------------------------------------------
                         slack                                 -1.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.951%)  route 0.292ns (64.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.564    -0.531    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y7          FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[20]/Q
                         net (fo=10, routed)          0.292    -0.074    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y0          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.876    -0.721    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.155    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.826%)  route 0.307ns (65.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.564    -0.531    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y7          FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[21]/Q
                         net (fo=10, routed)          0.307    -0.060    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y0          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.876    -0.721    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.451    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.155    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.470%)  route 0.312ns (65.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.563    -0.532    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y11         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[14]/Q
                         net (fo=10, routed)          0.312    -0.056    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y1          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.874    -0.723    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.453    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.157    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.110%)  route 0.317ns (65.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.564    -0.531    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y7          FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[20]/Q
                         net (fo=10, routed)          0.317    -0.050    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y2          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.871    -0.726    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.456    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.160    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.384%)  route 0.327ns (66.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.564    -0.531    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y7          FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[22]/Q
                         net (fo=10, routed)          0.327    -0.039    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y1          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.874    -0.723    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.453    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296    -0.157    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.393%)  route 0.342ns (67.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.560    -0.535    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y33         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[8]/Q
                         net (fo=10, routed)          0.342    -0.028    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y7          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.874    -0.723    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.453    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.157    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.639%)  route 0.230ns (58.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.562    -0.533    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y12         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[9]/Q
                         net (fo=36, routed)          0.230    -0.139    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y2          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.871    -0.726    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.456    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.273    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.451%)  route 0.341ns (67.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.564    -0.531    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y7          FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[20]/Q
                         net (fo=10, routed)          0.341    -0.025    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/dina[6]
    RAMB36_X2Y3          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.867    -0.730    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.460    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.164    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (45.045%)  route 0.181ns (54.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.552    -0.543    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.395 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[2]/Q
                         net (fo=36, routed)          0.181    -0.214    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addrb[2]
    RAMB18_X2Y8          RAMB18E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.864    -0.733    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB18_X2Y8          RAMB18E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.249    -0.483    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.130    -0.353    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.217%)  route 0.234ns (58.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.563    -0.532    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y11         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[7]/Q
                         net (fo=36, routed)          0.234    -0.134    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y2          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.871    -0.726    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.456    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.273    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dgn_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2      dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y25     dgn_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y25     dgn_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y26     dgn_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y26     dgn_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y26     dgn_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y26     dgn_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y11     dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/current_line_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y11     dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/current_line_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y11     dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/current_line_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y11     dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/current_line_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y25     dgn_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y25     dgn_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y17     dgn_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y26     dgn_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y26     dgn_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y26     dgn_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y6      dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/axi_awvalid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6      dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/axi_bready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y6      dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/axi_wvalid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y26     dgn_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dgn_1_clk_wiz_0
  To Clock:  clk_out2_dgn_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.435ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@20.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.966ns (19.690%)  route 3.940ns (80.310%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.663    -0.730    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=9, routed)           1.329     1.018    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.299     1.317 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19/O
                         net (fo=2, routed)           0.590     1.907    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I2_O)        0.124     2.031 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_1/O
                         net (fo=12, routed)          1.363     3.394    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.124     3.518 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.658     4.176    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[5]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.493    18.627    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y18         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
                         clock pessimism              0.588    19.215    
                         clock uncertainty           -0.080    19.135    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.524    18.611    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.611    
                         arrival time                          -4.176    
  -------------------------------------------------------------------
                         slack                                 14.435    

Slack (MET) :             15.101ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@20.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.966ns (22.612%)  route 3.306ns (77.388%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.663    -0.730    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=9, routed)           1.329     1.018    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.299     1.317 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19/O
                         net (fo=2, routed)           0.607     1.924    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I3_O)        0.124     2.048 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_23/O
                         net (fo=16, routed)          0.547     2.596    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.720 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[6]_i_1/O
                         net (fo=2, routed)           0.823     3.542    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[6]_i_1_n_0
    SLICE_X30Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.490    18.624    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
                         clock pessimism              0.623    19.247    
                         clock uncertainty           -0.080    19.167    
    SLICE_X30Y21         FDRE (Setup_fdre_C_R)       -0.524    18.643    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.643    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                 15.101    

Slack (MET) :             15.174ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@20.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.994ns (22.916%)  route 3.344ns (77.084%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.663    -0.730    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.311 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=9, routed)           1.329     1.018    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.299     1.317 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19/O
                         net (fo=2, routed)           0.607     1.924    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I3_O)        0.124     2.048 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_23/O
                         net (fo=16, routed)          0.863     2.912    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.152     3.064 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_13/O
                         net (fo=1, routed)           0.544     3.608    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in[8]
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.581    18.715    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                         clock pessimism              0.588    19.303    
                         clock uncertainty           -0.080    19.223    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_C[5])
                                                     -0.441    18.782    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                          -3.608    
  -------------------------------------------------------------------
                         slack                                 15.174    

Slack (MET) :             15.416ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@20.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.966ns (24.405%)  route 2.992ns (75.595%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.663    -0.730    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=9, routed)           1.329     1.018    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.299     1.317 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19/O
                         net (fo=2, routed)           0.607     1.924    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I3_O)        0.124     2.048 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_23/O
                         net (fo=16, routed)          0.547     2.596    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.720 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[6]_i_1/O
                         net (fo=2, routed)           0.509     3.228    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[6]_i_1_n_0
    SLICE_X28Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.490    18.624    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X28Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                         clock pessimism              0.624    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X28Y21         FDRE (Setup_fdre_C_R)       -0.524    18.644    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                 15.416    

Slack (MET) :             15.494ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@20.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 0.995ns (24.737%)  route 3.027ns (75.263%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.663    -0.730    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.311 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=9, routed)           1.329     1.018    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.299     1.317 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19/O
                         net (fo=2, routed)           0.607     1.924    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I3_O)        0.124     2.048 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_23/O
                         net (fo=16, routed)          0.547     2.596    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X31Y21         LUT4 (Prop_lut4_I3_O)        0.153     2.749 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_14/O
                         net (fo=1, routed)           0.544     3.292    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in[7]
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.581    18.715    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                         clock pessimism              0.588    19.303    
                         clock uncertainty           -0.080    19.223    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_C[4])
                                                     -0.436    18.787    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr
  -------------------------------------------------------------------
                         required time                         18.787    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 15.494    

Slack (MET) :             15.554ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@20.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.966ns (23.189%)  route 3.200ns (76.811%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.663    -0.730    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.311 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=9, routed)           1.329     1.018    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.299     1.317 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19/O
                         net (fo=2, routed)           0.607     1.924    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I3_O)        0.124     2.048 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_23/O
                         net (fo=16, routed)          0.863     2.912    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X31Y20         LUT3 (Prop_lut3_I2_O)        0.124     3.036 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_15/O
                         net (fo=1, routed)           0.400     3.436    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in[6]
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.581    18.715    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                         clock pessimism              0.588    19.303    
                         clock uncertainty           -0.080    19.223    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_C[3])
                                                     -0.233    18.990    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -3.436    
  -------------------------------------------------------------------
                         slack                                 15.554    

Slack (MET) :             15.558ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@20.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.966ns (23.211%)  route 3.196ns (76.789%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.663    -0.730    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.311 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=9, routed)           1.329     1.018    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.299     1.317 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19/O
                         net (fo=2, routed)           0.607     1.924    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I3_O)        0.124     2.048 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_23/O
                         net (fo=16, routed)          0.859     2.908    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X30Y21         LUT5 (Prop_lut5_I4_O)        0.124     3.032 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_18/O
                         net (fo=1, routed)           0.400     3.432    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in[3]
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.581    18.715    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                         clock pessimism              0.588    19.303    
                         clock uncertainty           -0.080    19.223    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_C[0])
                                                     -0.233    18.990    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -3.432    
  -------------------------------------------------------------------
                         slack                                 15.558    

Slack (MET) :             15.660ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@20.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.966ns (23.799%)  route 3.093ns (76.201%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.663    -0.730    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.311 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=9, routed)           1.329     1.018    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.299     1.317 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19/O
                         net (fo=2, routed)           0.607     1.924    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I3_O)        0.124     2.048 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_23/O
                         net (fo=16, routed)          0.542     2.591    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.715 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_12/O
                         net (fo=1, routed)           0.615     3.329    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in[9]
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.581    18.715    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                         clock pessimism              0.588    19.303    
                         clock uncertainty           -0.080    19.223    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_C[6])
                                                     -0.233    18.990    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                 15.660    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@20.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.966ns (24.486%)  route 2.979ns (75.514%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.663    -0.730    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.311 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=9, routed)           1.329     1.018    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.299     1.317 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19/O
                         net (fo=2, routed)           0.607     1.924    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_19_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I3_O)        0.124     2.048 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_23/O
                         net (fo=16, routed)          0.498     2.547    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X29Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.671 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_16/O
                         net (fo=1, routed)           0.545     3.215    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in[5]
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.581    18.715    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                         clock pessimism              0.588    19.303    
                         clock uncertainty           -0.080    19.223    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_C[2])
                                                     -0.233    18.990    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -3.215    
  -------------------------------------------------------------------
                         slack                                 15.774    

Slack (MET) :             15.812ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@20.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.021ns (26.794%)  route 2.790ns (73.206%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.665    -0.728    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y19         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.478    -0.250 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           1.014     0.764    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]
    SLICE_X32Y18         LUT6 (Prop_lut6_I3_O)        0.295     1.059 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_25/O
                         net (fo=1, routed)           0.161     1.220    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_25_n_0
    SLICE_X32Y18         LUT5 (Prop_lut5_I3_O)        0.124     1.344 f  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_21/O
                         net (fo=20, routed)          0.814     2.158    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.282 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_3/O
                         net (fo=1, routed)           0.800     3.083    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_3_n_0
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.581    18.715    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                         clock pessimism              0.622    19.337    
                         clock uncertainty           -0.080    19.257    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362    18.895    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr
  -------------------------------------------------------------------
                         required time                         18.895    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                 15.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/Q
                         net (fo=15, routed)          0.122    -0.276    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]
    SLICE_X28Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/plusOp[5]
    SLICE_X28Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X28Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                         clock pessimism              0.249    -0.527    
    SLICE_X28Y21         FDRE (Hold_fdre_C_D)         0.120    -0.407    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CEC
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.005%)  route 0.209ns (55.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X28Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/Q
                         net (fo=14, routed)          0.209    -0.167    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CEC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.911    -0.687    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                         clock pessimism              0.269    -0.417    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_CEC)
                                                      0.044    -0.373    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.558    -0.537    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y18         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/Q
                         net (fo=5, routed)           0.116    -0.256    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]
    SLICE_X33Y18         LUT6 (Prop_lut6_I0_O)        0.045    -0.211 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.211    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_inv_i_1_n_0
    SLICE_X33Y18         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.824    -0.773    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y18         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_reg_inv/C
                         clock pessimism              0.249    -0.524    
    SLICE_X33Y18         FDRE (Hold_fdre_C_D)         0.091    -0.433    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_sync_reg_reg_inv
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.173%)  route 0.177ns (48.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/Q
                         net (fo=8, routed)           0.177    -0.221    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.176 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.176    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/plusOp[6]
    SLICE_X30Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
                         clock pessimism              0.250    -0.526    
    SLICE_X30Y21         FDRE (Hold_fdre_C_D)         0.120    -0.406    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.539    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.128    -0.411 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.098    -0.313    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]
    SLICE_X33Y20         LUT6 (Prop_lut6_I3_O)        0.099    -0.214 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[4]_i_1_n_0
    SLICE_X33Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.775    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                         clock pessimism              0.236    -0.539    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.092    -0.447    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/Q
                         net (fo=11, routed)          0.141    -0.235    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]
    SLICE_X31Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.190 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_1_n_0
    SLICE_X31Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X31Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                         clock pessimism              0.249    -0.527    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.092    -0.435    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.559    -0.536    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y17         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           0.187    -0.184    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]
    SLICE_X32Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.141 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[8]_i_1_n_0
    SLICE_X32Y17         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.825    -0.772    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y17         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                         clock pessimism              0.236    -0.536    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.131    -0.405    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.227ns (60.606%)  route 0.148ns (39.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/Q
                         net (fo=20, routed)          0.148    -0.264    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]
    SLICE_X29Y21         LUT6 (Prop_lut6_I2_O)        0.099    -0.165 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[4]_i_1_n_0
    SLICE_X29Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
                         clock pessimism              0.250    -0.526    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.092    -0.434    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.069%)  route 0.198ns (48.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.557    -0.538    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y19         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.198    -0.175    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]
    SLICE_X32Y19         LUT5 (Prop_lut5_I3_O)        0.043    -0.132 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[3]_i_1_n_0
    SLICE_X32Y19         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.823    -0.774    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y19         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
                         clock pessimism              0.236    -0.538    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.131    -0.407    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.559    -0.536    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y17         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           0.187    -0.184    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]
    SLICE_X32Y17         LUT4 (Prop_lut4_I3_O)        0.045    -0.139 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[7]_i_1_n_0
    SLICE_X32Y17         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.825    -0.772    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y17         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
                         clock pessimism              0.236    -0.536    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.120    -0.416    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_dgn_1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   dgn_1_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X28Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X31Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y20     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y20     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y20     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y19     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y19     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y20     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y19     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y21     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_dgn_1_clk_wiz_0
  To Clock:  clk_out3_dgn_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@8.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.386ns (48.615%)  route 1.465ns (51.385%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.664    -0.729    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X35Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.310 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.114     0.804    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.101 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.101    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.614 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.614    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.771 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351     2.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488     6.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
                         clock pessimism              0.588     7.210    
                         clock uncertainty           -0.069     7.141    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413     6.728    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@8.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.386ns (48.615%)  route 1.465ns (51.385%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.664    -0.729    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X35Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.310 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.114     0.804    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.101 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.101    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.614 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.614    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.771 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351     2.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488     6.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                         clock pessimism              0.588     7.210    
                         clock uncertainty           -0.069     7.141    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413     6.728    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@8.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.386ns (48.615%)  route 1.465ns (51.385%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.664    -0.729    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X35Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.310 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.114     0.804    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.101 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.101    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.614 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.614    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.771 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351     2.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488     6.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                         clock pessimism              0.588     7.210    
                         clock uncertainty           -0.069     7.141    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413     6.728    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@8.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.386ns (48.615%)  route 1.465ns (51.385%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.664    -0.729    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X35Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.310 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.114     0.804    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.101 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.101    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.614 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.614    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.771 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351     2.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488     6.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
                         clock pessimism              0.588     7.210    
                         clock uncertainty           -0.069     7.141    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413     6.728    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@8.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.386ns (48.615%)  route 1.465ns (51.385%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.664    -0.729    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X35Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.310 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.114     0.804    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.101 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.101    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.614 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.614    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.771 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351     2.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488     6.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/C
                         clock pessimism              0.588     7.210    
                         clock uncertainty           -0.069     7.141    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413     6.728    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@8.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.386ns (48.615%)  route 1.465ns (51.385%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.664    -0.729    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X35Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.310 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.114     0.804    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.101 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.101    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.614 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.614    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.771 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351     2.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488     6.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                         clock pessimism              0.588     7.210    
                         clock uncertainty           -0.069     7.141    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413     6.728    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@8.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.386ns (48.615%)  route 1.465ns (51.385%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.664    -0.729    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X35Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.310 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.114     0.804    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.101 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.101    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.614 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.614    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.771 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351     2.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488     6.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
                         clock pessimism              0.588     7.210    
                         clock uncertainty           -0.069     7.141    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413     6.728    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@8.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.386ns (48.615%)  route 1.465ns (51.385%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.664    -0.729    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X35Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.419    -0.310 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.114     0.804    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.101 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.101    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.614 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.614    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.771 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351     2.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488     6.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
                         clock pessimism              0.588     7.210    
                         clock uncertainty           -0.069     7.141    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413     6.728    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                          6.728    
                         arrival time                          -2.122    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@8.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 1.406ns (48.699%)  route 1.481ns (51.301%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.663    -0.730    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[5]/Q
                         net (fo=1, routed)           1.126     0.815    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[5]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.112 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     1.112    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.645 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.645    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.802 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.355     2.157    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489     6.623    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                         clock pessimism              0.588     7.211    
                         clock uncertainty           -0.069     7.142    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377     6.765    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@8.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 1.406ns (48.699%)  route 1.481ns (51.301%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.663    -0.730    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[5]/Q
                         net (fo=1, routed)           1.126     0.815    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[5]
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.112 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     1.112    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.645 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.645    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.802 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.355     2.157    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489     6.623    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                         clock pessimism              0.588     7.211    
                         clock uncertainty           -0.069     7.142    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377     6.765    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                  4.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.342ns (55.773%)  route 0.271ns (44.227%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.261    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[7]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.216    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.105 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.060 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.133     0.074    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.342ns (55.773%)  route 0.271ns (44.227%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.261    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[7]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.216    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.105 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.060 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.133     0.074    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.342ns (55.773%)  route 0.271ns (44.227%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.261    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[7]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.216    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.105 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.060 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.133     0.074    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.342ns (55.773%)  route 0.271ns (44.227%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.261    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[7]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.216    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.105 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.060 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.133     0.074    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.342ns (55.773%)  route 0.271ns (44.227%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.261    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[7]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.216    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.105 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.060 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.133     0.074    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.342ns (55.773%)  route 0.271ns (44.227%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.261    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[7]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.216    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.105 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.060 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.133     0.074    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.342ns (55.773%)  route 0.271ns (44.227%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.261    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[7]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.216    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.105 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.060 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.133     0.074    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.342ns (55.773%)  route 0.271ns (44.227%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.261    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[7]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.216    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.105 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.060 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.133     0.074    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.342ns (56.043%)  route 0.268ns (43.957%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.261    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[7]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.216    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.105 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.060 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.130     0.071    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.818    -0.779    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X33Y23         FDRE (Hold_fdre_C_CE)       -0.110    -0.639    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.342ns (56.043%)  route 0.268ns (43.957%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.261    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[7]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.216    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.105 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.060 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.130     0.071    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.818    -0.779    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X33Y23         FDRE (Hold_fdre_C_CE)       -0.110    -0.639    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.709    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_dgn_1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   dgn_1_i/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y22     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y23     dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dgn_1_clk_wiz_0
  To Clock:  clkfbout_dgn_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dgn_1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   dgn_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_dgn_1_clk_wiz_0
  To Clock:  clk_out1_dgn_1_clk_wiz_0

Setup :           80  Failing Endpoints,  Worst Slack       -1.555ns,  Total Violation      -86.501ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.555ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out3_dgn_1_clk_wiz_0 rise@8.000ns)
  Data Path Delay:        2.644ns  (logic 1.306ns (49.398%)  route 1.338ns (50.602%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/Q
                         net (fo=3, routed)           0.740     8.485    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[10]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.295     8.780 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5/O
                         net (fo=1, routed)           0.000     8.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.156 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.156    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.313 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.598     9.911    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X34Y26         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.488     8.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y26         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[13]/C
                         clock pessimism              0.302     8.925    
                         clock uncertainty           -0.192     8.733    
    SLICE_X34Y26         FDRE (Setup_fdre_C_CE)      -0.377     8.356    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                 -1.555    

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out3_dgn_1_clk_wiz_0 rise@8.000ns)
  Data Path Delay:        2.623ns  (logic 1.306ns (49.794%)  route 1.317ns (50.206%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/Q
                         net (fo=3, routed)           0.740     8.485    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[10]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.295     8.780 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5/O
                         net (fo=1, routed)           0.000     8.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.156 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.156    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.313 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.577     9.890    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.489     8.623    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]/C
                         clock pessimism              0.302     8.926    
                         clock uncertainty           -0.192     8.734    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.377     8.357    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out3_dgn_1_clk_wiz_0 rise@8.000ns)
  Data Path Delay:        2.623ns  (logic 1.306ns (49.794%)  route 1.317ns (50.206%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/Q
                         net (fo=3, routed)           0.740     8.485    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[10]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.295     8.780 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5/O
                         net (fo=1, routed)           0.000     8.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.156 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.156    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.313 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.577     9.890    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.489     8.623    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]/C
                         clock pessimism              0.302     8.926    
                         clock uncertainty           -0.192     8.734    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.377     8.357    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out3_dgn_1_clk_wiz_0 rise@8.000ns)
  Data Path Delay:        2.623ns  (logic 1.306ns (49.794%)  route 1.317ns (50.206%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/Q
                         net (fo=3, routed)           0.740     8.485    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[10]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.295     8.780 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5/O
                         net (fo=1, routed)           0.000     8.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.156 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.156    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.313 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.577     9.890    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.489     8.623    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[24]/C
                         clock pessimism              0.302     8.926    
                         clock uncertainty           -0.192     8.734    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.377     8.357    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out3_dgn_1_clk_wiz_0 rise@8.000ns)
  Data Path Delay:        2.623ns  (logic 1.306ns (49.794%)  route 1.317ns (50.206%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/Q
                         net (fo=3, routed)           0.740     8.485    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[10]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.295     8.780 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5/O
                         net (fo=1, routed)           0.000     8.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.156 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.156    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.313 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.577     9.890    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.489     8.623    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/C
                         clock pessimism              0.302     8.926    
                         clock uncertainty           -0.192     8.734    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.377     8.357    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out3_dgn_1_clk_wiz_0 rise@8.000ns)
  Data Path Delay:        2.623ns  (logic 1.306ns (49.794%)  route 1.317ns (50.206%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/Q
                         net (fo=3, routed)           0.740     8.485    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[10]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.295     8.780 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5/O
                         net (fo=1, routed)           0.000     8.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.156 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.156    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.313 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.577     9.890    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.489     8.623    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[28]/C
                         clock pessimism              0.302     8.926    
                         clock uncertainty           -0.192     8.734    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.377     8.357    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[28]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out3_dgn_1_clk_wiz_0 rise@8.000ns)
  Data Path Delay:        2.623ns  (logic 1.306ns (49.794%)  route 1.317ns (50.206%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/Q
                         net (fo=3, routed)           0.740     8.485    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[10]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.295     8.780 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5/O
                         net (fo=1, routed)           0.000     8.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.156 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.156    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.313 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.577     9.890    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.489     8.623    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[29]/C
                         clock pessimism              0.302     8.926    
                         clock uncertainty           -0.192     8.734    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.377     8.357    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[29]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out3_dgn_1_clk_wiz_0 rise@8.000ns)
  Data Path Delay:        2.623ns  (logic 1.306ns (49.794%)  route 1.317ns (50.206%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/Q
                         net (fo=3, routed)           0.740     8.485    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[10]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.295     8.780 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5/O
                         net (fo=1, routed)           0.000     8.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.156 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.156    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.313 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.577     9.890    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.489     8.623    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]/C
                         clock pessimism              0.302     8.926    
                         clock uncertainty           -0.192     8.734    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.377     8.357    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.533ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out3_dgn_1_clk_wiz_0 rise@8.000ns)
  Data Path Delay:        2.623ns  (logic 1.306ns (49.794%)  route 1.317ns (50.206%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/Q
                         net (fo=3, routed)           0.740     8.485    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[10]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.295     8.780 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5/O
                         net (fo=1, routed)           0.000     8.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.156 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.156    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.313 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.577     9.890    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.489     8.623    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]/C
                         clock pessimism              0.302     8.926    
                         clock uncertainty           -0.192     8.734    
    SLICE_X32Y27         FDRE (Setup_fdre_C_CE)      -0.377     8.357    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                 -1.533    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@10.000ns - clk_out3_dgn_1_clk_wiz_0 rise@8.000ns)
  Data Path Delay:        2.621ns  (logic 1.306ns (49.835%)  route 1.315ns (50.165%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/Q
                         net (fo=3, routed)           0.740     8.485    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[10]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.295     8.780 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5/O
                         net (fo=1, routed)           0.000     8.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_5_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.156 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.156    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.313 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.575     9.888    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X32Y26         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.488     8.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y26         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[10]/C
                         clock pessimism              0.302     8.925    
                         clock uncertainty           -0.192     8.733    
    SLICE_X32Y26         FDRE (Setup_fdre_C_CE)      -0.377     8.356    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                 -1.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.148ns (23.455%)  route 0.483ns (76.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/Q
                         net (fo=3, routed)           0.483     0.091    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[0]
    SLICE_X32Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.817    -0.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.035    -0.001    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.314ns (53.064%)  route 0.278ns (46.936%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/Q
                         net (fo=3, routed)           0.126    -0.275    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[13]
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.230    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.102 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.152     0.050    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X32Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.817    -0.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X32Y24         FDRE (Hold_fdre_C_CE)       -0.087    -0.123    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.314ns (53.064%)  route 0.278ns (46.936%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/Q
                         net (fo=3, routed)           0.126    -0.275    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[13]
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.230    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.102 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.152     0.050    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X32Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.817    -0.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[10]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X32Y24         FDRE (Hold_fdre_C_CE)       -0.087    -0.123    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.314ns (53.064%)  route 0.278ns (46.936%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/Q
                         net (fo=3, routed)           0.126    -0.275    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[13]
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.230    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.102 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.152     0.050    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X32Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.817    -0.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[11]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X32Y24         FDRE (Hold_fdre_C_CE)       -0.087    -0.123    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.314ns (52.528%)  route 0.284ns (47.472%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/Q
                         net (fo=3, routed)           0.126    -0.275    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[13]
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.230    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.102 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.158     0.056    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X34Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.818    -0.779    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[0]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.192    -0.035    
    SLICE_X34Y24         FDRE (Hold_fdre_C_CE)       -0.087    -0.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.314ns (52.528%)  route 0.284ns (47.472%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/Q
                         net (fo=3, routed)           0.126    -0.275    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[13]
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.230    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.102 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.158     0.056    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X34Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.818    -0.779    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[12]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.192    -0.035    
    SLICE_X34Y24         FDRE (Hold_fdre_C_CE)       -0.087    -0.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.314ns (52.528%)  route 0.284ns (47.472%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/Q
                         net (fo=3, routed)           0.126    -0.275    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[13]
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.230    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.102 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.158     0.056    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X34Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.818    -0.779    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[26]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.192    -0.035    
    SLICE_X34Y24         FDRE (Hold_fdre_C_CE)       -0.087    -0.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.314ns (52.528%)  route 0.284ns (47.472%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/Q
                         net (fo=3, routed)           0.126    -0.275    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[13]
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.230    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.102 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.158     0.056    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X34Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.818    -0.779    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[27]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.192    -0.035    
    SLICE_X34Y24         FDRE (Hold_fdre_C_CE)       -0.087    -0.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[27]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.314ns (52.528%)  route 0.284ns (47.472%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/Q
                         net (fo=3, routed)           0.126    -0.275    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[13]
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.230    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.102 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.158     0.056    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X34Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.818    -0.779    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.192    -0.035    
    SLICE_X34Y24         FDRE (Hold_fdre_C_CE)       -0.087    -0.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_1_clk_wiz_0 rise@0.000ns - clk_out3_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.314ns (52.528%)  route 0.284ns (47.472%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/Q
                         net (fo=3, routed)           0.126    -0.275    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[13]
    SLICE_X32Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    -0.230    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.102 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.158     0.056    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X34Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.818    -0.779    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[1]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.192    -0.035    
    SLICE_X34Y24         FDRE (Hold_fdre_C_CE)       -0.087    -0.122    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dgn_1_clk_wiz_0
  To Clock:  clk_out3_dgn_1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -1.191ns,  Total Violation       -4.074ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.191ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@32.000ns - clk_out1_dgn_1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.766ns  (logic 1.076ns (38.895%)  route 1.690ns (61.105%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 30.619 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 29.267 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.660    29.267    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.478    29.745 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]/Q
                         net (fo=2, routed)           1.690    31.436    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[31]
    SLICE_X30Y24         LUT5 (Prop_lut5_I1_O)        0.296    31.732 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_7/O
                         net (fo=1, routed)           0.000    31.732    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_7_n_0
    SLICE_X30Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    31.946 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    31.946    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3_n_0
    SLICE_X30Y24         MUXF8 (Prop_muxf8_I1_O)      0.088    32.034 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    32.034    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.485    30.619    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.302    30.922    
                         clock uncertainty           -0.192    30.730    
    SLICE_X30Y24         FDRE (Setup_fdre_C_D)        0.113    30.843    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         30.843    
                         arrival time                         -32.034    
  -------------------------------------------------------------------
                         slack                                 -1.191    

Slack (VIOLATED) :        -0.803ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@32.000ns - clk_out1_dgn_1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.331ns  (logic 0.991ns (42.519%)  route 1.340ns (57.481%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 30.619 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 29.266 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.659    29.266    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y26         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.478    29.744 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]/Q
                         net (fo=2, routed)           1.340    31.084    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[14]
    SLICE_X31Y24         LUT6 (Prop_lut6_I0_O)        0.301    31.385 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_2/O
                         net (fo=1, routed)           0.000    31.385    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_2_n_0
    SLICE_X31Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    31.597 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    31.597    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.485    30.619    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.302    30.922    
                         clock uncertainty           -0.192    30.730    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.064    30.794    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         30.794    
                         arrival time                         -31.597    
  -------------------------------------------------------------------
                         slack                                 -0.803    

Slack (VIOLATED) :        -0.718ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@32.000ns - clk_out1_dgn_1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.244ns  (logic 0.859ns (38.272%)  route 1.385ns (61.728%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 30.619 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 29.267 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.660    29.267    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518    29.785 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[28]/Q
                         net (fo=1, routed)           1.385    31.171    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[28]
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.124    31.295 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3/O
                         net (fo=1, routed)           0.000    31.295    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3_n_0
    SLICE_X31Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    31.512 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.512    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1_n_0
    SLICE_X31Y25         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.485    30.619    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y25         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.302    30.922    
                         clock uncertainty           -0.192    30.730    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.064    30.794    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         30.794    
                         arrival time                         -31.512    
  -------------------------------------------------------------------
                         slack                                 -0.718    

Slack (VIOLATED) :        -0.685ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@32.000ns - clk_out1_dgn_1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.214ns  (logic 0.887ns (40.057%)  route 1.327ns (59.943%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 30.619 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 29.264 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.657    29.264    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y25         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518    29.782 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[17]/Q
                         net (fo=1, routed)           1.327    31.110    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[17]
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.124    31.234 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3/O
                         net (fo=1, routed)           0.000    31.234    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3_n_0
    SLICE_X31Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    31.479 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.479    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1_n_0
    SLICE_X31Y25         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.485    30.619    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y25         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.302    30.922    
                         clock uncertainty           -0.192    30.730    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.064    30.794    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         30.794    
                         arrival time                         -31.479    
  -------------------------------------------------------------------
                         slack                                 -0.685    

Slack (VIOLATED) :        -0.679ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@32.000ns - clk_out1_dgn_1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.207ns  (logic 0.880ns (39.877%)  route 1.327ns (60.123%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 30.619 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 29.266 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         1.659    29.266    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y26         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.518    29.784 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[7]/Q
                         net (fo=2, routed)           1.327    31.111    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[7]
    SLICE_X31Y24         LUT6 (Prop_lut6_I3_O)        0.124    31.235 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2/O
                         net (fo=1, routed)           0.000    31.235    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2_n_0
    SLICE_X31Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    31.473 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.473    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.485    30.619    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.302    30.922    
                         clock uncertainty           -0.192    30.730    
    SLICE_X31Y24         FDRE (Setup_fdre_C_D)        0.064    30.794    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         30.794    
                         arrival time                         -31.473    
  -------------------------------------------------------------------
                         slack                                 -0.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.290ns (37.871%)  route 0.476ns (62.129%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]/Q
                         net (fo=2, routed)           0.476     0.100    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[23]
    SLICE_X30Y24         LUT5 (Prop_lut5_I1_O)        0.045     0.145 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_6/O
                         net (fo=1, routed)           0.000     0.145    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_6_n_0
    SLICE_X30Y24         MUXF7 (Prop_muxf7_I0_O)      0.062     0.207 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     0.207    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3_n_0
    SLICE_X30Y24         MUXF8 (Prop_muxf8_I1_O)      0.019     0.226 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.226    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.134     0.098    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.317ns (42.472%)  route 0.429ns (57.528%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.553    -0.542    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y26         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[5]/Q
                         net (fo=1, routed)           0.429     0.036    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[5]
    SLICE_X31Y25         LUT6 (Prop_lut6_I3_O)        0.098     0.134 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     0.134    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_2_n_0
    SLICE_X31Y25         MUXF7 (Prop_muxf7_I0_O)      0.071     0.205 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.205    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1_n_0
    SLICE_X31Y25         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y25         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X31Y25         FDRE (Hold_fdre_C_D)         0.105     0.069    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.274ns (36.522%)  route 0.476ns (63.478%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.553    -0.542    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y26         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[22]/Q
                         net (fo=2, routed)           0.476     0.099    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[22]
    SLICE_X31Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.144 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_3/O
                         net (fo=1, routed)           0.000     0.144    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_3_n_0
    SLICE_X31Y24         MUXF7 (Prop_muxf7_I1_O)      0.065     0.209 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.209    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.105     0.069    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.280ns (36.844%)  route 0.480ns (63.156%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.552    -0.543    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y25         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/Q
                         net (fo=2, routed)           0.480     0.101    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[11]
    SLICE_X31Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.146 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     0.146    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2_n_0
    SLICE_X31Y24         MUXF7 (Prop_muxf7_I0_O)      0.071     0.217 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.217    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.105     0.069    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out1_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.311ns (41.004%)  route 0.447ns (58.996%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out1_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=260, routed)         0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y27         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]/Q
                         net (fo=1, routed)           0.447     0.056    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[16]
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.098     0.154 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3/O
                         net (fo=1, routed)           0.000     0.154    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3_n_0
    SLICE_X31Y25         MUXF7 (Prop_muxf7_I1_O)      0.065     0.219 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.219    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1_n_0
    SLICE_X31Y25         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y25         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X31Y25         FDRE (Hold_fdre_C_D)         0.105     0.069    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dgn_1_clk_wiz_0
  To Clock:  clk_out3_dgn_1_clk_wiz_0

Setup :           48  Failing Endpoints,  Worst Slack       -3.092ns,  Total Violation      -91.121ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@24.000ns - clk_out2_dgn_1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.044ns  (logic 4.823ns (79.797%)  route 1.221ns (20.203%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 22.622 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753    19.360    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351    25.404    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488    22.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
                         clock pessimism              0.302    22.925    
                         clock uncertainty           -0.200    22.725    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413    22.312    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         22.312    
                         arrival time                         -25.404    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@24.000ns - clk_out2_dgn_1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.044ns  (logic 4.823ns (79.797%)  route 1.221ns (20.203%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 22.622 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753    19.360    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351    25.404    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488    22.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                         clock pessimism              0.302    22.925    
                         clock uncertainty           -0.200    22.725    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413    22.312    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                         22.312    
                         arrival time                         -25.404    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@24.000ns - clk_out2_dgn_1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.044ns  (logic 4.823ns (79.797%)  route 1.221ns (20.203%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 22.622 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753    19.360    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351    25.404    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488    22.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                         clock pessimism              0.302    22.925    
                         clock uncertainty           -0.200    22.725    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413    22.312    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         22.312    
                         arrival time                         -25.404    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@24.000ns - clk_out2_dgn_1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.044ns  (logic 4.823ns (79.797%)  route 1.221ns (20.203%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 22.622 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753    19.360    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351    25.404    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488    22.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
                         clock pessimism              0.302    22.925    
                         clock uncertainty           -0.200    22.725    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413    22.312    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]
  -------------------------------------------------------------------
                         required time                         22.312    
                         arrival time                         -25.404    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@24.000ns - clk_out2_dgn_1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.044ns  (logic 4.823ns (79.797%)  route 1.221ns (20.203%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 22.622 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753    19.360    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351    25.404    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488    22.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/C
                         clock pessimism              0.302    22.925    
                         clock uncertainty           -0.200    22.725    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413    22.312    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         22.312    
                         arrival time                         -25.404    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@24.000ns - clk_out2_dgn_1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.044ns  (logic 4.823ns (79.797%)  route 1.221ns (20.203%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 22.622 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753    19.360    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351    25.404    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488    22.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                         clock pessimism              0.302    22.925    
                         clock uncertainty           -0.200    22.725    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413    22.312    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]
  -------------------------------------------------------------------
                         required time                         22.312    
                         arrival time                         -25.404    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@24.000ns - clk_out2_dgn_1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.044ns  (logic 4.823ns (79.797%)  route 1.221ns (20.203%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 22.622 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753    19.360    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351    25.404    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488    22.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
                         clock pessimism              0.302    22.925    
                         clock uncertainty           -0.200    22.725    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413    22.312    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         22.312    
                         arrival time                         -25.404    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@24.000ns - clk_out2_dgn_1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.044ns  (logic 4.823ns (79.797%)  route 1.221ns (20.203%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 22.622 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753    19.360    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351    25.404    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488    22.622    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
                         clock pessimism              0.302    22.925    
                         clock uncertainty           -0.200    22.725    
    SLICE_X33Y23         FDRE (Setup_fdre_C_CE)      -0.413    22.312    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         22.312    
                         arrival time                         -25.404    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.059ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@24.000ns - clk_out2_dgn_1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.048ns  (logic 4.823ns (79.745%)  route 1.225ns (20.255%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 22.623 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753    19.360    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.355    25.408    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489    22.623    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                         clock pessimism              0.302    22.926    
                         clock uncertainty           -0.200    22.726    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377    22.349    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                         -25.408    
  -------------------------------------------------------------------
                         slack                                 -3.059    

Slack (VIOLATED) :        -3.059ns  (required time - arrival time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@24.000ns - clk_out2_dgn_1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        6.048ns  (logic 4.823ns (79.745%)  route 1.225ns (20.255%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 22.623 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.753    19.360    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.355    25.408    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489    22.623    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                         clock pessimism              0.302    22.926    
                         clock uncertainty           -0.200    22.726    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377    22.349    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                         -25.408    
  -------------------------------------------------------------------
                         slack                                 -3.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.251ns (29.284%)  route 0.606ns (70.716%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/Q
                         net (fo=23, routed)          0.606     0.207    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
    SLICE_X31Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.252 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_3/O
                         net (fo=1, routed)           0.000     0.252    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_3_n_0
    SLICE_X31Y24         MUXF7 (Prop_muxf7_I1_O)      0.065     0.317 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.200    -0.028    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.105     0.077    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.300ns (30.587%)  route 0.681ns (69.413%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.555    -0.540    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X29Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/Q
                         net (fo=20, routed)          0.681     0.269    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]
    SLICE_X30Y24         MUXF7 (Prop_muxf7_S_O)       0.150     0.419 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     0.419    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_2_n_0
    SLICE_X30Y24         MUXF8 (Prop_muxf8_I0_O)      0.022     0.441 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.441    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1_n_0
    SLICE_X30Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y24         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.200    -0.028    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.134     0.106    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.674ns (79.231%)  route 0.177ns (20.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.644    -0.450    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.674     0.224 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[12]
                         net (fo=3, routed)           0.177     0.401    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_93
    SLICE_X33Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.820    -0.777    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]/C
                         clock pessimism              0.552    -0.225    
                         clock uncertainty            0.200    -0.025    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.078     0.053    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.674ns (79.154%)  route 0.178ns (20.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.644    -0.450    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.674     0.224 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[8]
                         net (fo=3, routed)           0.178     0.401    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_97
    SLICE_X33Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.820    -0.777    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[8]/C
                         clock pessimism              0.552    -0.225    
                         clock uncertainty            0.200    -0.025    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.076     0.051    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.674ns (78.232%)  route 0.188ns (21.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.644    -0.450    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.674     0.224 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[6]
                         net (fo=3, routed)           0.188     0.411    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_99
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
                         clock pessimism              0.552    -0.224    
                         clock uncertainty            0.200    -0.024    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.078     0.054    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.674ns (79.196%)  route 0.177ns (20.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.644    -0.450    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.674     0.224 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[1]
                         net (fo=3, routed)           0.177     0.401    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_104
    SLICE_X32Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.822    -0.775    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[1]/C
                         clock pessimism              0.552    -0.223    
                         clock uncertainty            0.200    -0.023    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.064     0.041    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.674ns (78.030%)  route 0.190ns (21.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.644    -0.450    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.674     0.224 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.190     0.414    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[5]/C
                         clock pessimism              0.552    -0.224    
                         clock uncertainty            0.200    -0.024    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.076     0.052    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.674ns (78.161%)  route 0.188ns (21.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.644    -0.450    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.674     0.224 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[4]
                         net (fo=3, routed)           0.188     0.412    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_101
    SLICE_X33Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.820    -0.777    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                         clock pessimism              0.552    -0.225    
                         clock uncertainty            0.200    -0.025    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.075     0.050    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.674ns (76.870%)  route 0.203ns (23.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.644    -0.450    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.674     0.224 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[0]
                         net (fo=3, routed)           0.203     0.427    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_105
    SLICE_X35Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.823    -0.774    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X35Y20         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[0]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.078     0.056    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_1_clk_wiz_0 rise@0.000ns - clk_out2_dgn_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.674ns (77.032%)  route 0.201ns (22.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_1_i/clk_wiz/inst/clk_out2_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.644    -0.450    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.674     0.224 r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[15]
                         net (fo=3, routed)           0.201     0.425    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_90
    SLICE_X31Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_1_i/clk_wiz/inst/clk_in1_dgn_1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_1_i/clk_wiz/inst/clk_out3_dgn_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_1_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.820    -0.777    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X31Y22         FDRE                                         r  dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]/C
                         clock pessimism              0.552    -0.225    
                         clock uncertainty            0.200    -0.025    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)         0.078     0.053    dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.372    





