{
  "design": {
    "design_info": {
      "boundary_crc": "0x8919DF46CF1F90C9",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../Local_Maxima_Pynq.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "local_maxima_zybo_0": "",
      "blk_mem_gen_1": "",
      "vio_0": "",
      "blk_mem_gen_2": "",
      "out_hdmi_0": "",
      "clk_wiz": "",
      "hdmi_in_0": ""
    },
    "interface_ports": {
      "rx_tmds_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "digilentinc.com:interface:tmds:1.0",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0",
        "port_maps": {
          "CLK_P": {
            "physical_name": "rx_tmds_0_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "rx_tmds_0_clk_n",
            "direction": "I"
          },
          "DATA_P": {
            "physical_name": "rx_tmds_0_data_p",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "DATA_N": {
            "physical_name": "rx_tmds_0_data_n",
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "TMDSp_0": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "TMDSn_0": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "TMDSp_clock_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_out_hdmi_0_0_TMDSp_clock",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "TMDSn_clock_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_out_hdmi_0_0_TMDSn_clock",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "SW_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../bram_in_hdmi_test1.coe"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Write_Depth_A": {
            "value": "480"
          },
          "Write_Width_A": {
            "value": "3840"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "local_maxima_zybo_0": {
        "vlnv": "user.org:user:local_maxima_zybo:1.0",
        "xci_name": "design_1_local_maxima_zybo_0_0",
        "xci_path": "ip/design_1_local_maxima_zybo_0_0/design_1_local_maxima_zybo_0_0.xci",
        "inst_hier_path": "local_maxima_zybo_0"
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_1_0",
        "xci_path": "ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "parameters": {
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Write_Depth_A": {
            "value": "480"
          },
          "Write_Width_A": {
            "value": "640"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_1_vio_0_0",
        "xci_path": "ip/design_1_vio_0_0/design_1_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "3"
          },
          "C_NUM_PROBE_OUT": {
            "value": "0"
          }
        }
      },
      "blk_mem_gen_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_1_1",
        "xci_path": "ip/design_1_blk_mem_gen_1_1/design_1_blk_mem_gen_1_1.xci",
        "inst_hier_path": "blk_mem_gen_2",
        "parameters": {
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Write_Depth_A": {
            "value": "480"
          },
          "Write_Width_A": {
            "value": "640"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "out_hdmi_0": {
        "vlnv": "user.org:user:out_hdmi:2.1",
        "xci_name": "design_1_out_hdmi_0_0",
        "xci_path": "ip/design_1_out_hdmi_0_0/design_1_out_hdmi_0_0.xci",
        "inst_hier_path": "out_hdmi_0"
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKIN2_JITTER_PS": {
            "value": "133.33"
          },
          "CLKOUT1_JITTER": {
            "value": "165.419"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "25"
          },
          "CLKOUT2_JITTER": {
            "value": "104.759"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "250"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "109.241"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "40.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "4"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "5"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          }
        }
      },
      "hdmi_in_0": {
        "vlnv": "user.org:user:hdmi_in:5.0",
        "xci_name": "design_1_hdmi_in_0_2",
        "xci_path": "ip/design_1_hdmi_in_0_2/design_1_hdmi_in_0_2.xci",
        "inst_hier_path": "hdmi_in_0"
      }
    },
    "interface_nets": {
      "rx_tmds_0_1": {
        "interface_ports": [
          "rx_tmds_0",
          "hdmi_in_0/tmds"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "clk_wiz/clk_out1",
          "vio_0/clk",
          "blk_mem_gen_0/clkb",
          "local_maxima_zybo_0/clk",
          "blk_mem_gen_1/clkb",
          "blk_mem_gen_1/clka",
          "blk_mem_gen_2/clka",
          "blk_mem_gen_2/clkb",
          "out_hdmi_0/clk_25"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "local_maxima_zybo_0/bram_data_in"
        ]
      },
      "blk_mem_gen_1_doutb": {
        "ports": [
          "blk_mem_gen_1/doutb",
          "local_maxima_zybo_0/bram_out_in"
        ]
      },
      "blk_mem_gen_2_doutb": {
        "ports": [
          "blk_mem_gen_2/doutb",
          "out_hdmi_0/doutb"
        ]
      },
      "clk_wiz_clk_out2": {
        "ports": [
          "clk_wiz/clk_out2",
          "out_hdmi_0/clk_250"
        ]
      },
      "clk_wiz_clk_out3": {
        "ports": [
          "clk_wiz/clk_out3",
          "hdmi_in_0/clk_200"
        ]
      },
      "hdmi_in_0_addra": {
        "ports": [
          "hdmi_in_0/addra",
          "blk_mem_gen_0/addra"
        ]
      },
      "hdmi_in_0_dina": {
        "ports": [
          "hdmi_in_0/dina",
          "blk_mem_gen_0/dina"
        ]
      },
      "hdmi_in_0_pclk": {
        "ports": [
          "hdmi_in_0/pclk",
          "blk_mem_gen_0/clka"
        ]
      },
      "hdmi_in_0_vblank": {
        "ports": [
          "hdmi_in_0/vblank",
          "vio_0/probe_in2",
          "local_maxima_zybo_0/rst"
        ]
      },
      "hdmi_in_0_wea": {
        "ports": [
          "hdmi_in_0/wea",
          "blk_mem_gen_0/wea"
        ]
      },
      "local_maxima_zybo_0_bram_out_curr": {
        "ports": [
          "local_maxima_zybo_0/bram_out_curr",
          "blk_mem_gen_1/dina",
          "blk_mem_gen_2/dina"
        ]
      },
      "local_maxima_zybo_0_finished": {
        "ports": [
          "local_maxima_zybo_0/finished",
          "vio_0/probe_in0"
        ]
      },
      "local_maxima_zybo_0_read_address": {
        "ports": [
          "local_maxima_zybo_0/read_address",
          "blk_mem_gen_0/addrb",
          "blk_mem_gen_1/addrb"
        ]
      },
      "local_maxima_zybo_0_read_enable": {
        "ports": [
          "local_maxima_zybo_0/read_enable",
          "blk_mem_gen_0/enb",
          "blk_mem_gen_1/enb"
        ]
      },
      "local_maxima_zybo_0_write_address": {
        "ports": [
          "local_maxima_zybo_0/write_address",
          "blk_mem_gen_1/addra",
          "blk_mem_gen_2/addra"
        ]
      },
      "local_maxima_zybo_0_write_enable": {
        "ports": [
          "local_maxima_zybo_0/write_enable",
          "blk_mem_gen_1/ena",
          "blk_mem_gen_1/wea"
        ]
      },
      "local_maxima_zybo_0_write_enable_hdmi": {
        "ports": [
          "local_maxima_zybo_0/write_enable_hdmi",
          "vio_0/probe_in1",
          "blk_mem_gen_2/ena",
          "blk_mem_gen_2/wea"
        ]
      },
      "out_hdmi_0_TMDSn": {
        "ports": [
          "out_hdmi_0/TMDSn",
          "TMDSn_0"
        ]
      },
      "out_hdmi_0_TMDSn_clock": {
        "ports": [
          "out_hdmi_0/TMDSn_clock",
          "TMDSn_clock_0"
        ]
      },
      "out_hdmi_0_TMDSp": {
        "ports": [
          "out_hdmi_0/TMDSp",
          "TMDSp_0"
        ]
      },
      "out_hdmi_0_TMDSp_clock": {
        "ports": [
          "out_hdmi_0/TMDSp_clock",
          "TMDSp_clock_0"
        ]
      },
      "out_hdmi_0_addrb": {
        "ports": [
          "out_hdmi_0/addrb",
          "blk_mem_gen_2/addrb"
        ]
      },
      "resetn_0_1": {
        "ports": [
          "SW_0",
          "out_hdmi_0/resetn",
          "hdmi_in_0/resetn"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      }
    }
  }
}