==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'sobel_hls/sobel.cpp' ... 
WARNING: [HLS 200-40] In file included from sobel_hls/sobel.cpp:1:
sobel_hls/sobel.cpp:6:25: error: expected ')'
unsigned char rgb2y(RGB pix)
                        ^
sobel_hls/sobel.cpp:6:20: note: to match this '('
unsigned char rgb2y(RGB pix)
                   ^
sobel_hls/sobel.cpp:6:15: error: no viable conversion from 'struct <anonymous struct at sobel_hls/sobel.h:26:1>' to 'unsigned char'
unsigned char rgb2y(RGB pix)
              ^     ~~~
sobel_hls/sobel.cpp:6:29: error: expected ';' after top level declarator
unsigned char rgb2y(RGB pix)
                            ^
                            ;
3 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from sobel_hls/sobel.cpp:1:
sobel_hls/sobel.cpp:6:25: error: expected ')'
unsigned char rgb2y(RGB pix)
                        ^
sobel_hls/sobel.cpp:6:20: note: to match this '('
unsigned char rgb2y(RGB pix)
                   ^
sobel_hls/sobel.cpp:6:15: error: no viable conversion from 'struct <anonymous struct at sobel_hls/sobel.h:26:1>' to 'unsigned char'
unsigned char rgb2y(RGB pix)
              ^     ~~~
sobel_hls/sobel.cpp:6:29: error: expected ';' after top level declarator
unsigned char rgb2y(RGB pix)
                            ^
                            ;
3 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file 'sobel_hls/sobel.cpp' ... 
WARNING: [HLS 200-40] In file included from sobel_hls/sobel.cpp:1:
In file included from sobel_hls/sobel.cpp:2:
sobel_hls/sobel.h:32:25: error: expected ')'
unsigned char rgb2y(RGB pix);
                        ^
sobel_hls/sobel.h:32:20: note: to match this '('
unsigned char rgb2y(RGB pix);
                   ^
sobel_hls/sobel.h:32:15: error: no viable conversion from 'struct <anonymous struct at sobel_hls/sobel.h:26:1>' to 'unsigned char'
unsigned char rgb2y(RGB pix);
              ^     ~~~
In file included from sobel_hls/sobel.cpp:1:
sobel_hls/sobel.cpp:6:15: error: redefinition of 'rgb2y'
unsigned char rgb2y(RGB pix)
              ^
sobel_hls/sobel.h:32:15: note: previous definition is here
unsigned char rgb2y(RGB pix);
              ^
In file included from sobel_hls/sobel.cpp:1:
sobel_hls/sobel.cpp:6:25: error: expected ')'
unsigned char rgb2y(RGB pix)
                        ^
sobel_hls/sobel.cpp:6:20: note: to match this '('
unsigned char rgb2y(RGB pix)
                   ^
sobel_hls/sobel.cpp:6:29: error: expected ';' after top level declarator
unsigned char rgb2y(RGB pix)
                            ^
                            ;
5 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from sobel_hls/sobel.cpp:1:
In file included from sobel_hls/sobel.cpp:2:
sobel_hls/sobel.h:32:25: error: expected ')'
unsigned char rgb2y(RGB pix);
                        ^
sobel_hls/sobel.h:32:20: note: to match this '('
unsigned char rgb2y(RGB pix);
                   ^
sobel_hls/sobel.h:32:15: error: no viable conversion from 'struct <anonymous struct at sobel_hls/sobel.h:26:1>' to 'unsigned char'
unsigned char rgb2y(RGB pix);
              ^     ~~~
In file included from sobel_hls/sobel.cpp:1:
sobel_hls/sobel.cpp:6:15: error: redefinition of 'rgb2y'
unsigned char rgb2y(RGB pix)
              ^
sobel_hls/sobel.h:32:15: note: previous definition is here
unsigned char rgb2y(RGB pix);
              ^
In file included from sobel_hls/sobel.cpp:1:
sobel_hls/sobel.cpp:6:25: error: expected ')'
unsigned char rgb2y(RGB pix)
                        ^
sobel_hls/sobel.cpp:6:20: note: to match this '('
unsigned char rgb2y(RGB pix)
                   ^
sobel_hls/sobel.cpp:6:29: error: expected ';' after top level declarator
unsigned char rgb2y(RGB pix)
                            ^
                            ;
5 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file 'sobel_hls/sobel.cpp' ... 
WARNING: [HLS 200-40] In file included from sobel_hls/sobel.cpp:1:
sobel_hls/sobel.cpp:7:1: error: expected unqualified-id
{
^
1 error generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from sobel_hls/sobel.cpp:1:
sobel_hls/sobel.cpp:7:1: error: expected unqualified-id
{
^
1 error generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file 'sobel_hls/sobel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 103.445 ; gain = 44.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 103.445 ; gain = 44.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 111.676 ; gain = 53.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 116.734 ; gain = 58.152
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 143.324 ; gain = 84.742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 144.578 ; gain = 85.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rgb2y' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rgb2y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.411 seconds; current allocated memory: 92.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 92.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rgb2y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rgb2y/RGB_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rgb2y' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'rgb2y_mac_muladd_8ns_6ns_9ns_13_1_1' to 'rgb2y_mac_muladd_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rgb2y_mac_muladd_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rgb2y'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 93.054 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 144.578 ; gain = 85.996
INFO: [SYSC 207-301] Generating SystemC RTL for rgb2y.
INFO: [VHDL 208-304] Generating VHDL RTL for rgb2y.
INFO: [VLOG 209-307] Generating Verilog RTL for rgb2y.
INFO: [HLS 200-112] Total elapsed time: 51.614 seconds; peak allocated memory: 93.054 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'sobel_hls/sobel.cpp' ... 
WARNING: [HLS 200-40] In file included from sobel_hls/sobel.cpp:1:
sobel_hls/sobel.cpp:45:11: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  if((col == (cols-1)))
      ~~~~^~~~~~~~~~~
sobel_hls/sobel.cpp:45:11: note: remove extraneous parentheses around the comparison to silence this warning
  if((col == (cols-1)))
     ~    ^          ~
sobel_hls/sobel.cpp:45:11: note: use '=' to turn this equality comparison into an assignment
  if((col == (cols-1)))
          ^~
          =
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:59 . Memory (MB): peak = 103.695 ; gain = 45.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:59 . Memory (MB): peak = 103.695 ; gain = 45.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 109.648 ; gain = 51.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rgb2y' into 'sobel_filter' (sobel_hls/sobel.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 113.613 ; gain = 55.023
INFO: [XFORM 203-102] Partitioning array 'new_pix' (sobel_hls/sobel.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'rgb2y' into 'sobel_filter' (sobel_hls/sobel.cpp:37) automatically.
WARNING: [XFORM 203-124] Array  'inter_pix.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_pix.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_pix.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'sobel_filter' (sobel_hls/sobel.cpp:13)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 139.227 ; gain = 80.637
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 139.836 ; gain = 81.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	axis read on port 'inter_pix_data_V' (0 ns)
	'mul' operation ('tmp_4_i', sobel_hls/sobel.cpp:9->sobel_hls/sobel.cpp:37) (3.36 ns)
	'add' operation ('tmp3', sobel_hls/sobel.cpp:9->sobel_hls/sobel.cpp:37) (3.02 ns)
	'add' operation ('tmp_7_i', sobel_hls/sobel.cpp:9->sobel_hls/sobel.cpp:37) (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.51 seconds; current allocated memory: 88.907 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 89.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/inter_pix_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/inter_pix_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/out_pix_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/out_pix_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/rows' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/cols' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_filter' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'rows' and 'cols' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'sobel_filter_mac_muladd_6ns_8ns_9ns_13_1_1' to 'sobel_filter_mac_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_filter_mac_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_filter'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 89.840 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 139.836 ; gain = 81.246
INFO: [SYSC 207-301] Generating SystemC RTL for sobel_filter.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_filter.
INFO: [HLS 200-112] Total elapsed time: 64.835 seconds; peak allocated memory: 89.840 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'sobel_hls/sobel.cpp' ... 
WARNING: [HLS 200-40] In file included from sobel_hls/sobel.cpp:1:
sobel_hls/sobel.cpp:45:11: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  if((col == (cols-1)))
      ~~~~^~~~~~~~~~~
sobel_hls/sobel.cpp:45:11: note: remove extraneous parentheses around the comparison to silence this warning
  if((col == (cols-1)))
     ~    ^          ~
sobel_hls/sobel.cpp:45:11: note: use '=' to turn this equality comparison into an assignment
  if((col == (cols-1)))
          ^~
          =
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:58 . Memory (MB): peak = 103.707 ; gain = 45.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:58 . Memory (MB): peak = 103.707 ; gain = 45.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 109.496 ; gain = 50.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rgb2y' into 'sobel_filter' (sobel_hls/sobel.cpp:37) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 113.305 ; gain = 54.723
INFO: [XFORM 203-101] Partitioning array 'new_pix' (sobel_hls/sobel.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rgb2y' into 'sobel_filter' (sobel_hls/sobel.cpp:37) automatically.
WARNING: [XFORM 203-124] Array  'inter_pix.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_pix.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_pix.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'sobel_filter' (sobel_hls/sobel.cpp:13)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 139.352 ; gain = 80.770
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (sobel_hls/sobel.cpp:25:7) in function 'sobel_filter'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 140.102 ; gain = 81.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	axis read on port 'inter_pix_data_V' (0 ns)
	'mul' operation ('tmp_4_i', sobel_hls/sobel.cpp:9->sobel_hls/sobel.cpp:37) (3.36 ns)
	'add' operation ('tmp3', sobel_hls/sobel.cpp:9->sobel_hls/sobel.cpp:37) (3.02 ns)
	'add' operation ('tmp_7_i', sobel_hls/sobel.cpp:9->sobel_hls/sobel.cpp:37) (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.671 seconds; current allocated memory: 88.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 89.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/inter_pix_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/inter_pix_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/out_pix_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/out_pix_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/rows' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/cols' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_filter' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'rows' and 'cols' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'sobel_filter_mac_muladd_6ns_8ns_9ns_13_1_1' to 'sobel_filter_mac_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_filter_mac_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_filter'.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 90.035 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:01:04 . Memory (MB): peak = 140.785 ; gain = 82.203
INFO: [SYSC 207-301] Generating SystemC RTL for sobel_filter.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_filter.
INFO: [HLS 200-112] Total elapsed time: 64.074 seconds; peak allocated memory: 90.035 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'sobel_hls/sobel.cpp' ... 
WARNING: [HLS 200-40] In file included from sobel_hls/sobel.cpp:1:
sobel_hls/sobel.cpp:52:11: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  if((col == (cols-1)))
      ~~~~^~~~~~~~~~~
sobel_hls/sobel.cpp:52:11: note: remove extraneous parentheses around the comparison to silence this warning
  if((col == (cols-1)))
     ~    ^          ~
sobel_hls/sobel.cpp:52:11: note: use '=' to turn this equality comparison into an assignment
  if((col == (cols-1)))
          ^~
          =
1 warning generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 103.680 ; gain = 45.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 103.680 ; gain = 45.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 109.570 ; gain = 50.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rgb2y' into 'sobel_filter' (sobel_hls/sobel.cpp:44) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 113.254 ; gain = 54.676
INFO: [XFORM 203-101] Partitioning array 'new_pix' (sobel_hls/sobel.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rgb2y' into 'sobel_filter' (sobel_hls/sobel.cpp:44) automatically.
WARNING: [XFORM 203-124] Array  'inter_pix.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_pix.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_pix.last.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'sobel_filter' (sobel_hls/sobel.cpp:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 139.445 ; gain = 80.867
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (sobel_hls/sobel.cpp:32:7) in function 'sobel_filter'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 140.195 ; gain = 81.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	axis read on port 'inter_pix_data_V' (0 ns)
	'mul' operation ('tmp_mul2', sobel_hls/sobel.cpp:11->sobel_hls/sobel.cpp:44) (3.36 ns)
	'add' operation ('tmp_add1', sobel_hls/sobel.cpp:13->sobel_hls/sobel.cpp:44) (3.02 ns)
	'add' operation ('tmp_4_i', sobel_hls/sobel.cpp:14->sobel_hls/sobel.cpp:44) (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.572 seconds; current allocated memory: 88.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 89.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/inter_pix_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/inter_pix_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/out_pix_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/out_pix_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/rows' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/cols' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_filter' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'rows' and 'cols' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'sobel_filter_mac_muladd_6ns_8ns_9ns_13_1_1' to 'sobel_filter_mac_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_filter_mac_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_filter'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 90.044 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 140.578 ; gain = 82.000
INFO: [SYSC 207-301] Generating SystemC RTL for sobel_filter.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_filter.
INFO: [HLS 200-112] Total elapsed time: 57.953 seconds; peak allocated memory: 90.044 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'sobel_hls/sobel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:11 . Memory (MB): peak = 103.645 ; gain = 45.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:11 . Memory (MB): peak = 103.645 ; gain = 45.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:15 . Memory (MB): peak = 108.727 ; gain = 50.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rgb2y' into 'sobel_filter' (sobel_hls/sobel.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:15 . Memory (MB): peak = 112.250 ; gain = 53.664
ERROR: [XFORM 203-801] Cannot specify interface depth  (sobel_hls/sobel.cpp:23:1) on argument 'inter_pix' (sobel_hls/sobel.cpp:20). This interface directive will be discarded.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [HLS 200-10] Analyzing design file 'sobel_hls/sobel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:58 . Memory (MB): peak = 103.676 ; gain = 45.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:58 . Memory (MB): peak = 103.676 ; gain = 45.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 108.785 ; gain = 50.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rgb2y' into 'sobel_filter' (sobel_hls/sobel.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:02 . Memory (MB): peak = 112.453 ; gain = 53.867
INFO: [XFORM 203-101] Partitioning array 'new_pix' (sobel_hls/sobel.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'rgb2y' into 'sobel_filter' (sobel_hls/sobel.cpp:41) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sobel_filter' (sobel_hls/sobel.cpp:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 136.750 ; gain = 78.164
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 138.504 ; gain = 79.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	axis read on port 'inter_pix_V_V' (sobel_hls/sobel.cpp:37) (0 ns)
	'mul' operation ('tmp_mul2', sobel_hls/sobel.cpp:11->sobel_hls/sobel.cpp:41) (3.36 ns)
	'add' operation ('tmp_add1', sobel_hls/sobel.cpp:13->sobel_hls/sobel.cpp:41) (3.02 ns)
	'add' operation ('tmp_3_i', sobel_hls/sobel.cpp:14->sobel_hls/sobel.cpp:41) (3.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.093 seconds; current allocated memory: 87.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 87.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/inter_pix_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/out_pix_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/rows' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_filter/cols' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_filter' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'rows' and 'cols' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'sobel_filter_mac_muladd_6ns_8ns_9ns_13_1_1' to 'sobel_filter_mac_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sobel_filter_mac_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_filter'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 88.375 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 138.504 ; gain = 79.918
INFO: [SYSC 207-301] Generating SystemC RTL for sobel_filter.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_filter.
INFO: [HLS 200-112] Total elapsed time: 64.8 seconds; peak allocated memory: 88.375 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
