
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017570  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b04  08017730  08017730  00027730  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018234  08018234  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08018234  08018234  00028234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801823c  0801823c  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801823c  0801823c  0002823c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018244  08018244  00028244  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08018248  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0003dbd0  200001e0  08018424  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  2003ddb0  08018424  0003ddb0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00038135  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007921  00000000  00000000  00068341  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002210  00000000  00000000  0006fc68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f50  00000000  00000000  00071e78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00036f32  00000000  00000000  00073dc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000257a8  00000000  00000000  000aacfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001104f0  00000000  00000000  000d04a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e0992  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a1ec  00000000  00000000  001e0a10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08017718 	.word	0x08017718

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	08017718 	.word	0x08017718

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f008 f840 	bl	800905c <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2003b8a4 	.word	0x2003b8a4

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f008 f828 	bl	800905c <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	2003b8a4 	.word	0x2003b8a4

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f007 fec9 	bl	8008db8 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f006 fc30 	bl	800788c <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f006 fc2a 	bl	800788c <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f006 fc24 	bl	800788c <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f006 fc1e 	bl	800788c <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f006 fc18 	bl	800788c <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f006 fc12 	bl	800788c <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f006 fc0c 	bl	800788c <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f006 fc06 	bl	800788c <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f006 fc00 	bl	800788c <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f006 fbfa 	bl	800788c <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f006 fbee 	bl	800788c <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f006 fbe8 	bl	800788c <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f013 fec9 	bl	8014ec0 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), distance_10mm_(0), total_distance_(0), cross_line_ignore_distance_(0){}
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f04f 0200 	mov.w	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f04f 0200 	mov.w	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f04f 0200 	mov.w	r2, #0
 800118a:	615a      	str	r2, [r3, #20]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f04f 0200 	mov.w	r2, #0
 8001192:	619a      	str	r2, [r3, #24]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f04f 0200 	mov.w	r2, #0
 800119a:	61da      	str	r2, [r3, #28]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4618      	mov	r0, r3
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
	...

080011ac <_ZN7Encoder4initEv>:

void Encoder::init()
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 80011b4:	213c      	movs	r1, #60	; 0x3c
 80011b6:	4809      	ldr	r0, [pc, #36]	; (80011dc <_ZN7Encoder4initEv+0x30>)
 80011b8:	f00b fde8 	bl	800cd8c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 80011bc:	213c      	movs	r1, #60	; 0x3c
 80011be:	4808      	ldr	r0, [pc, #32]	; (80011e0 <_ZN7Encoder4initEv+0x34>)
 80011c0:	f00b fde4 	bl	800cd8c <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 80011c4:	4b07      	ldr	r3, [pc, #28]	; (80011e4 <_ZN7Encoder4initEv+0x38>)
 80011c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011ca:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <_ZN7Encoder4initEv+0x3c>)
 80011ce:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011d2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	2003baf8 	.word	0x2003baf8
 80011e0:	2003b7dc 	.word	0x2003b7dc
 80011e4:	40010000 	.word	0x40010000
 80011e8:	40010400 	.word	0x40010400
 80011ec:	00000000 	.word	0x00000000

080011f0 <_ZN7Encoder6updateEv>:

void Encoder::update()
{
 80011f0:	b5b0      	push	{r4, r5, r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 80011f8:	4b69      	ldr	r3, [pc, #420]	; (80013a0 <_ZN7Encoder6updateEv+0x1b0>)
 80011fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fc:	ee07 3a90 	vmov	s15, r3
 8001200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001204:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80013a4 <_ZN7Encoder6updateEv+0x1b4>
 8001208:	ee77 7a67 	vsub.f32	s15, s14, s15
 800120c:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80013a8 <_ZN7Encoder6updateEv+0x1b8>
 8001210:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001214:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001218:	4b64      	ldr	r3, [pc, #400]	; (80013ac <_ZN7Encoder6updateEv+0x1bc>)
 800121a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121c:	ee07 3a90 	vmov	s15, r3
 8001220:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001224:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80013a4 <_ZN7Encoder6updateEv+0x1b4>
 8001228:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800122c:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80013a8 <_ZN7Encoder6updateEv+0x1b8>
 8001230:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001234:	edc7 7a02 	vstr	s15, [r7, #8]
	monitor_cnt_l = cnt_l;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	4a5d      	ldr	r2, [pc, #372]	; (80013b0 <_ZN7Encoder6updateEv+0x1c0>)
 800123c:	6013      	str	r3, [r2, #0]

	cnt_l_ = ((R_ENC)*(cnt_l) + (1.0 - (R_ENC))* (pre_cnt_l)); // lowpath filter
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff f999 	bl	8000578 <__aeabi_f2d>
 8001246:	a350      	add	r3, pc, #320	; (adr r3, 8001388 <_ZN7Encoder6updateEv+0x198>)
 8001248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124c:	f7ff f9ec 	bl	8000628 <__aeabi_dmul>
 8001250:	4603      	mov	r3, r0
 8001252:	460c      	mov	r4, r1
 8001254:	4625      	mov	r5, r4
 8001256:	461c      	mov	r4, r3
 8001258:	4b56      	ldr	r3, [pc, #344]	; (80013b4 <_ZN7Encoder6updateEv+0x1c4>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff f98b 	bl	8000578 <__aeabi_f2d>
 8001262:	a34b      	add	r3, pc, #300	; (adr r3, 8001390 <_ZN7Encoder6updateEv+0x1a0>)
 8001264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001268:	f7ff f9de 	bl	8000628 <__aeabi_dmul>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4620      	mov	r0, r4
 8001272:	4629      	mov	r1, r5
 8001274:	f7ff f822 	bl	80002bc <__adddf3>
 8001278:	4603      	mov	r3, r0
 800127a:	460c      	mov	r4, r1
 800127c:	4618      	mov	r0, r3
 800127e:	4621      	mov	r1, r4
 8001280:	f7ff fcca 	bl	8000c18 <__aeabi_d2f>
 8001284:	4602      	mov	r2, r0
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	601a      	str	r2, [r3, #0]
	cnt_r_ = ((R_ENC)*(cnt_r) + (1.0 - (R_ENC))* (pre_cnt_r)); // lowpath filter
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff f973 	bl	8000578 <__aeabi_f2d>
 8001292:	a33d      	add	r3, pc, #244	; (adr r3, 8001388 <_ZN7Encoder6updateEv+0x198>)
 8001294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001298:	f7ff f9c6 	bl	8000628 <__aeabi_dmul>
 800129c:	4603      	mov	r3, r0
 800129e:	460c      	mov	r4, r1
 80012a0:	4625      	mov	r5, r4
 80012a2:	461c      	mov	r4, r3
 80012a4:	4b44      	ldr	r3, [pc, #272]	; (80013b8 <_ZN7Encoder6updateEv+0x1c8>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff f965 	bl	8000578 <__aeabi_f2d>
 80012ae:	a338      	add	r3, pc, #224	; (adr r3, 8001390 <_ZN7Encoder6updateEv+0x1a0>)
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	f7ff f9b8 	bl	8000628 <__aeabi_dmul>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4620      	mov	r0, r4
 80012be:	4629      	mov	r1, r5
 80012c0:	f7fe fffc 	bl	80002bc <__adddf3>
 80012c4:	4603      	mov	r3, r0
 80012c6:	460c      	mov	r4, r1
 80012c8:	4618      	mov	r0, r3
 80012ca:	4621      	mov	r1, r4
 80012cc:	f7ff fca4 	bl	8000c18 <__aeabi_d2f>
 80012d0:	4602      	mov	r2, r0
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	605a      	str	r2, [r3, #4]
	monitor_cnt_l_lpf = cnt_l_;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a38      	ldr	r2, [pc, #224]	; (80013bc <_ZN7Encoder6updateEv+0x1cc>)
 80012dc:	6013      	str	r3, [r2, #0]

	pre_cnt_l = cnt_l_;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a34      	ldr	r2, [pc, #208]	; (80013b4 <_ZN7Encoder6updateEv+0x1c4>)
 80012e4:	6013      	str	r3, [r2, #0]
	pre_cnt_r = cnt_r_;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	4a33      	ldr	r2, [pc, #204]	; (80013b8 <_ZN7Encoder6updateEv+0x1c8>)
 80012ec:	6013      	str	r3, [r2, #0]

	//total_cnt_l_ += cnt_l_;
	//total_cnt_r_ += cnt_r_;

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	ed93 7a00 	vldr	s14, [r3]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80012fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fe:	ee17 0a90 	vmov	r0, s15
 8001302:	f7ff f939 	bl	8000578 <__aeabi_f2d>
 8001306:	a324      	add	r3, pc, #144	; (adr r3, 8001398 <_ZN7Encoder6updateEv+0x1a8>)
 8001308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130c:	f7ff f98c 	bl	8000628 <__aeabi_dmul>
 8001310:	4603      	mov	r3, r0
 8001312:	460c      	mov	r4, r1
 8001314:	4618      	mov	r0, r3
 8001316:	4621      	mov	r1, r4
 8001318:	f04f 0200 	mov.w	r2, #0
 800131c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001320:	f7ff faac 	bl	800087c <__aeabi_ddiv>
 8001324:	4603      	mov	r3, r0
 8001326:	460c      	mov	r4, r1
 8001328:	4618      	mov	r0, r3
 800132a:	4621      	mov	r1, r4
 800132c:	f7ff fc74 	bl	8000c18 <__aeabi_d2f>
 8001330:	4602      	mov	r2, r0
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	609a      	str	r2, [r3, #8]
	distance_10mm_ += distance_;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	ed93 7a05 	vldr	s14, [r3, #20]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001342:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	edc3 7a05 	vstr	s15, [r3, #20]
	total_distance_ += distance_;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	edd3 7a02 	vldr	s15, [r3, #8]
 8001358:	ee77 7a27 	vadd.f32	s15, s14, s15
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	edc3 7a06 	vstr	s15, [r3, #24]
	cross_line_ignore_distance_ += distance_;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	ed93 7a07 	vldr	s14, [r3, #28]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	edd3 7a02 	vldr	s15, [r3, #8]
 800136e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	edc3 7a07 	vstr	s15, [r3, #28]
	monitor_distance = distance_10mm_;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	695b      	ldr	r3, [r3, #20]
 800137c:	4a10      	ldr	r2, [pc, #64]	; (80013c0 <_ZN7Encoder6updateEv+0x1d0>)
 800137e:	6013      	str	r3, [r2, #0]
}
 8001380:	bf00      	nop
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bdb0      	pop	{r4, r5, r7, pc}
 8001388:	9999999a 	.word	0x9999999a
 800138c:	3fa99999 	.word	0x3fa99999
 8001390:	66666666 	.word	0x66666666
 8001394:	3fee6666 	.word	0x3fee6666
 8001398:	ce73a049 	.word	0xce73a049
 800139c:	3f77a3f6 	.word	0x3f77a3f6
 80013a0:	40010000 	.word	0x40010000
 80013a4:	47000000 	.word	0x47000000
 80013a8:	3f912547 	.word	0x3f912547
 80013ac:	40010400 	.word	0x40010400
 80013b0:	20000200 	.word	0x20000200
 80013b4:	20000208 	.word	0x20000208
 80013b8:	2000020c 	.word	0x2000020c
 80013bc:	20000204 	.word	0x20000204
 80013c0:	200001fc 	.word	0x200001fc

080013c4 <_ZN7Encoder5clearEv>:

void Encoder::clear()
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f04f 0200 	mov.w	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 80013dc:	4b08      	ldr	r3, [pc, #32]	; (8001400 <_ZN7Encoder5clearEv+0x3c>)
 80013de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013e2:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80013e4:	4b07      	ldr	r3, [pc, #28]	; (8001404 <_ZN7Encoder5clearEv+0x40>)
 80013e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80013ea:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	40010000 	.word	0x40010000
 8001404:	40010400 	.word	0x40010400

08001408 <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	60b9      	str	r1, [r7, #8]
 8001412:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	685a      	ldr	r2, [r3, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	601a      	str	r2, [r3, #0]
}
 8001424:	bf00      	nop
 8001426:	3714      	adds	r7, #20
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	return distance_;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	ee07 3a90 	vmov	s15, r3
}
 8001440:	eeb0 0a67 	vmov.f32	s0, s15
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <_ZN7Encoder15getDistance10mmEv>:

float Encoder::getDistance10mm()
{
 800144e:	b480      	push	{r7}
 8001450:	b083      	sub	sp, #12
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
	return distance_10mm_;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	695b      	ldr	r3, [r3, #20]
 800145a:	ee07 3a90 	vmov	s15, r3
}
 800145e:	eeb0 0a67 	vmov.f32	s0, s15
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <_ZN7Encoder16getTotalDistanceEv>:

float Encoder::getTotalDistance()
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
	return total_distance_;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	ee07 3a90 	vmov	s15, r3
}
 800147c:	eeb0 0a67 	vmov.f32	s0, s15
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <_ZN7Encoder17clearDistance10mmEv>:
	return (total_cnt_l_ + total_cnt_r_) / 2;
}
*/

void Encoder::clearDistance10mm()
{
 800148a:	b480      	push	{r7}
 800148c:	b083      	sub	sp, #12
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
	//total_cnt_l_ = 0;
	//total_cnt_r_ = 0;
	distance_10mm_ = 0;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	f04f 0200 	mov.w	r2, #0
 8001498:	615a      	str	r2, [r3, #20]
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr

080014a6 <_ZN7Encoder18clearTotalDistanceEv>:

void Encoder::clearTotalDistance()
{
 80014a6:	b480      	push	{r7}
 80014a8:	b083      	sub	sp, #12
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
	total_distance_ = 0;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	f04f 0200 	mov.w	r2, #0
 80014b4:	619a      	str	r2, [r3, #24]
}
 80014b6:	bf00      	nop
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>:

float Encoder::getCrossLineIgnoreDistance()
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
	return cross_line_ignore_distance_;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	69db      	ldr	r3, [r3, #28]
 80014ce:	ee07 3a90 	vmov	s15, r3
}
 80014d2:	eeb0 0a67 	vmov.f32	s0, s15
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>:

void Encoder::clearCrossLineIgnoreDistance()
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
	cross_line_ignore_distance_ = 0;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f04f 0200 	mov.w	r2, #0
 80014ee:	61da      	str	r2, [r3, #28]
}
 80014f0:	bf00      	nop
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <user_fopen>:
//* fopen
//* char, float *: short: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 800150a:	6839      	ldr	r1, [r7, #0]
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f000 f977 	bl	8001800 <create_path>

	fopen_folder_and_file();	//
 8001512:	f000 f98b 	bl	800182c <fopen_folder_and_file>

	return ret;
 8001516:	7bfb      	ldrb	r3, [r7, #15]
}
 8001518:	4618      	mov	r0, r3
 800151a:	3710      	adds	r7, #16
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <user_fclose>:
//* fclose
//* void
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fclose(){
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001526:	2300      	movs	r3, #0
 8001528:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//
 800152a:	4804      	ldr	r0, [pc, #16]	; (800153c <user_fclose+0x1c>)
 800152c:	f010 f988 	bl	8011840 <f_close>

	return ret;
 8001530:	79fb      	ldrb	r3, [r7, #7]
}
 8001532:	4618      	mov	r0, r3
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	2003a6e8 	.word	0x2003a6e8

08001540 <sd_write_float>:
//* SD
//* short, float *, char : 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b087      	sub	sp, #28
 8001544:	af02      	add	r7, sp, #8
 8001546:	4603      	mov	r3, r0
 8001548:	6039      	str	r1, [r7, #0]
 800154a:	80fb      	strh	r3, [r7, #6]
 800154c:	4613      	mov	r3, r2
 800154e:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 8001550:	2300      	movs	r3, #0
 8001552:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 8001554:	2300      	movs	r3, #0
 8001556:	81fb      	strh	r3, [r7, #14]
 8001558:	e030      	b.n	80015bc <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 800155a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	683a      	ldr	r2, [r7, #0]
 8001562:	4413      	add	r3, r2
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff f806 	bl	8000578 <__aeabi_f2d>
 800156c:	4603      	mov	r3, r0
 800156e:	460c      	mov	r4, r1
 8001570:	e9cd 3400 	strd	r3, r4, [sp]
 8001574:	4a17      	ldr	r2, [pc, #92]	; (80015d4 <sd_write_float+0x94>)
 8001576:	2180      	movs	r1, #128	; 0x80
 8001578:	4817      	ldr	r0, [pc, #92]	; (80015d8 <sd_write_float+0x98>)
 800157a:	f012 fd55 	bl	8014028 <sniprintf>

		if(state == ADD_WRITE){
 800157e:	797b      	ldrb	r3, [r7, #5]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d106      	bne.n	8001592 <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//
 8001584:	4b15      	ldr	r3, [pc, #84]	; (80015dc <sd_write_float+0x9c>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	4619      	mov	r1, r3
 800158a:	4814      	ldr	r0, [pc, #80]	; (80015dc <sd_write_float+0x9c>)
 800158c:	f010 f9cc 	bl	8011928 <f_lseek>
 8001590:	e003      	b.n	800159a <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//
 8001592:	2100      	movs	r1, #0
 8001594:	4811      	ldr	r0, [pc, #68]	; (80015dc <sd_write_float+0x9c>)
 8001596:	f010 f9c7 	bl	8011928 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//
 800159a:	480f      	ldr	r0, [pc, #60]	; (80015d8 <sd_write_float+0x98>)
 800159c:	f7fe fe30 	bl	8000200 <strlen>
 80015a0:	4602      	mov	r2, r0
 80015a2:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <sd_write_float+0xa0>)
 80015a4:	490c      	ldr	r1, [pc, #48]	; (80015d8 <sd_write_float+0x98>)
 80015a6:	480d      	ldr	r0, [pc, #52]	; (80015dc <sd_write_float+0x9c>)
 80015a8:	f00f ff35 	bl	8011416 <f_write>

		bufclear();	//
 80015ac:	f000 f958 	bl	8001860 <bufclear>
	for(short i = 0 ; i < size; i++){
 80015b0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	3301      	adds	r3, #1
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	81fb      	strh	r3, [r7, #14]
 80015bc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80015c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	dbc8      	blt.n	800155a <sd_write_float+0x1a>
	}
	return ret;
 80015c8:	7b7b      	ldrb	r3, [r7, #13]
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd90      	pop	{r4, r7, pc}
 80015d2:	bf00      	nop
 80015d4:	08017730 	.word	0x08017730
 80015d8:	2003a658 	.word	0x2003a658
 80015dc:	2003a6e8 	.word	0x2003a6e8
 80015e0:	2003a6d8 	.word	0x2003a6d8

080015e4 <sd_write_array_float>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 80015e4:	b590      	push	{r4, r7, lr}
 80015e6:	b089      	sub	sp, #36	; 0x24
 80015e8:	af02      	add	r7, sp, #8
 80015ea:	60f8      	str	r0, [r7, #12]
 80015ec:	60b9      	str	r1, [r7, #8]
 80015ee:	603b      	str	r3, [r7, #0]
 80015f0:	4613      	mov	r3, r2
 80015f2:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80015f4:	2300      	movs	r3, #0
 80015f6:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 80015f8:	68b9      	ldr	r1, [r7, #8]
 80015fa:	68f8      	ldr	r0, [r7, #12]
 80015fc:	f000 f900 	bl	8001800 <create_path>

	if(state == OVER_WRITE){
 8001600:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001604:	2b00      	cmp	r3, #0
 8001606:	d108      	bne.n	800161a <sd_write_array_float+0x36>
		f_chdir(dirpath);
 8001608:	4822      	ldr	r0, [pc, #136]	; (8001694 <sd_write_array_float+0xb0>)
 800160a:	f010 f943 	bl	8011894 <f_chdir>
		f_unlink(filepath);	//	
 800160e:	4822      	ldr	r0, [pc, #136]	; (8001698 <sd_write_array_float+0xb4>)
 8001610:	f010 fbae 	bl	8011d70 <f_unlink>
		f_chdir("..");
 8001614:	4821      	ldr	r0, [pc, #132]	; (800169c <sd_write_array_float+0xb8>)
 8001616:	f010 f93d 	bl	8011894 <f_chdir>
	}

	fopen_folder_and_file();	//	
 800161a:	f000 f907 	bl	800182c <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 800161e:	2300      	movs	r3, #0
 8001620:	82fb      	strh	r3, [r7, #22]
 8001622:	e028      	b.n	8001676 <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 8001624:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	683a      	ldr	r2, [r7, #0]
 800162c:	4413      	add	r3, r2
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4618      	mov	r0, r3
 8001632:	f7fe ffa1 	bl	8000578 <__aeabi_f2d>
 8001636:	4603      	mov	r3, r0
 8001638:	460c      	mov	r4, r1
 800163a:	e9cd 3400 	strd	r3, r4, [sp]
 800163e:	4a18      	ldr	r2, [pc, #96]	; (80016a0 <sd_write_array_float+0xbc>)
 8001640:	2180      	movs	r1, #128	; 0x80
 8001642:	4818      	ldr	r0, [pc, #96]	; (80016a4 <sd_write_array_float+0xc0>)
 8001644:	f012 fcf0 	bl	8014028 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 8001648:	4b17      	ldr	r3, [pc, #92]	; (80016a8 <sd_write_array_float+0xc4>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	4619      	mov	r1, r3
 800164e:	4816      	ldr	r0, [pc, #88]	; (80016a8 <sd_write_array_float+0xc4>)
 8001650:	f010 f96a 	bl	8011928 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 8001654:	4813      	ldr	r0, [pc, #76]	; (80016a4 <sd_write_array_float+0xc0>)
 8001656:	f7fe fdd3 	bl	8000200 <strlen>
 800165a:	4602      	mov	r2, r0
 800165c:	4b13      	ldr	r3, [pc, #76]	; (80016ac <sd_write_array_float+0xc8>)
 800165e:	4911      	ldr	r1, [pc, #68]	; (80016a4 <sd_write_array_float+0xc0>)
 8001660:	4811      	ldr	r0, [pc, #68]	; (80016a8 <sd_write_array_float+0xc4>)
 8001662:	f00f fed8 	bl	8011416 <f_write>

		bufclear();	//	
 8001666:	f000 f8fb 	bl	8001860 <bufclear>
	for(short i = 0 ; i < size; i++){
 800166a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800166e:	b29b      	uxth	r3, r3
 8001670:	3301      	adds	r3, #1
 8001672:	b29b      	uxth	r3, r3
 8001674:	82fb      	strh	r3, [r7, #22]
 8001676:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800167a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800167e:	429a      	cmp	r2, r3
 8001680:	dbd0      	blt.n	8001624 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	
 8001682:	4809      	ldr	r0, [pc, #36]	; (80016a8 <sd_write_array_float+0xc4>)
 8001684:	f010 f8dc 	bl	8011840 <f_close>

	return ret;
 8001688:	7d7b      	ldrb	r3, [r7, #21]
}
 800168a:	4618      	mov	r0, r3
 800168c:	371c      	adds	r7, #28
 800168e:	46bd      	mov	sp, r7
 8001690:	bd90      	pop	{r4, r7, pc}
 8001692:	bf00      	nop
 8001694:	2003a558 	.word	0x2003a558
 8001698:	20039418 	.word	0x20039418
 800169c:	0801774c 	.word	0x0801774c
 80016a0:	08017730 	.word	0x08017730
 80016a4:	2003a658 	.word	0x2003a658
 80016a8:	2003a6e8 	.word	0x2003a6e8
 80016ac:	2003a6d8 	.word	0x2003a6d8

080016b0 <sd_read_array_float>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	603b      	str	r3, [r7, #0]
 80016bc:	4613      	mov	r3, r2
 80016be:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80016c4:	2300      	movs	r3, #0
 80016c6:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80016c8:	68b9      	ldr	r1, [r7, #8]
 80016ca:	68f8      	ldr	r0, [r7, #12]
 80016cc:	f000 f898 	bl	8001800 <create_path>
	fopen_folder_and_file();	//
 80016d0:	f000 f8ac 	bl	800182c <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80016d4:	e019      	b.n	800170a <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 80016d6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	4413      	add	r3, r2
 80016e0:	461a      	mov	r2, r3
 80016e2:	4913      	ldr	r1, [pc, #76]	; (8001730 <sd_read_array_float+0x80>)
 80016e4:	4813      	ldr	r0, [pc, #76]	; (8001734 <sd_read_array_float+0x84>)
 80016e6:	f012 fcf3 	bl	80140d0 <siscanf>
		i++;
 80016ea:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	3301      	adds	r3, #1
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 80016f6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80016fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016fe:	429a      	cmp	r2, r3
 8001700:	db03      	blt.n	800170a <sd_read_array_float+0x5a>
 8001702:	88fb      	ldrh	r3, [r7, #6]
 8001704:	3b01      	subs	r3, #1
 8001706:	b29b      	uxth	r3, r3
 8001708:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800170a:	4a0b      	ldr	r2, [pc, #44]	; (8001738 <sd_read_array_float+0x88>)
 800170c:	2180      	movs	r1, #128	; 0x80
 800170e:	4809      	ldr	r0, [pc, #36]	; (8001734 <sd_read_array_float+0x84>)
 8001710:	f010 fd0c 	bl	801212c <f_gets>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d1dd      	bne.n	80016d6 <sd_read_array_float+0x26>

	}

	bufclear();	//
 800171a:	f000 f8a1 	bl	8001860 <bufclear>

	f_close(&fil);	//
 800171e:	4806      	ldr	r0, [pc, #24]	; (8001738 <sd_read_array_float+0x88>)
 8001720:	f010 f88e 	bl	8011840 <f_close>

	return ret;
 8001724:	7d7b      	ldrb	r3, [r7, #21]
}
 8001726:	4618      	mov	r0, r3
 8001728:	3718      	adds	r7, #24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	0801773c 	.word	0x0801773c
 8001734:	2003a658 	.word	0x2003a658
 8001738:	2003a6e8 	.word	0x2003a6e8

0800173c <sd_read_array_double>:
//* SD
//* char *, char *, short, double *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	603b      	str	r3, [r7, #0]
 8001748:	4613      	mov	r3, r2
 800174a:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 800174c:	2300      	movs	r3, #0
 800174e:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001750:	2300      	movs	r3, #0
 8001752:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001754:	68b9      	ldr	r1, [r7, #8]
 8001756:	68f8      	ldr	r0, [r7, #12]
 8001758:	f000 f852 	bl	8001800 <create_path>
	fopen_folder_and_file();	//
 800175c:	f000 f866 	bl	800182c <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001760:	e019      	b.n	8001796 <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 8001762:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001766:	00db      	lsls	r3, r3, #3
 8001768:	683a      	ldr	r2, [r7, #0]
 800176a:	4413      	add	r3, r2
 800176c:	461a      	mov	r2, r3
 800176e:	4913      	ldr	r1, [pc, #76]	; (80017bc <sd_read_array_double+0x80>)
 8001770:	4813      	ldr	r0, [pc, #76]	; (80017c0 <sd_read_array_double+0x84>)
 8001772:	f012 fcad 	bl	80140d0 <siscanf>
		i++;
 8001776:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800177a:	b29b      	uxth	r3, r3
 800177c:	3301      	adds	r3, #1
 800177e:	b29b      	uxth	r3, r3
 8001780:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001782:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001786:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800178a:	429a      	cmp	r2, r3
 800178c:	db03      	blt.n	8001796 <sd_read_array_double+0x5a>
 800178e:	88fb      	ldrh	r3, [r7, #6]
 8001790:	3b01      	subs	r3, #1
 8001792:	b29b      	uxth	r3, r3
 8001794:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001796:	4a0b      	ldr	r2, [pc, #44]	; (80017c4 <sd_read_array_double+0x88>)
 8001798:	2180      	movs	r1, #128	; 0x80
 800179a:	4809      	ldr	r0, [pc, #36]	; (80017c0 <sd_read_array_double+0x84>)
 800179c:	f010 fcc6 	bl	801212c <f_gets>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d1dd      	bne.n	8001762 <sd_read_array_double+0x26>

	}

	bufclear();	//
 80017a6:	f000 f85b 	bl	8001860 <bufclear>

	f_close(&fil);	//
 80017aa:	4806      	ldr	r0, [pc, #24]	; (80017c4 <sd_read_array_double+0x88>)
 80017ac:	f010 f848 	bl	8011840 <f_close>

	return ret;
 80017b0:	7d7b      	ldrb	r3, [r7, #21]
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3718      	adds	r7, #24
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	08017748 	.word	0x08017748
 80017c0:	2003a658 	.word	0x2003a658
 80017c4:	2003a6e8 	.word	0x2003a6e8

080017c8 <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80017ce:	2300      	movs	r3, #0
 80017d0:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 80017d2:	2201      	movs	r2, #1
 80017d4:	4908      	ldr	r1, [pc, #32]	; (80017f8 <sd_mount+0x30>)
 80017d6:	4809      	ldr	r0, [pc, #36]	; (80017fc <sd_mount+0x34>)
 80017d8:	f00f faaa 	bl	8010d30 <f_mount>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d102      	bne.n	80017e8 <sd_mount+0x20>
 80017e2:	2301      	movs	r3, #1
 80017e4:	71fb      	strb	r3, [r7, #7]
 80017e6:	e001      	b.n	80017ec <sd_mount+0x24>
	else ret = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	71fb      	strb	r3, [r7, #7]

	return ret;
 80017ec:	79fb      	ldrb	r3, [r7, #7]
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	08017758 	.word	0x08017758
 80017fc:	20039518 	.word	0x20039518

08001800 <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 800180a:	6879      	ldr	r1, [r7, #4]
 800180c:	4805      	ldr	r0, [pc, #20]	; (8001824 <create_path+0x24>)
 800180e:	f012 fc8b 	bl	8014128 <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001812:	6839      	ldr	r1, [r7, #0]
 8001814:	4804      	ldr	r0, [pc, #16]	; (8001828 <create_path+0x28>)
 8001816:	f012 fc87 	bl	8014128 <strcpy>

}
 800181a:	bf00      	nop
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	2003a558 	.word	0x2003a558
 8001828:	20039418 	.word	0x20039418

0800182c <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001830:	4807      	ldr	r0, [pc, #28]	; (8001850 <fopen_folder_and_file+0x24>)
 8001832:	f010 fb5f 	bl	8011ef4 <f_mkdir>

	f_chdir(dirpath);
 8001836:	4806      	ldr	r0, [pc, #24]	; (8001850 <fopen_folder_and_file+0x24>)
 8001838:	f010 f82c 	bl	8011894 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 800183c:	2213      	movs	r2, #19
 800183e:	4905      	ldr	r1, [pc, #20]	; (8001854 <fopen_folder_and_file+0x28>)
 8001840:	4805      	ldr	r0, [pc, #20]	; (8001858 <fopen_folder_and_file+0x2c>)
 8001842:	f00f fabb 	bl	8010dbc <f_open>

	f_chdir("..");
 8001846:	4805      	ldr	r0, [pc, #20]	; (800185c <fopen_folder_and_file+0x30>)
 8001848:	f010 f824 	bl	8011894 <f_chdir>


}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}
 8001850:	2003a558 	.word	0x2003a558
 8001854:	20039418 	.word	0x20039418
 8001858:	2003a6e8 	.word	0x2003a6e8
 800185c:	0801774c 	.word	0x0801774c

08001860 <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001866:	2300      	movs	r3, #0
 8001868:	607b      	str	r3, [r7, #4]
 800186a:	e007      	b.n	800187c <bufclear+0x1c>
		buffer[i] = '\0';
 800186c:	4a08      	ldr	r2, [pc, #32]	; (8001890 <bufclear+0x30>)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4413      	add	r3, r2
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3301      	adds	r3, #1
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b7f      	cmp	r3, #127	; 0x7f
 8001880:	ddf4      	ble.n	800186c <bufclear+0xc>
	}
}
 8001882:	bf00      	nop
 8001884:	370c      	adds	r7, #12
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	2003a658 	.word	0x2003a658

08001894 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80018a8:	2200      	movs	r2, #0
 80018aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018ae:	480e      	ldr	r0, [pc, #56]	; (80018e8 <read_byte+0x54>)
 80018b0:	f007 fa82 	bl	8008db8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80018b4:	f107 010f 	add.w	r1, r7, #15
 80018b8:	2364      	movs	r3, #100	; 0x64
 80018ba:	2201      	movs	r2, #1
 80018bc:	480b      	ldr	r0, [pc, #44]	; (80018ec <read_byte+0x58>)
 80018be:	f00a fc2b 	bl	800c118 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 80018c2:	f107 010e 	add.w	r1, r7, #14
 80018c6:	2364      	movs	r3, #100	; 0x64
 80018c8:	2201      	movs	r2, #1
 80018ca:	4808      	ldr	r0, [pc, #32]	; (80018ec <read_byte+0x58>)
 80018cc:	f00a fd58 	bl	800c380 <HAL_SPI_Receive>
	CS_SET;
 80018d0:	2201      	movs	r2, #1
 80018d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018d6:	4804      	ldr	r0, [pc, #16]	; (80018e8 <read_byte+0x54>)
 80018d8:	f007 fa6e 	bl	8008db8 <HAL_GPIO_WritePin>

	return val;
 80018dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40020400 	.word	0x40020400
 80018ec:	2003b784 	.word	0x2003b784

080018f0 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	460a      	mov	r2, r1
 80018fa:	71fb      	strb	r3, [r7, #7]
 80018fc:	4613      	mov	r3, r2
 80018fe:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001906:	b2db      	uxtb	r3, r3
 8001908:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800190a:	2200      	movs	r2, #0
 800190c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001910:	480c      	ldr	r0, [pc, #48]	; (8001944 <write_byte+0x54>)
 8001912:	f007 fa51 	bl	8008db8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001916:	f107 010f 	add.w	r1, r7, #15
 800191a:	2364      	movs	r3, #100	; 0x64
 800191c:	2201      	movs	r2, #1
 800191e:	480a      	ldr	r0, [pc, #40]	; (8001948 <write_byte+0x58>)
 8001920:	f00a fbfa 	bl	800c118 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001924:	1db9      	adds	r1, r7, #6
 8001926:	2364      	movs	r3, #100	; 0x64
 8001928:	2201      	movs	r2, #1
 800192a:	4807      	ldr	r0, [pc, #28]	; (8001948 <write_byte+0x58>)
 800192c:	f00a fbf4 	bl	800c118 <HAL_SPI_Transmit>
	CS_SET;
 8001930:	2201      	movs	r2, #1
 8001932:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001936:	4803      	ldr	r0, [pc, #12]	; (8001944 <write_byte+0x54>)
 8001938:	f007 fa3e 	bl	8008db8 <HAL_GPIO_WritePin>
}
 800193c:	bf00      	nop
 800193e:	3710      	adds	r7, #16
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40020400 	.word	0x40020400
 8001948:	2003b784 	.word	0x2003b784

0800194c <IMU_init>:

uint16_t IMU_init() {
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001952:	2300      	movs	r3, #0
 8001954:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 8001956:	2000      	movs	r0, #0
 8001958:	f7ff ff9c 	bl	8001894 <read_byte>
 800195c:	4603      	mov	r3, r0
 800195e:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001960:	797b      	ldrb	r3, [r7, #5]
 8001962:	2be0      	cmp	r3, #224	; 0xe0
 8001964:	d119      	bne.n	800199a <IMU_init+0x4e>
		ret = 1;
 8001966:	2301      	movs	r3, #1
 8001968:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800196a:	2101      	movs	r1, #1
 800196c:	2006      	movs	r0, #6
 800196e:	f7ff ffbf 	bl	80018f0 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 8001972:	2110      	movs	r1, #16
 8001974:	2003      	movs	r0, #3
 8001976:	f7ff ffbb 	bl	80018f0 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800197a:	2120      	movs	r1, #32
 800197c:	207f      	movs	r0, #127	; 0x7f
 800197e:	f7ff ffb7 	bl	80018f0 <write_byte>
		write_byte(0x01,0x06);	//2000dps
 8001982:	2106      	movs	r1, #6
 8001984:	2001      	movs	r0, #1
 8001986:	f7ff ffb3 	bl	80018f0 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 800198a:	2106      	movs	r1, #6
 800198c:	2014      	movs	r0, #20
 800198e:	f7ff ffaf 	bl	80018f0 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001992:	2100      	movs	r1, #0
 8001994:	207f      	movs	r0, #127	; 0x7f
 8001996:	f7ff ffab 	bl	80018f0 <write_byte>
	}
	return ret;
 800199a:	88fb      	ldrh	r3, [r7, #6]
}
 800199c:	4618      	mov	r0, r3
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <read_gyro_data>:

void read_gyro_data() {
 80019a4:	b598      	push	{r3, r4, r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 80019a8:	2033      	movs	r0, #51	; 0x33
 80019aa:	f7ff ff73 	bl	8001894 <read_byte>
 80019ae:	4603      	mov	r3, r0
 80019b0:	021b      	lsls	r3, r3, #8
 80019b2:	b21c      	sxth	r4, r3
 80019b4:	2034      	movs	r0, #52	; 0x34
 80019b6:	f7ff ff6d 	bl	8001894 <read_byte>
 80019ba:	4603      	mov	r3, r0
 80019bc:	b21b      	sxth	r3, r3
 80019be:	4323      	orrs	r3, r4
 80019c0:	b21a      	sxth	r2, r3
 80019c2:	4b11      	ldr	r3, [pc, #68]	; (8001a08 <read_gyro_data+0x64>)
 80019c4:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 80019c6:	2035      	movs	r0, #53	; 0x35
 80019c8:	f7ff ff64 	bl	8001894 <read_byte>
 80019cc:	4603      	mov	r3, r0
 80019ce:	021b      	lsls	r3, r3, #8
 80019d0:	b21c      	sxth	r4, r3
 80019d2:	2036      	movs	r0, #54	; 0x36
 80019d4:	f7ff ff5e 	bl	8001894 <read_byte>
 80019d8:	4603      	mov	r3, r0
 80019da:	b21b      	sxth	r3, r3
 80019dc:	4323      	orrs	r3, r4
 80019de:	b21a      	sxth	r2, r3
 80019e0:	4b0a      	ldr	r3, [pc, #40]	; (8001a0c <read_gyro_data+0x68>)
 80019e2:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 80019e4:	2037      	movs	r0, #55	; 0x37
 80019e6:	f7ff ff55 	bl	8001894 <read_byte>
 80019ea:	4603      	mov	r3, r0
 80019ec:	021b      	lsls	r3, r3, #8
 80019ee:	b21c      	sxth	r4, r3
 80019f0:	2038      	movs	r0, #56	; 0x38
 80019f2:	f7ff ff4f 	bl	8001894 <read_byte>
 80019f6:	4603      	mov	r3, r0
 80019f8:	b21b      	sxth	r3, r3
 80019fa:	4323      	orrs	r3, r4
 80019fc:	b21a      	sxth	r2, r3
 80019fe:	4b04      	ldr	r3, [pc, #16]	; (8001a10 <read_gyro_data+0x6c>)
 8001a00:	801a      	strh	r2, [r3, #0]
}
 8001a02:	bf00      	nop
 8001a04:	bd98      	pop	{r3, r4, r7, pc}
 8001a06:	bf00      	nop
 8001a08:	2003b720 	.word	0x2003b720
 8001a0c:	2003b71e 	.word	0x2003b71e
 8001a10:	2003b718 	.word	0x2003b718

08001a14 <_ZN3IMUC1Ev>:

#define PI 3.1415926535

//int16_t mon_zg_;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	801a      	strh	r2, [r3, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	805a      	strh	r2, [r3, #2]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	809a      	strh	r2, [r3, #4]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	80da      	strh	r2, [r3, #6]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2200      	movs	r2, #0
 8001a38:	811a      	strh	r2, [r3, #8]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	815a      	strh	r2, [r3, #10]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f04f 0200 	mov.w	r2, #0
 8001a46:	60da      	str	r2, [r3, #12]
{

}
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
	...

08001a58 <_ZN3IMU4initEv>:

void IMU::init()
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001a60:	f7ff ff74 	bl	800194c <IMU_init>
 8001a64:	4603      	mov	r3, r0
 8001a66:	81fb      	strh	r3, [r7, #14]
	//printf("who i am: %d\n", who_i_am);

	lcd_clear();
 8001a68:	f7ff fb1a 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f7ff fb26 	bl	80010c0 <lcd_locate>
	lcd_printf("IMUstatus");
 8001a74:	4809      	ldr	r0, [pc, #36]	; (8001a9c <_ZN3IMU4initEv+0x44>)
 8001a76:	f7ff fb4d 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001a7a:	2101      	movs	r1, #1
 8001a7c:	2000      	movs	r0, #0
 8001a7e:	f7ff fb1f 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001a82:	89fb      	ldrh	r3, [r7, #14]
 8001a84:	4619      	mov	r1, r3
 8001a86:	4806      	ldr	r0, [pc, #24]	; (8001aa0 <_ZN3IMU4initEv+0x48>)
 8001a88:	f7ff fb44 	bl	8001114 <lcd_printf>

	HAL_Delay(500);
 8001a8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a90:	f005 fefc 	bl	800788c <HAL_Delay>

}
 8001a94:	bf00      	nop
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	0801775c 	.word	0x0801775c
 8001aa0:	08017768 	.word	0x08017768
 8001aa4:	00000000 	.word	0x00000000

08001aa8 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001aa8:	b5b0      	push	{r4, r5, r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001ab0:	f7ff ff78 	bl	80019a4 <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001ab4:	4b24      	ldr	r3, [pc, #144]	; (8001b48 <_ZN3IMU12updateValuesEv+0xa0>)
 8001ab6:	881b      	ldrh	r3, [r3, #0]
 8001ab8:	b21a      	sxth	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001abe:	4b23      	ldr	r3, [pc, #140]	; (8001b4c <_ZN3IMU12updateValuesEv+0xa4>)
 8001ac0:	881b      	ldrh	r3, [r3, #0]
 8001ac2:	b21a      	sxth	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001ac8:	4b21      	ldr	r3, [pc, #132]	; (8001b50 <_ZN3IMU12updateValuesEv+0xa8>)
 8001aca:	881b      	ldrh	r3, [r3, #0]
 8001acc:	b21a      	sxth	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7fe fd3b 	bl	8000554 <__aeabi_i2d>
 8001ade:	a316      	add	r3, pc, #88	; (adr r3, 8001b38 <_ZN3IMU12updateValuesEv+0x90>)
 8001ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae4:	f7fe fda0 	bl	8000628 <__aeabi_dmul>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	460c      	mov	r4, r1
 8001aec:	4625      	mov	r5, r4
 8001aee:	461c      	mov	r4, r3
 8001af0:	4b18      	ldr	r3, [pc, #96]	; (8001b54 <_ZN3IMU12updateValuesEv+0xac>)
 8001af2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7fe fd2c 	bl	8000554 <__aeabi_i2d>
 8001afc:	a310      	add	r3, pc, #64	; (adr r3, 8001b40 <_ZN3IMU12updateValuesEv+0x98>)
 8001afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b02:	f7fe fd91 	bl	8000628 <__aeabi_dmul>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	4620      	mov	r0, r4
 8001b0c:	4629      	mov	r1, r5
 8001b0e:	f7fe fbd5 	bl	80002bc <__adddf3>
 8001b12:	4603      	mov	r3, r0
 8001b14:	460c      	mov	r4, r1
 8001b16:	4618      	mov	r0, r3
 8001b18:	4621      	mov	r1, r4
 8001b1a:	f7ff f835 	bl	8000b88 <__aeabi_d2iz>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	b21a      	sxth	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001b2c:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <_ZN3IMU12updateValuesEv+0xac>)
 8001b2e:	801a      	strh	r2, [r3, #0]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001b30:	bf00      	nop
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bdb0      	pop	{r4, r5, r7, pc}
 8001b38:	eb851eb8 	.word	0xeb851eb8
 8001b3c:	3f9eb851 	.word	0x3f9eb851
 8001b40:	70a3d70a 	.word	0x70a3d70a
 8001b44:	3fef0a3d 	.word	0x3fef0a3d
 8001b48:	2003b720 	.word	0x2003b720
 8001b4c:	2003b71e 	.word	0x2003b71e
 8001b50:	2003b718 	.word	0x2003b718
 8001b54:	20000210 	.word	0x20000210

08001b58 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001b58:	b5b0      	push	{r4, r5, r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b66:	ee07 3a90 	vmov	s15, r3
 8001b6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b78:	edc7 7a03 	vstr	s15, [r7, #12]
	return -(corrected_zg / 16.4) * PI / 180;
 8001b7c:	68f8      	ldr	r0, [r7, #12]
 8001b7e:	f7fe fcfb 	bl	8000578 <__aeabi_f2d>
 8001b82:	a316      	add	r3, pc, #88	; (adr r3, 8001bdc <_ZN3IMU8getOmegaEv+0x84>)
 8001b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b88:	f7fe fe78 	bl	800087c <__aeabi_ddiv>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	4614      	mov	r4, r2
 8001b92:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001b96:	a313      	add	r3, pc, #76	; (adr r3, 8001be4 <_ZN3IMU8getOmegaEv+0x8c>)
 8001b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b9c:	4620      	mov	r0, r4
 8001b9e:	4629      	mov	r1, r5
 8001ba0:	f7fe fd42 	bl	8000628 <__aeabi_dmul>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	460c      	mov	r4, r1
 8001ba8:	4618      	mov	r0, r3
 8001baa:	4621      	mov	r1, r4
 8001bac:	f04f 0200 	mov.w	r2, #0
 8001bb0:	4b09      	ldr	r3, [pc, #36]	; (8001bd8 <_ZN3IMU8getOmegaEv+0x80>)
 8001bb2:	f7fe fe63 	bl	800087c <__aeabi_ddiv>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	460c      	mov	r4, r1
 8001bba:	4618      	mov	r0, r3
 8001bbc:	4621      	mov	r1, r4
 8001bbe:	f7ff f82b 	bl	8000c18 <__aeabi_d2f>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	ee07 3a90 	vmov	s15, r3
}
 8001bc8:	eeb0 0a67 	vmov.f32	s0, s15
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bdb0      	pop	{r4, r5, r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	f3af 8000 	nop.w
 8001bd8:	40668000 	.word	0x40668000
 8001bdc:	66666666 	.word	0x66666666
 8001be0:	40306666 	.word	0x40306666
 8001be4:	54411744 	.word	0x54411744
 8001be8:	400921fb 	.word	0x400921fb

08001bec <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bee:	b08b      	sub	sp, #44	; 0x2c
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001bf4:	466b      	mov	r3, sp
 8001bf6:	461e      	mov	r6, r3
	HAL_Delay(1000);
 8001bf8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bfc:	f005 fe46 	bl	800788c <HAL_Delay>
	lcd_clear();
 8001c00:	f7ff fa4e 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001c04:	2100      	movs	r1, #0
 8001c06:	2000      	movs	r0, #0
 8001c08:	f7ff fa5a 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001c0c:	4840      	ldr	r0, [pc, #256]	; (8001d10 <_ZN3IMU11calibrationEv+0x124>)
 8001c0e:	f7ff fa81 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001c12:	2101      	movs	r1, #1
 8001c14:	2000      	movs	r0, #0
 8001c16:	f7ff fa53 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001c1a:	483e      	ldr	r0, [pc, #248]	; (8001d14 <_ZN3IMU11calibrationEv+0x128>)
 8001c1c:	f7ff fa7a 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001c20:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001c24:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001c26:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c2a:	1e5d      	subs	r5, r3, #1
 8001c2c:	61bd      	str	r5, [r7, #24]
 8001c2e:	462b      	mov	r3, r5
 8001c30:	3301      	adds	r3, #1
 8001c32:	4619      	mov	r1, r3
 8001c34:	f04f 0200 	mov.w	r2, #0
 8001c38:	f04f 0300 	mov.w	r3, #0
 8001c3c:	f04f 0400 	mov.w	r4, #0
 8001c40:	0154      	lsls	r4, r2, #5
 8001c42:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c46:	014b      	lsls	r3, r1, #5
 8001c48:	462b      	mov	r3, r5
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	f04f 0200 	mov.w	r2, #0
 8001c52:	f04f 0300 	mov.w	r3, #0
 8001c56:	f04f 0400 	mov.w	r4, #0
 8001c5a:	0154      	lsls	r4, r2, #5
 8001c5c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c60:	014b      	lsls	r3, r1, #5
 8001c62:	462b      	mov	r3, r5
 8001c64:	3301      	adds	r3, #1
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	3303      	adds	r3, #3
 8001c6a:	3307      	adds	r3, #7
 8001c6c:	08db      	lsrs	r3, r3, #3
 8001c6e:	00db      	lsls	r3, r3, #3
 8001c70:	ebad 0d03 	sub.w	sp, sp, r3
 8001c74:	466b      	mov	r3, sp
 8001c76:	3303      	adds	r3, #3
 8001c78:	089b      	lsrs	r3, r3, #2
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001c7e:	2300      	movs	r3, #0
 8001c80:	83fb      	strh	r3, [r7, #30]
 8001c82:	8bfa      	ldrh	r2, [r7, #30]
 8001c84:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	da13      	bge.n	8001cb4 <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001c92:	8bfb      	ldrh	r3, [r7, #30]
 8001c94:	ee07 2a90 	vmov	s15, r2
 8001c98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4413      	add	r3, r2
 8001ca2:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 8001ca6:	2002      	movs	r0, #2
 8001ca8:	f005 fdf0 	bl	800788c <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001cac:	8bfb      	ldrh	r3, [r7, #30]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	83fb      	strh	r3, [r7, #30]
 8001cb2:	e7e6      	b.n	8001c82 <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cb8:	697a      	ldr	r2, [r7, #20]
 8001cba:	462b      	mov	r3, r5
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]
 8001cc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d00e      	beq.n	8001cea <_ZN3IMU11calibrationEv+0xfe>
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cce:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	edd3 7a00 	vldr	s15, [r3]
 8001cd6:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cde:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 8001ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce4:	3304      	adds	r3, #4
 8001ce6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ce8:	e7ec      	b.n	8001cc4 <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8001cea:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001cee:	ee07 3a90 	vmov	s15, r3
 8001cf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cf6:	edd7 6a08 	vldr	s13, [r7, #32]
 8001cfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	edc3 7a03 	vstr	s15, [r3, #12]
 8001d04:	46b5      	mov	sp, r6
}
 8001d06:	bf00      	nop
 8001d08:	372c      	adds	r7, #44	; 0x2c
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	0801776c 	.word	0x0801776c
 8001d14:	08017778 	.word	0x08017778

08001d18 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af02      	add	r7, sp, #8
 8001d1e:	4603      	mov	r3, r0
 8001d20:	460a      	mov	r2, r1
 8001d22:	71fb      	strb	r3, [r7, #7]
 8001d24:	4613      	mov	r3, r2
 8001d26:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001d28:	79bb      	ldrb	r3, [r7, #6]
 8001d2a:	b299      	uxth	r1, r3
 8001d2c:	1dfa      	adds	r2, r7, #7
 8001d2e:	2364      	movs	r3, #100	; 0x64
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	2301      	movs	r3, #1
 8001d34:	480c      	ldr	r0, [pc, #48]	; (8001d68 <INA260_read+0x50>)
 8001d36:	f007 f991 	bl	800905c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001d3a:	79bb      	ldrb	r3, [r7, #6]
 8001d3c:	b299      	uxth	r1, r3
 8001d3e:	f107 020c 	add.w	r2, r7, #12
 8001d42:	2364      	movs	r3, #100	; 0x64
 8001d44:	9300      	str	r3, [sp, #0]
 8001d46:	2302      	movs	r3, #2
 8001d48:	4807      	ldr	r0, [pc, #28]	; (8001d68 <INA260_read+0x50>)
 8001d4a:	f007 fa85 	bl	8009258 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001d4e:	7b3b      	ldrb	r3, [r7, #12]
 8001d50:	021b      	lsls	r3, r3, #8
 8001d52:	b21a      	sxth	r2, r3
 8001d54:	7b7b      	ldrb	r3, [r7, #13]
 8001d56:	b21b      	sxth	r3, r3
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	b21b      	sxth	r3, r3
 8001d5c:	81fb      	strh	r3, [r7, #14]
	return val;
 8001d5e:	89fb      	ldrh	r3, [r7, #14]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	2003b938 	.word	0x2003b938

08001d6c <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001d6c:	b590      	push	{r4, r7, lr}
 8001d6e:	b087      	sub	sp, #28
 8001d70:	af02      	add	r7, sp, #8
 8001d72:	4604      	mov	r4, r0
 8001d74:	4608      	mov	r0, r1
 8001d76:	4611      	mov	r1, r2
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4623      	mov	r3, r4
 8001d7c:	71fb      	strb	r3, [r7, #7]
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71bb      	strb	r3, [r7, #6]
 8001d82:	460b      	mov	r3, r1
 8001d84:	717b      	strb	r3, [r7, #5]
 8001d86:	4613      	mov	r3, r2
 8001d88:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	733b      	strb	r3, [r7, #12]
 8001d8e:	79bb      	ldrb	r3, [r7, #6]
 8001d90:	737b      	strb	r3, [r7, #13]
 8001d92:	797b      	ldrb	r3, [r7, #5]
 8001d94:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001d96:	793b      	ldrb	r3, [r7, #4]
 8001d98:	b299      	uxth	r1, r3
 8001d9a:	f107 020c 	add.w	r2, r7, #12
 8001d9e:	2364      	movs	r3, #100	; 0x64
 8001da0:	9300      	str	r3, [sp, #0]
 8001da2:	2303      	movs	r3, #3
 8001da4:	4803      	ldr	r0, [pc, #12]	; (8001db4 <INA260_write+0x48>)
 8001da6:	f007 f959 	bl	800905c <HAL_I2C_Master_Transmit>
}
 8001daa:	bf00      	nop
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd90      	pop	{r4, r7, pc}
 8001db2:	bf00      	nop
 8001db4:	2003b938 	.word	0x2003b938

08001db8 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	71bb      	strb	r3, [r7, #6]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001dca:	797b      	ldrb	r3, [r7, #5]
 8001dcc:	79ba      	ldrb	r2, [r7, #6]
 8001dce:	79f9      	ldrb	r1, [r7, #7]
 8001dd0:	2000      	movs	r0, #0
 8001dd2:	f7ff ffcb 	bl	8001d6c <INA260_write>
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b082      	sub	sp, #8
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	4603      	mov	r3, r0
 8001de6:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	461a      	mov	r2, r3
 8001dec:	21df      	movs	r1, #223	; 0xdf
 8001dee:	2000      	movs	r0, #0
 8001df0:	f7ff ffe2 	bl	8001db8 <setConfig>
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
{

}
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4618      	mov	r0, r3
 8001e08:	370c      	adds	r7, #12
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
	...

08001e14 <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8001e20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e24:	482a      	ldr	r0, [pc, #168]	; (8001ed0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e26:	f006 ffaf 	bl	8008d88 <HAL_GPIO_ReadPin>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	bf0c      	ite	eq
 8001e30:	2301      	moveq	r3, #1
 8001e32:	2300      	movne	r3, #0
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <_ZN8JoyStick8getValueEv+0x2e>
 8001e3a:	89fb      	ldrh	r3, [r7, #14]
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 8001e42:	2101      	movs	r1, #1
 8001e44:	4823      	ldr	r0, [pc, #140]	; (8001ed4 <_ZN8JoyStick8getValueEv+0xc0>)
 8001e46:	f006 ff9f 	bl	8008d88 <HAL_GPIO_ReadPin>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	bf0c      	ite	eq
 8001e50:	2301      	moveq	r3, #1
 8001e52:	2300      	movne	r3, #0
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <_ZN8JoyStick8getValueEv+0x4e>
 8001e5a:	89fb      	ldrh	r3, [r7, #14]
 8001e5c:	f043 0302 	orr.w	r3, r3, #2
 8001e60:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 8001e62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e66:	481a      	ldr	r0, [pc, #104]	; (8001ed0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e68:	f006 ff8e 	bl	8008d88 <HAL_GPIO_ReadPin>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	bf0c      	ite	eq
 8001e72:	2301      	moveq	r3, #1
 8001e74:	2300      	movne	r3, #0
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <_ZN8JoyStick8getValueEv+0x70>
 8001e7c:	89fb      	ldrh	r3, [r7, #14]
 8001e7e:	f043 0304 	orr.w	r3, r3, #4
 8001e82:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 8001e84:	2104      	movs	r1, #4
 8001e86:	4814      	ldr	r0, [pc, #80]	; (8001ed8 <_ZN8JoyStick8getValueEv+0xc4>)
 8001e88:	f006 ff7e 	bl	8008d88 <HAL_GPIO_ReadPin>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	bf0c      	ite	eq
 8001e92:	2301      	moveq	r3, #1
 8001e94:	2300      	movne	r3, #0
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <_ZN8JoyStick8getValueEv+0x90>
 8001e9c:	89fb      	ldrh	r3, [r7, #14]
 8001e9e:	f043 0308 	orr.w	r3, r3, #8
 8001ea2:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 8001ea4:	2180      	movs	r1, #128	; 0x80
 8001ea6:	480a      	ldr	r0, [pc, #40]	; (8001ed0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001ea8:	f006 ff6e 	bl	8008d88 <HAL_GPIO_ReadPin>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	bf0c      	ite	eq
 8001eb2:	2301      	moveq	r3, #1
 8001eb4:	2300      	movne	r3, #0
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <_ZN8JoyStick8getValueEv+0xb0>
 8001ebc:	89fb      	ldrh	r3, [r7, #14]
 8001ebe:	f043 0310 	orr.w	r3, r3, #16
 8001ec2:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8001ec4:	89fb      	ldrh	r3, [r7, #14]
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	40020c00 	.word	0x40020c00
 8001ed8:	40020400 	.word	0x40020400

08001edc <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8001ee8:	78fb      	ldrb	r3, [r7, #3]
 8001eea:	2b52      	cmp	r3, #82	; 0x52
 8001eec:	d112      	bne.n	8001f14 <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ef4:	4856      	ldr	r0, [pc, #344]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001ef6:	f006 ff5f 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001efa:	2201      	movs	r2, #1
 8001efc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f00:	4853      	ldr	r0, [pc, #332]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f02:	f006 ff59 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f06:	2201      	movs	r2, #1
 8001f08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f0c:	4850      	ldr	r0, [pc, #320]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f0e:	f006 ff53 	bl	8008db8 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 8001f12:	e098      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 8001f14:	78fb      	ldrb	r3, [r7, #3]
 8001f16:	2b47      	cmp	r3, #71	; 0x47
 8001f18:	d112      	bne.n	8001f40 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f20:	484b      	ldr	r0, [pc, #300]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f22:	f006 ff49 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f26:	2200      	movs	r2, #0
 8001f28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f2c:	4848      	ldr	r0, [pc, #288]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f2e:	f006 ff43 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f32:	2201      	movs	r2, #1
 8001f34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f38:	4845      	ldr	r0, [pc, #276]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f3a:	f006 ff3d 	bl	8008db8 <HAL_GPIO_WritePin>
}
 8001f3e:	e082      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8001f40:	78fb      	ldrb	r3, [r7, #3]
 8001f42:	2b42      	cmp	r3, #66	; 0x42
 8001f44:	d112      	bne.n	8001f6c <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f46:	2201      	movs	r2, #1
 8001f48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f4c:	4840      	ldr	r0, [pc, #256]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f4e:	f006 ff33 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001f52:	2201      	movs	r2, #1
 8001f54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f58:	483d      	ldr	r0, [pc, #244]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f5a:	f006 ff2d 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f5e:	2200      	movs	r2, #0
 8001f60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f64:	483a      	ldr	r0, [pc, #232]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f66:	f006 ff27 	bl	8008db8 <HAL_GPIO_WritePin>
}
 8001f6a:	e06c      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8001f6c:	78fb      	ldrb	r3, [r7, #3]
 8001f6e:	2b43      	cmp	r3, #67	; 0x43
 8001f70:	d112      	bne.n	8001f98 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f72:	2201      	movs	r2, #1
 8001f74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f78:	4835      	ldr	r0, [pc, #212]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f7a:	f006 ff1d 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f84:	4832      	ldr	r0, [pc, #200]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f86:	f006 ff17 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f90:	482f      	ldr	r0, [pc, #188]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001f92:	f006 ff11 	bl	8008db8 <HAL_GPIO_WritePin>
}
 8001f96:	e056      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8001f98:	78fb      	ldrb	r3, [r7, #3]
 8001f9a:	2b4d      	cmp	r3, #77	; 0x4d
 8001f9c:	d112      	bne.n	8001fc4 <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fa4:	482a      	ldr	r0, [pc, #168]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fa6:	f006 ff07 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001faa:	2201      	movs	r2, #1
 8001fac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fb0:	4827      	ldr	r0, [pc, #156]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fb2:	f006 ff01 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fbc:	4824      	ldr	r0, [pc, #144]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fbe:	f006 fefb 	bl	8008db8 <HAL_GPIO_WritePin>
}
 8001fc2:	e040      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 8001fc4:	78fb      	ldrb	r3, [r7, #3]
 8001fc6:	2b59      	cmp	r3, #89	; 0x59
 8001fc8:	d112      	bne.n	8001ff0 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fd0:	481f      	ldr	r0, [pc, #124]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fd2:	f006 fef1 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fdc:	481c      	ldr	r0, [pc, #112]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fde:	f006 feeb 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fe8:	4819      	ldr	r0, [pc, #100]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001fea:	f006 fee5 	bl	8008db8 <HAL_GPIO_WritePin>
}
 8001fee:	e02a      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8001ff0:	78fb      	ldrb	r3, [r7, #3]
 8001ff2:	2b57      	cmp	r3, #87	; 0x57
 8001ff4:	d112      	bne.n	800201c <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ffc:	4814      	ldr	r0, [pc, #80]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8001ffe:	f006 fedb 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002002:	2200      	movs	r2, #0
 8002004:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002008:	4811      	ldr	r0, [pc, #68]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 800200a:	f006 fed5 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800200e:	2200      	movs	r2, #0
 8002010:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002014:	480e      	ldr	r0, [pc, #56]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8002016:	f006 fecf 	bl	8008db8 <HAL_GPIO_WritePin>
}
 800201a:	e014      	b.n	8002046 <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 800201c:	78fb      	ldrb	r3, [r7, #3]
 800201e:	2b7e      	cmp	r3, #126	; 0x7e
 8002020:	d111      	bne.n	8002046 <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002022:	2201      	movs	r2, #1
 8002024:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002028:	4809      	ldr	r0, [pc, #36]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 800202a:	f006 fec5 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800202e:	2201      	movs	r2, #1
 8002030:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002034:	4806      	ldr	r0, [pc, #24]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8002036:	f006 febf 	bl	8008db8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800203a:	2201      	movs	r2, #1
 800203c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002040:	4803      	ldr	r0, [pc, #12]	; (8002050 <_ZN3LED9fullColorEc+0x174>)
 8002042:	f006 feb9 	bl	8008db8 <HAL_GPIO_WritePin>
}
 8002046:	bf00      	nop
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40020000 	.word	0x40020000

08002054 <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	460b      	mov	r3, r1
 800205e:	70fb      	strb	r3, [r7, #3]
 8002060:	4613      	mov	r3, r2
 8002062:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 8002064:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d106      	bne.n	800207a <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800206c:	2201      	movs	r2, #1
 800206e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002072:	4813      	ldr	r0, [pc, #76]	; (80020c0 <_ZN3LED2LREaa+0x6c>)
 8002074:	f006 fea0 	bl	8008db8 <HAL_GPIO_WritePin>
 8002078:	e009      	b.n	800208e <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 800207a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d105      	bne.n	800208e <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002082:	2200      	movs	r2, #0
 8002084:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002088:	480d      	ldr	r0, [pc, #52]	; (80020c0 <_ZN3LED2LREaa+0x6c>)
 800208a:	f006 fe95 	bl	8008db8 <HAL_GPIO_WritePin>

	if(r_status == 1)
 800208e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d106      	bne.n	80020a4 <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8002096:	2201      	movs	r2, #1
 8002098:	f44f 7100 	mov.w	r1, #512	; 0x200
 800209c:	4808      	ldr	r0, [pc, #32]	; (80020c0 <_ZN3LED2LREaa+0x6c>)
 800209e:	f006 fe8b 	bl	8008db8 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 80020a2:	e009      	b.n	80020b8 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 80020a4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d105      	bne.n	80020b8 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80020ac:	2200      	movs	r2, #0
 80020ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020b2:	4803      	ldr	r0, [pc, #12]	; (80020c0 <_ZN3LED2LREaa+0x6c>)
 80020b4:	f006 fe80 	bl	8008db8 <HAL_GPIO_WritePin>
}
 80020b8:	bf00      	nop
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40020000 	.word	0x40020000

080020c4 <_ZN10LineSensorC1Ev>:
#include "Macro.h"
#include "AQM0802.h"

float mon_sens, mon_sens_lpf;

LineSensor::LineSensor()
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b092      	sub	sp, #72	; 0x48
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff fe92 	bl	8001dfc <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	637b      	str	r3, [r7, #52]	; 0x34
 80020dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020de:	647b      	str	r3, [r7, #68]	; 0x44
 80020e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020e2:	331c      	adds	r3, #28
 80020e4:	633b      	str	r3, [r7, #48]	; 0x30
 80020e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80020e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d008      	beq.n	8002100 <_ZN10LineSensorC1Ev+0x3c>
 80020ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020f0:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 80020f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020f4:	2200      	movs	r2, #0
 80020f6:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 80020f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020fa:	3302      	adds	r3, #2
 80020fc:	647b      	str	r3, [r7, #68]	; 0x44
 80020fe:	e7f2      	b.n	80020e6 <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002106:	62bb      	str	r3, [r7, #40]	; 0x28
 8002108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800210a:	643b      	str	r3, [r7, #64]	; 0x40
 800210c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800210e:	3338      	adds	r3, #56	; 0x38
 8002110:	627b      	str	r3, [r7, #36]	; 0x24
 8002112:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002116:	429a      	cmp	r2, r3
 8002118:	d009      	beq.n	800212e <_ZN10LineSensorC1Ev+0x6a>
 800211a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800211c:	623b      	str	r3, [r7, #32]
		s = 0;
 800211e:	6a3b      	ldr	r3, [r7, #32]
 8002120:	f04f 0200 	mov.w	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 8002126:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002128:	3304      	adds	r3, #4
 800212a:	643b      	str	r3, [r7, #64]	; 0x40
 800212c:	e7f1      	b.n	8002112 <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8002134:	61fb      	str	r3, [r7, #28]
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	63fb      	str	r3, [r7, #60]	; 0x3c
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	3338      	adds	r3, #56	; 0x38
 800213e:	61bb      	str	r3, [r7, #24]
 8002140:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	429a      	cmp	r2, r3
 8002146:	d009      	beq.n	800215c <_ZN10LineSensorC1Ev+0x98>
 8002148:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800214a:	617b      	str	r3, [r7, #20]
		m = 0;
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	f04f 0200 	mov.w	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 8002154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002156:	3304      	adds	r3, #4
 8002158:	63fb      	str	r3, [r7, #60]	; 0x3c
 800215a:	e7f1      	b.n	8002140 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8002162:	613b      	str	r3, [r7, #16]
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	63bb      	str	r3, [r7, #56]	; 0x38
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	3338      	adds	r3, #56	; 0x38
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	429a      	cmp	r2, r3
 8002174:	d009      	beq.n	800218a <_ZN10LineSensorC1Ev+0xc6>
 8002176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002178:	60bb      	str	r3, [r7, #8]
		s = 1;
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002180:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 8002182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002184:	3304      	adds	r3, #4
 8002186:	63bb      	str	r3, [r7, #56]	; 0x38
 8002188:	e7f1      	b.n	800216e <_ZN10LineSensorC1Ev+0xaa>
	}

}
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4618      	mov	r0, r3
 800218e:	3748      	adds	r7, #72	; 0x48
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	220e      	movs	r2, #14
 80021a0:	4619      	mov	r1, r3
 80021a2:	4803      	ldr	r0, [pc, #12]	; (80021b0 <_ZN10LineSensor8ADCStartEv+0x1c>)
 80021a4:	f005 fbd8 	bl	8007958 <HAL_ADC_Start_DMA>
}
 80021a8:	bf00      	nop
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	2003b85c 	.word	0x2003b85c

080021b4 <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 80021bc:	2300      	movs	r3, #0
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2b0d      	cmp	r3, #13
 80021c4:	dc2f      	bgt.n	8002226 <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	3392      	adds	r3, #146	; 0x92
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	3304      	adds	r3, #4
 80021d2:	ed93 7a00 	vldr	s14, [r3]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68fa      	ldr	r2, [r7, #12]
 80021da:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80021de:	ee07 3a90 	vmov	s15, r3
 80021e2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	33a0      	adds	r3, #160	; 0xa0
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4413      	add	r3, r2
 80021f0:	3304      	adds	r3, #4
 80021f2:	edd3 7a00 	vldr	s15, [r3]
 80021f6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	4619      	mov	r1, r3
 8002200:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	460b      	mov	r3, r1
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	1a5b      	subs	r3, r3, r1
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	68f9      	ldr	r1, [r7, #12]
 8002210:	440b      	add	r3, r1
 8002212:	3306      	adds	r3, #6
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	3304      	adds	r3, #4
 800221a:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	3301      	adds	r3, #1
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	e7cc      	b.n	80021c0 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 8002226:	4b09      	ldr	r3, [pc, #36]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	3301      	adds	r3, #1
 800222c:	b2da      	uxtb	r2, r3
 800222e:	4b07      	ldr	r3, [pc, #28]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002230:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 8002232:	4b06      	ldr	r3, [pc, #24]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	2b09      	cmp	r3, #9
 8002238:	d902      	bls.n	8002240 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 800223a:	4b04      	ldr	r3, [pc, #16]	; (800224c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800223c:	2200      	movs	r2, #0
 800223e:	701a      	strb	r2, [r3, #0]


}
 8002240:	bf00      	nop
 8002242:	3714      	adds	r7, #20
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	2000021c 	.word	0x2000021c

08002250 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8002250:	b5b0      	push	{r4, r5, r7, lr}
 8002252:	b08e      	sub	sp, #56	; 0x38
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
	float temp_val[10];
	static float pre_sensor[AD_DATA_SIZE];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002258:	2300      	movs	r3, #0
 800225a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800225e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002262:	2b0d      	cmp	r3, #13
 8002264:	f200 80b8 	bhi.w	80023d8 <_ZN10LineSensor18updateSensorValuesEv+0x188>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002268:	2300      	movs	r3, #0
 800226a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800226e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002272:	2b09      	cmp	r3, #9
 8002274:	d81c      	bhi.n	80022b0 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 8002276:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800227a:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 800227e:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	4613      	mov	r3, r2
 8002286:	00db      	lsls	r3, r3, #3
 8002288:	1a9b      	subs	r3, r3, r2
 800228a:	005b      	lsls	r3, r3, #1
 800228c:	4423      	add	r3, r4
 800228e:	3306      	adds	r3, #6
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	4403      	add	r3, r0
 8002294:	3304      	adds	r3, #4
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	008b      	lsls	r3, r1, #2
 800229a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800229e:	440b      	add	r3, r1
 80022a0:	3b30      	subs	r3, #48	; 0x30
 80022a2:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80022a4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80022a8:	3301      	adds	r3, #1
 80022aa:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80022ae:	e7de      	b.n	800226e <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 80022b0:	2300      	movs	r3, #0
 80022b2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80022b6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022ba:	2b09      	cmp	r3, #9
 80022bc:	d84d      	bhi.n	800235a <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 80022be:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022c2:	3301      	adds	r3, #1
 80022c4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80022c8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022cc:	2b09      	cmp	r3, #9
 80022ce:	d83e      	bhi.n	800234e <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 80022d0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022da:	4413      	add	r3, r2
 80022dc:	3b30      	subs	r3, #48	; 0x30
 80022de:	ed93 7a00 	vldr	s14, [r3]
 80022e2:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022ec:	4413      	add	r3, r2
 80022ee:	3b30      	subs	r3, #48	; 0x30
 80022f0:	edd3 7a00 	vldr	s15, [r3]
 80022f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022fc:	d521      	bpl.n	8002342 <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 80022fe:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002308:	4413      	add	r3, r2
 800230a:	3b30      	subs	r3, #48	; 0x30
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8002310:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8002314:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002318:	0092      	lsls	r2, r2, #2
 800231a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800231e:	440a      	add	r2, r1
 8002320:	3a30      	subs	r2, #48	; 0x30
 8002322:	6812      	ldr	r2, [r2, #0]
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800232a:	440b      	add	r3, r1
 800232c:	3b30      	subs	r3, #48	; 0x30
 800232e:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 8002330:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800233a:	4413      	add	r3, r2
 800233c:	3b30      	subs	r3, #48	; 0x30
 800233e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002340:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 8002342:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002346:	3301      	adds	r3, #1
 8002348:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 800234c:	e7bc      	b.n	80022c8 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 800234e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002352:	3301      	adds	r3, #1
 8002354:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002358:	e7ad      	b.n	80022b6 <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = ((R_LINESENSE)*(temp_val[5]) + (1.0 - (R_LINESENSE))* (pre_sensor[ad_cnt]));
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	4618      	mov	r0, r3
 800235e:	f7fe f90b 	bl	8000578 <__aeabi_f2d>
 8002362:	a32a      	add	r3, pc, #168	; (adr r3, 800240c <_ZN10LineSensor18updateSensorValuesEv+0x1bc>)
 8002364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002368:	f7fe f95e 	bl	8000628 <__aeabi_dmul>
 800236c:	4603      	mov	r3, r0
 800236e:	460c      	mov	r4, r1
 8002370:	4625      	mov	r5, r4
 8002372:	461c      	mov	r4, r3
 8002374:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002378:	4a21      	ldr	r2, [pc, #132]	; (8002400 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	4413      	add	r3, r2
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4618      	mov	r0, r3
 8002382:	f7fe f8f9 	bl	8000578 <__aeabi_f2d>
 8002386:	a31c      	add	r3, pc, #112	; (adr r3, 80023f8 <_ZN10LineSensor18updateSensorValuesEv+0x1a8>)
 8002388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800238c:	f7fe f94c 	bl	8000628 <__aeabi_dmul>
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	4620      	mov	r0, r4
 8002396:	4629      	mov	r1, r5
 8002398:	f7fd ff90 	bl	80002bc <__adddf3>
 800239c:	4603      	mov	r3, r0
 800239e:	460c      	mov	r4, r1
 80023a0:	461a      	mov	r2, r3
 80023a2:	4623      	mov	r3, r4
 80023a4:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 80023a8:	4610      	mov	r0, r2
 80023aa:	4619      	mov	r1, r3
 80023ac:	f7fe fc34 	bl	8000c18 <__aeabi_d2f>
 80023b0:	4601      	mov	r1, r0
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	f104 03b0 	add.w	r3, r4, #176	; 0xb0
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	6019      	str	r1, [r3, #0]
		pre_sensor[ad_cnt] = temp_val[5];
 80023be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023c2:	69fa      	ldr	r2, [r7, #28]
 80023c4:	490e      	ldr	r1, [pc, #56]	; (8002400 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	440b      	add	r3, r1
 80023ca:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80023cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023d0:	3301      	adds	r3, #1
 80023d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80023d6:	e742      	b.n	800225e <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}

	mon_sens = store_vals_[5][5];
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80023de:	4a09      	ldr	r2, [pc, #36]	; (8002404 <_ZN10LineSensor18updateSensorValuesEv+0x1b4>)
 80023e0:	6013      	str	r3, [r2, #0]
	mon_sens_lpf = sensor[5];
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80023e8:	4a07      	ldr	r2, [pc, #28]	; (8002408 <_ZN10LineSensor18updateSensorValuesEv+0x1b8>)
 80023ea:	6013      	str	r3, [r2, #0]
}
 80023ec:	bf00      	nop
 80023ee:	3738      	adds	r7, #56	; 0x38
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bdb0      	pop	{r4, r5, r7, pc}
 80023f4:	f3af 8000 	nop.w
 80023f8:	66666666 	.word	0x66666666
 80023fc:	3fee6666 	.word	0x3fee6666
 8002400:	20000220 	.word	0x20000220
 8002404:	20000214 	.word	0x20000214
 8002408:	20000218 	.word	0x20000218
 800240c:	9999999a 	.word	0x9999999a
 8002410:	3fa99999 	.word	0x3fa99999

08002414 <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b0a0      	sub	sp, #128	; 0x80
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 800241c:	2064      	movs	r0, #100	; 0x64
 800241e:	f005 fa35 	bl	800788c <HAL_Delay>

	lcd_clear();
 8002422:	f7fe fe3d 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8002426:	2100      	movs	r1, #0
 8002428:	2000      	movs	r0, #0
 800242a:	f7fe fe49 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 800242e:	4886      	ldr	r0, [pc, #536]	; (8002648 <_ZN10LineSensor11calibrationEv+0x234>)
 8002430:	f7fe fe70 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8002434:	2101      	movs	r1, #1
 8002436:	2000      	movs	r0, #0
 8002438:	f7fe fe42 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 800243c:	4883      	ldr	r0, [pc, #524]	; (800264c <_ZN10LineSensor11calibrationEv+0x238>)
 800243e:	f7fe fe69 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002442:	2300      	movs	r3, #0
 8002444:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002448:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800244c:	2b0d      	cmp	r3, #13
 800244e:	d823      	bhi.n	8002498 <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 8002450:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002454:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002458:	6879      	ldr	r1, [r7, #4]
 800245a:	32b0      	adds	r2, #176	; 0xb0
 800245c:	0092      	lsls	r2, r2, #2
 800245e:	440a      	add	r2, r1
 8002460:	6812      	ldr	r2, [r2, #0]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002468:	440b      	add	r3, r1
 800246a:	3b40      	subs	r3, #64	; 0x40
 800246c:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 800246e:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002472:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002476:	6879      	ldr	r1, [r7, #4]
 8002478:	32b0      	adds	r2, #176	; 0xb0
 800247a:	0092      	lsls	r2, r2, #2
 800247c:	440a      	add	r2, r1
 800247e:	6812      	ldr	r2, [r2, #0]
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002486:	440b      	add	r3, r1
 8002488:	3b78      	subs	r3, #120	; 0x78
 800248a:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800248c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002490:	3301      	adds	r3, #1
 8002492:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002496:	e7d7      	b.n	8002448 <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff fcb8 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	bf14      	ite	ne
 80024aa:	2301      	movne	r3, #1
 80024ac:	2300      	moveq	r3, #0
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d079      	beq.n	80025a8 <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80024b4:	2300      	movs	r3, #0
 80024b6:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80024ba:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024be:	2b0d      	cmp	r3, #13
 80024c0:	d850      	bhi.n	8002564 <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 80024c2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80024cc:	4413      	add	r3, r2
 80024ce:	3b40      	subs	r3, #64	; 0x40
 80024d0:	ed93 7a00 	vldr	s14, [r3]
 80024d4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	33b0      	adds	r3, #176	; 0xb0
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4413      	add	r3, r2
 80024e0:	edd3 7a00 	vldr	s15, [r3]
 80024e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ec:	d50f      	bpl.n	800250e <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 80024ee:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 80024f2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80024f6:	6879      	ldr	r1, [r7, #4]
 80024f8:	32b0      	adds	r2, #176	; 0xb0
 80024fa:	0092      	lsls	r2, r2, #2
 80024fc:	440a      	add	r2, r1
 80024fe:	6812      	ldr	r2, [r2, #0]
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002506:	440b      	add	r3, r1
 8002508:	3b40      	subs	r3, #64	; 0x40
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	e024      	b.n	8002558 <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 800250e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002518:	4413      	add	r3, r2
 800251a:	3b78      	subs	r3, #120	; 0x78
 800251c:	ed93 7a00 	vldr	s14, [r3]
 8002520:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	33b0      	adds	r3, #176	; 0xb0
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	4413      	add	r3, r2
 800252c:	edd3 7a00 	vldr	s15, [r3]
 8002530:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002538:	dd0e      	ble.n	8002558 <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 800253a:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 800253e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	32b0      	adds	r2, #176	; 0xb0
 8002546:	0092      	lsls	r2, r2, #2
 8002548:	440a      	add	r2, r1
 800254a:	6812      	ldr	r2, [r2, #0]
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002552:	440b      	add	r3, r1
 8002554:	3b78      	subs	r3, #120	; 0x78
 8002556:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002558:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800255c:	3301      	adds	r3, #1
 800255e:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002562:	e7aa      	b.n	80024ba <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f203 23be 	addw	r3, r3, #702	; 0x2be
 800256a:	4618      	mov	r0, r3
 800256c:	f001 fd52 	bl	8004014 <_ZN12RotarySwitch8getValueEv>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	bf0c      	ite	eq
 8002576:	2301      	moveq	r3, #1
 8002578:	2300      	movne	r3, #0
 800257a:	b2db      	uxtb	r3, r3
 800257c:	2b00      	cmp	r3, #0
 800257e:	d009      	beq.n	8002594 <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 8002586:	2201      	movs	r2, #1
 8002588:	f04f 31ff 	mov.w	r1, #4294967295
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff fd61 	bl	8002054 <_ZN3LED2LREaa>
 8002592:	e781      	b.n	8002498 <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800259a:	2200      	movs	r2, #0
 800259c:	f04f 31ff 	mov.w	r1, #4294967295
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff fd57 	bl	8002054 <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 80025a6:	e777      	b.n	8002498 <_ZN10LineSensor11calibrationEv+0x84>
		printf("%f, ", m);
	}
		printf("\n");
	*/

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80025a8:	2300      	movs	r3, #0
 80025aa:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 80025ae:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025b2:	2b0d      	cmp	r3, #13
 80025b4:	d826      	bhi.n	8002604 <_ZN10LineSensor11calibrationEv+0x1f0>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 80025b6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80025c0:	4413      	add	r3, r2
 80025c2:	3b40      	subs	r3, #64	; 0x40
 80025c4:	ed93 7a00 	vldr	s14, [r3]
 80025c8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80025d2:	4413      	add	r3, r2
 80025d4:	3b78      	subs	r3, #120	; 0x78
 80025d6:	edd3 7a00 	vldr	s15, [r3]
 80025da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025de:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025e2:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8002650 <_ZN10LineSensor11calibrationEv+0x23c>
 80025e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	3392      	adds	r3, #146	; 0x92
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4413      	add	r3, r2
 80025f2:	3304      	adds	r3, #4
 80025f4:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80025f8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80025fc:	3301      	adds	r3, #1
 80025fe:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002602:	e7d4      	b.n	80025ae <_ZN10LineSensor11calibrationEv+0x19a>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002604:	2300      	movs	r3, #0
 8002606:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 800260a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800260e:	2b0d      	cmp	r3, #13
 8002610:	d815      	bhi.n	800263e <_ZN10LineSensor11calibrationEv+0x22a>
		offset_values_[i] = min_values[i];
 8002612:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8002616:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800261a:	0092      	lsls	r2, r2, #2
 800261c:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002620:	440a      	add	r2, r1
 8002622:	3a78      	subs	r2, #120	; 0x78
 8002624:	6812      	ldr	r2, [r2, #0]
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	33a0      	adds	r3, #160	; 0xa0
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	440b      	add	r3, r1
 800262e:	3304      	adds	r3, #4
 8002630:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002632:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002636:	3301      	adds	r3, #1
 8002638:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 800263c:	e7e5      	b.n	800260a <_ZN10LineSensor11calibrationEv+0x1f6>
	}


}
 800263e:	bf00      	nop
 8002640:	3780      	adds	r7, #128	; 0x80
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	08017784 	.word	0x08017784
 800264c:	08017790 	.word	0x08017790
 8002650:	447a0000 	.word	0x447a0000

08002654 <_ZN10LineSensor13emergencyStopEv>:
{
	printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 8002654:	b480      	push	{r7}
 8002656:	b089      	sub	sp, #36	; 0x24
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
	uint16_t out_cnt = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	83fb      	strh	r3, [r7, #30]
	static uint16_t cnt = 0;
	static bool flag = false;

	for(const auto & s : sensor){
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002666:	617b      	str	r3, [r7, #20]
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	61bb      	str	r3, [r7, #24]
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	3338      	adds	r3, #56	; 0x38
 8002670:	613b      	str	r3, [r7, #16]
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	429a      	cmp	r2, r3
 8002678:	d012      	beq.n	80026a0 <_ZN10LineSensor13emergencyStopEv+0x4c>
 800267a:	69bb      	ldr	r3, [r7, #24]
 800267c:	60fb      	str	r3, [r7, #12]
		if(s >= 700) out_cnt++;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	edd3 7a00 	vldr	s15, [r3]
 8002684:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80026f4 <_ZN10LineSensor13emergencyStopEv+0xa0>
 8002688:	eef4 7ac7 	vcmpe.f32	s15, s14
 800268c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002690:	db02      	blt.n	8002698 <_ZN10LineSensor13emergencyStopEv+0x44>
 8002692:	8bfb      	ldrh	r3, [r7, #30]
 8002694:	3301      	adds	r3, #1
 8002696:	83fb      	strh	r3, [r7, #30]
	for(const auto & s : sensor){
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	3304      	adds	r3, #4
 800269c:	61bb      	str	r3, [r7, #24]
 800269e:	e7e8      	b.n	8002672 <_ZN10LineSensor13emergencyStopEv+0x1e>
	}

	if(out_cnt >= AD_DATA_SIZE){
 80026a0:	8bfb      	ldrh	r3, [r7, #30]
 80026a2:	2b0d      	cmp	r3, #13
 80026a4:	d906      	bls.n	80026b4 <_ZN10LineSensor13emergencyStopEv+0x60>
		cnt++;
 80026a6:	4b14      	ldr	r3, [pc, #80]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026a8:	881b      	ldrh	r3, [r3, #0]
 80026aa:	3301      	adds	r3, #1
 80026ac:	b29a      	uxth	r2, r3
 80026ae:	4b12      	ldr	r3, [pc, #72]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026b0:	801a      	strh	r2, [r3, #0]
 80026b2:	e002      	b.n	80026ba <_ZN10LineSensor13emergencyStopEv+0x66>
	}
	else{
		cnt = 0;
 80026b4:	4b10      	ldr	r3, [pc, #64]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 50){
 80026ba:	4b0f      	ldr	r3, [pc, #60]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026bc:	881b      	ldrh	r3, [r3, #0]
 80026be:	2b31      	cmp	r3, #49	; 0x31
 80026c0:	d903      	bls.n	80026ca <_ZN10LineSensor13emergencyStopEv+0x76>
		flag = true;
 80026c2:	4b0e      	ldr	r3, [pc, #56]	; (80026fc <_ZN10LineSensor13emergencyStopEv+0xa8>)
 80026c4:	2201      	movs	r2, #1
 80026c6:	701a      	strb	r2, [r3, #0]
 80026c8:	e002      	b.n	80026d0 <_ZN10LineSensor13emergencyStopEv+0x7c>
	}
	else flag = false;
 80026ca:	4b0c      	ldr	r3, [pc, #48]	; (80026fc <_ZN10LineSensor13emergencyStopEv+0xa8>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	701a      	strb	r2, [r3, #0]

	if(cnt >= 10000) cnt = 10000;
 80026d0:	4b09      	ldr	r3, [pc, #36]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026d2:	881b      	ldrh	r3, [r3, #0]
 80026d4:	f242 720f 	movw	r2, #9999	; 0x270f
 80026d8:	4293      	cmp	r3, r2
 80026da:	d903      	bls.n	80026e4 <_ZN10LineSensor13emergencyStopEv+0x90>
 80026dc:	4b06      	ldr	r3, [pc, #24]	; (80026f8 <_ZN10LineSensor13emergencyStopEv+0xa4>)
 80026de:	f242 7210 	movw	r2, #10000	; 0x2710
 80026e2:	801a      	strh	r2, [r3, #0]

	return flag;
 80026e4:	4b05      	ldr	r3, [pc, #20]	; (80026fc <_ZN10LineSensor13emergencyStopEv+0xa8>)
 80026e6:	781b      	ldrb	r3, [r3, #0]

}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3724      	adds	r7, #36	; 0x24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	442f0000 	.word	0x442f0000
 80026f8:	20000258 	.word	0x20000258
 80026fc:	2000025a 	.word	0x2000025a

08002700 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	ed87 0a01 	vstr	s0, [r7, #4]
 800270a:	edd7 7a01 	vldr	s15, [r7, #4]
 800270e:	eef0 7ae7 	vabs.f32	s15, s15
 8002712:	eeb0 0a67 	vmov.f32	s0, s15
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger>:
float mon_ave_l, mon_ave_r;
float mon_ref_dis, mon_current_dis;
uint16_t mon_vel_idx, mon_i;
float mon_tar_vel;

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl, SideSensor *side_sensor, Encoder *encoder, Odometry *odometry, Logger *logger) :
 8002720:	b480      	push	{r7}
 8002722:	b087      	sub	sp, #28
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
 800272c:	603b      	str	r3, [r7, #0]
				kp_(0), kd_(0), ki_(0), kp_velo_(0), kd_velo_(0), ki_velo_(0),
				excution_flag_(false), i_reset_flag_(false), normal_ratio_(0),
				target_velocity_(0), max_velocity_(0), max_velocity2_(0), logging_flag_(false),
				ref_distance_(0), velocity_play_flag_(false), velocity_table_idx_(0)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f04f 0200 	mov.w	r2, #0
 8002734:	621a      	str	r2, [r3, #32]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	f04f 0200 	mov.w	r2, #0
 800273c:	625a      	str	r2, [r3, #36]	; 0x24
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	f04f 0200 	mov.w	r2, #0
 8002744:	629a      	str	r2, [r3, #40]	; 0x28
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f04f 0200 	mov.w	r2, #0
 800274c:	62da      	str	r2, [r3, #44]	; 0x2c
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f04f 0200 	mov.w	r2, #0
 8002754:	631a      	str	r2, [r3, #48]	; 0x30
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f04f 0200 	mov.w	r2, #0
 800275c:	635a      	str	r2, [r3, #52]	; 0x34
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f04f 0200 	mov.w	r2, #0
 8002774:	63da      	str	r2, [r3, #60]	; 0x3c
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f04f 0200 	mov.w	r2, #0
 800277c:	675a      	str	r2, [r3, #116]	; 0x74
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f04f 0200 	mov.w	r2, #0
 8002784:	679a      	str	r2, [r3, #120]	; 0x78
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f04f 0200 	mov.w	r2, #0
 800278c:	67da      	str	r2, [r3, #124]	; 0x7c
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 800279c:	3344      	adds	r3, #68	; 0x44
 800279e:	f04f 0200 	mov.w	r2, #0
 80027a2:	601a      	str	r2, [r3, #0]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80027aa:	3308      	adds	r3, #8
 80027ac:	2200      	movs	r2, #0
 80027ae:	701a      	strb	r2, [r3, #0]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80027b6:	330a      	adds	r3, #10
 80027b8:	2200      	movs	r2, #0
 80027ba:	801a      	strh	r2, [r3, #0]
{
	motor_ = motor;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	609a      	str	r2, [r3, #8]
	side_sensor_ = side_sensor;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6a3a      	ldr	r2, [r7, #32]
 80027d2:	611a      	str	r2, [r3, #16]
	encoder_ = encoder;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027d8:	615a      	str	r2, [r3, #20]
	odometry_ = odometry;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80027de:	619a      	str	r2, [r3, #24]
	logger_ = logger;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027e4:	61da      	str	r2, [r3, #28]

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80027e6:	2300      	movs	r3, #0
 80027e8:	82fb      	strh	r3, [r7, #22]
 80027ea:	8afb      	ldrh	r3, [r7, #22]
 80027ec:	f241 726f 	movw	r2, #5999	; 0x176f
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d80d      	bhi.n	8002810 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger+0xf0>
		velocity_table_[i] = 0;
 80027f4:	8afb      	ldrh	r3, [r7, #22]
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	f503 53bc 	add.w	r3, r3, #6016	; 0x1780
 80027fc:	3312      	adds	r3, #18
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4413      	add	r3, r2
 8002802:	f04f 0200 	mov.w	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002808:	8afb      	ldrh	r3, [r7, #22]
 800280a:	3301      	adds	r3, #1
 800280c:	82fb      	strh	r3, [r7, #22]
 800280e:	e7ec      	b.n	80027ea <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger+0xca>
	}
}
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4618      	mov	r0, r3
 8002814:	371c      	adds	r7, #28
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
	...

08002820 <_ZN9LineTrace9calcErrorEv>:

// --------private--------- //
float LineTrace::calcError()
{
 8002820:	b5b0      	push	{r4, r5, r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
	static float pre_diff;
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8002838:	ee37 7a27 	vadd.f32	s14, s14, s15
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 8002844:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	edd3 7ab3 	vldr	s15, [r3, #716]	; 0x2cc
 8002850:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 800285c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002868:	ee37 7a27 	vadd.f32	s14, s14, s15
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	edd3 7ab6 	vldr	s15, [r3, #728]	; 0x2d8
 8002874:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	edd3 6ab7 	vldr	s13, [r3, #732]	; 0x2dc
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	edd3 7ab8 	vldr	s15, [r3, #736]	; 0x2e0
 8002888:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 8002894:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 80028a0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	edd3 7abb 	vldr	s15, [r3, #748]	; 0x2ec
 80028ac:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 80028b8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 80028c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028c8:	ee77 7a67 	vsub.f32	s15, s14, s15
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 80028cc:	edc7 7a03 	vstr	s15, [r7, #12]
	mon_diff = diff;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4a1f      	ldr	r2, [pc, #124]	; (8002950 <_ZN9LineTrace9calcErrorEv+0x130>)
 80028d4:	6013      	str	r3, [r2, #0]

	diff = ((R_DIFF)*(diff) + (1.0 - (R_DIFF))* (pre_diff));
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	4618      	mov	r0, r3
 80028da:	f7fd fe4d 	bl	8000578 <__aeabi_f2d>
 80028de:	a318      	add	r3, pc, #96	; (adr r3, 8002940 <_ZN9LineTrace9calcErrorEv+0x120>)
 80028e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e4:	f7fd fea0 	bl	8000628 <__aeabi_dmul>
 80028e8:	4603      	mov	r3, r0
 80028ea:	460c      	mov	r4, r1
 80028ec:	4625      	mov	r5, r4
 80028ee:	461c      	mov	r4, r3
 80028f0:	4b18      	ldr	r3, [pc, #96]	; (8002954 <_ZN9LineTrace9calcErrorEv+0x134>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7fd fe3f 	bl	8000578 <__aeabi_f2d>
 80028fa:	a313      	add	r3, pc, #76	; (adr r3, 8002948 <_ZN9LineTrace9calcErrorEv+0x128>)
 80028fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002900:	f7fd fe92 	bl	8000628 <__aeabi_dmul>
 8002904:	4602      	mov	r2, r0
 8002906:	460b      	mov	r3, r1
 8002908:	4620      	mov	r0, r4
 800290a:	4629      	mov	r1, r5
 800290c:	f7fd fcd6 	bl	80002bc <__adddf3>
 8002910:	4603      	mov	r3, r0
 8002912:	460c      	mov	r4, r1
 8002914:	4618      	mov	r0, r3
 8002916:	4621      	mov	r1, r4
 8002918:	f7fe f97e 	bl	8000c18 <__aeabi_d2f>
 800291c:	4603      	mov	r3, r0
 800291e:	60fb      	str	r3, [r7, #12]
	mon_diff_lpf = diff;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	4a0d      	ldr	r2, [pc, #52]	; (8002958 <_ZN9LineTrace9calcErrorEv+0x138>)
 8002924:	6013      	str	r3, [r2, #0]

	pre_diff = diff;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	4a0a      	ldr	r2, [pc, #40]	; (8002954 <_ZN9LineTrace9calcErrorEv+0x134>)
 800292a:	6013      	str	r3, [r2, #0]

	return diff;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	ee07 3a90 	vmov	s15, r3

}
 8002932:	eeb0 0a67 	vmov.f32	s0, s15
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bdb0      	pop	{r4, r5, r7, pc}
 800293c:	f3af 8000 	nop.w
 8002940:	47ae147b 	.word	0x47ae147b
 8002944:	3fb47ae1 	.word	0x3fb47ae1
 8002948:	d70a3d71 	.word	0xd70a3d71
 800294c:	3fed70a3 	.word	0x3fed70a3
 8002950:	2000025c 	.word	0x2000025c
 8002954:	20000280 	.word	0x20000280
 8002958:	20000260 	.word	0x20000260
 800295c:	00000000 	.word	0x00000000

08002960 <_ZN9LineTrace8pidTraceEv>:
	float phi = atan2(norm_l - norm_r, 1.0);
	delta_theta = (phi * ANGLE_BETWEEN_SENSORS/2) / (PI / 4);
}

void LineTrace::pidTrace()
{
 8002960:	b5b0      	push	{r4, r5, r7, lr}
 8002962:	b086      	sub	sp, #24
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f7ff ff59 	bl	8002820 <_ZN9LineTrace9calcErrorEv>
 800296e:	ed87 0a05 	vstr	s0, [r7, #20]
	static float pre_diff = 0;
	float p, d;
	static float i;

	if(i_reset_flag_ == true){
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002978:	2b00      	cmp	r3, #0
 800297a:	d007      	beq.n	800298c <_ZN9LineTrace8pidTraceEv+0x2c>
		i = 0;
 800297c:	4b3c      	ldr	r3, [pc, #240]	; (8002a70 <_ZN9LineTrace8pidTraceEv+0x110>)
 800297e:	f04f 0200 	mov.w	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	}

	p = kp_ * diff;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002992:	ed97 7a05 	vldr	s14, [r7, #20]
 8002996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800299a:	edc7 7a04 	vstr	s15, [r7, #16]
	d = kd_ * (diff - pre_diff) / DELTA_T;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80029a4:	4b33      	ldr	r3, [pc, #204]	; (8002a74 <_ZN9LineTrace8pidTraceEv+0x114>)
 80029a6:	edd3 7a00 	vldr	s15, [r3]
 80029aa:	edd7 6a05 	vldr	s13, [r7, #20]
 80029ae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80029b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b6:	ee17 0a90 	vmov	r0, s15
 80029ba:	f7fd fddd 	bl	8000578 <__aeabi_f2d>
 80029be:	a32a      	add	r3, pc, #168	; (adr r3, 8002a68 <_ZN9LineTrace8pidTraceEv+0x108>)
 80029c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c4:	f7fd ff5a 	bl	800087c <__aeabi_ddiv>
 80029c8:	4603      	mov	r3, r0
 80029ca:	460c      	mov	r4, r1
 80029cc:	4618      	mov	r0, r3
 80029ce:	4621      	mov	r1, r4
 80029d0:	f7fe f922 	bl	8000c18 <__aeabi_d2f>
 80029d4:	4603      	mov	r3, r0
 80029d6:	60fb      	str	r3, [r7, #12]
	i += ki_ * diff * DELTA_T;
 80029d8:	4b25      	ldr	r3, [pc, #148]	; (8002a70 <_ZN9LineTrace8pidTraceEv+0x110>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4618      	mov	r0, r3
 80029de:	f7fd fdcb 	bl	8000578 <__aeabi_f2d>
 80029e2:	4604      	mov	r4, r0
 80029e4:	460d      	mov	r5, r1
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80029ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80029f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029f4:	ee17 0a90 	vmov	r0, s15
 80029f8:	f7fd fdbe 	bl	8000578 <__aeabi_f2d>
 80029fc:	a31a      	add	r3, pc, #104	; (adr r3, 8002a68 <_ZN9LineTrace8pidTraceEv+0x108>)
 80029fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a02:	f7fd fe11 	bl	8000628 <__aeabi_dmul>
 8002a06:	4602      	mov	r2, r0
 8002a08:	460b      	mov	r3, r1
 8002a0a:	4620      	mov	r0, r4
 8002a0c:	4629      	mov	r1, r5
 8002a0e:	f7fd fc55 	bl	80002bc <__adddf3>
 8002a12:	4603      	mov	r3, r0
 8002a14:	460c      	mov	r4, r1
 8002a16:	4618      	mov	r0, r3
 8002a18:	4621      	mov	r1, r4
 8002a1a:	f7fe f8fd 	bl	8000c18 <__aeabi_d2f>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	4b13      	ldr	r3, [pc, #76]	; (8002a70 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002a22:	601a      	str	r2, [r3, #0]

	float rotation_ratio = p + d + i;
 8002a24:	ed97 7a04 	vldr	s14, [r7, #16]
 8002a28:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a30:	4b0f      	ldr	r3, [pc, #60]	; (8002a70 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002a32:	edd3 7a00 	vldr	s15, [r3]
 8002a36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a3a:	edc7 7a02 	vstr	s15, [r7, #8]

	//motor_->setRatio(left_ratio, right_ratio);
	velocity_ctrl_->setTranslationVelocityOnly(target_velocity_, rotation_ratio);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	689a      	ldr	r2, [r3, #8]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002a48:	edd7 0a02 	vldr	s1, [r7, #8]
 8002a4c:	eeb0 0a67 	vmov.f32	s0, s15
 8002a50:	4610      	mov	r0, r2
 8002a52:	f001 feb5 	bl	80047c0 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>

	pre_diff = diff;
 8002a56:	4a07      	ldr	r2, [pc, #28]	; (8002a74 <_ZN9LineTrace8pidTraceEv+0x114>)
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	6013      	str	r3, [r2, #0]

}
 8002a5c:	bf00      	nop
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bdb0      	pop	{r4, r5, r7, pc}
 8002a64:	f3af 8000 	nop.w
 8002a68:	d2f1a9fc 	.word	0xd2f1a9fc
 8002a6c:	3f50624d 	.word	0x3f50624d
 8002a70:	20000288 	.word	0x20000288
 8002a74:	20000284 	.word	0x20000284

08002a78 <_ZN9LineTrace11loggerStartEv>:
	monitor_target_omega = target_omega;
	monitor_r = r;
}

void LineTrace::loggerStart()
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
	encoder_->clearDistance10mm();
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	695b      	ldr	r3, [r3, #20]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7fe fd00 	bl	800148a <_ZN7Encoder17clearDistance10mmEv>
	odometry_->clearPotition();
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f001 f982 	bl	8003d98 <_ZN8Odometry13clearPotitionEv>
	//logger_->start();

	logging_flag_ = true;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
}
 8002a9c:	bf00      	nop
 8002a9e:	3708      	adds	r7, #8
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <_ZN9LineTrace10loggerStopEv>:

void LineTrace::loggerStop()
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	69db      	ldr	r3, [r3, #28]
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f000 ff17 	bl	80038e4 <_ZN6Logger4stopEv>
	logging_flag_ = false;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
}
 8002abe:	bf00      	nop
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
	...

08002ac8 <_ZN9LineTrace11isCrossLineEv>:

bool LineTrace::isCrossLine()
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b087      	sub	sp, #28
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
	static uint16_t cnt;
	float sensor_edge_val_l = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2]) / 3;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8002ae0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 8002aec:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002af0:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002af4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002af8:	edc7 7a04 	vstr	s15, [r7, #16]
	float sensor_edge_val_r = (line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]) / 3;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	ed93 7abb 	vldr	s14, [r3, #748]	; 0x2ec
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 8002b0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 8002b18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b1c:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002b20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b24:	edc7 7a03 	vstr	s15, [r7, #12]
	bool flag = false;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	75fb      	strb	r3, [r7, #23]
	mon_ave_l = sensor_edge_val_l;
 8002b2c:	4a17      	ldr	r2, [pc, #92]	; (8002b8c <_ZN9LineTrace11isCrossLineEv+0xc4>)
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	6013      	str	r3, [r2, #0]
	mon_ave_r = sensor_edge_val_r;
 8002b32:	4a17      	ldr	r2, [pc, #92]	; (8002b90 <_ZN9LineTrace11isCrossLineEv+0xc8>)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6013      	str	r3, [r2, #0]

	if(sensor_edge_val_l < 600 && sensor_edge_val_r < 600){
 8002b38:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b3c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002b94 <_ZN9LineTrace11isCrossLineEv+0xcc>
 8002b40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b48:	d50f      	bpl.n	8002b6a <_ZN9LineTrace11isCrossLineEv+0xa2>
 8002b4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b4e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002b94 <_ZN9LineTrace11isCrossLineEv+0xcc>
 8002b52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b5a:	d506      	bpl.n	8002b6a <_ZN9LineTrace11isCrossLineEv+0xa2>
		cnt++;
 8002b5c:	4b0e      	ldr	r3, [pc, #56]	; (8002b98 <_ZN9LineTrace11isCrossLineEv+0xd0>)
 8002b5e:	881b      	ldrh	r3, [r3, #0]
 8002b60:	3301      	adds	r3, #1
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	4b0c      	ldr	r3, [pc, #48]	; (8002b98 <_ZN9LineTrace11isCrossLineEv+0xd0>)
 8002b66:	801a      	strh	r2, [r3, #0]
 8002b68:	e002      	b.n	8002b70 <_ZN9LineTrace11isCrossLineEv+0xa8>
	}
	else{
		cnt = 0;
 8002b6a:	4b0b      	ldr	r3, [pc, #44]	; (8002b98 <_ZN9LineTrace11isCrossLineEv+0xd0>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 3){
 8002b70:	4b09      	ldr	r3, [pc, #36]	; (8002b98 <_ZN9LineTrace11isCrossLineEv+0xd0>)
 8002b72:	881b      	ldrh	r3, [r3, #0]
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d901      	bls.n	8002b7c <_ZN9LineTrace11isCrossLineEv+0xb4>
		flag = true;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	75fb      	strb	r3, [r7, #23]
		//cnt = 0;
	}

	return flag;
 8002b7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	371c      	adds	r7, #28
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	20000268 	.word	0x20000268
 8002b90:	2000026c 	.word	0x2000026c
 8002b94:	44160000 	.word	0x44160000
 8002b98:	2000028c 	.word	0x2000028c

08002b9c <_ZN9LineTrace15radius2VelocityEf>:
	if(theta == 0) theta = 0.000001;
	return distance / theta;
}

float LineTrace::radius2Velocity(float radius)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	ed87 0a00 	vstr	s0, [r7]
	float velocity;

	if(radius < 130) velocity = 1.3;
 8002ba8:	edd7 7a00 	vldr	s15, [r7]
 8002bac:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002bf0 <_ZN9LineTrace15radius2VelocityEf+0x54>
 8002bb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb8:	d502      	bpl.n	8002bc0 <_ZN9LineTrace15radius2VelocityEf+0x24>
 8002bba:	4b0e      	ldr	r3, [pc, #56]	; (8002bf4 <_ZN9LineTrace15radius2VelocityEf+0x58>)
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	e00d      	b.n	8002bdc <_ZN9LineTrace15radius2VelocityEf+0x40>
	else if(radius < 300) velocity = 1.3;
 8002bc0:	edd7 7a00 	vldr	s15, [r7]
 8002bc4:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002bf8 <_ZN9LineTrace15radius2VelocityEf+0x5c>
 8002bc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd0:	d502      	bpl.n	8002bd8 <_ZN9LineTrace15radius2VelocityEf+0x3c>
 8002bd2:	4b08      	ldr	r3, [pc, #32]	; (8002bf4 <_ZN9LineTrace15radius2VelocityEf+0x58>)
 8002bd4:	60fb      	str	r3, [r7, #12]
 8002bd6:	e001      	b.n	8002bdc <_ZN9LineTrace15radius2VelocityEf+0x40>
	else velocity = 1.3;
 8002bd8:	4b06      	ldr	r3, [pc, #24]	; (8002bf4 <_ZN9LineTrace15radius2VelocityEf+0x58>)
 8002bda:	60fb      	str	r3, [r7, #12]

	return velocity;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	ee07 3a90 	vmov	s15, r3
}
 8002be2:	eeb0 0a67 	vmov.f32	s0, s15
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	43020000 	.word	0x43020000
 8002bf4:	3fa66666 	.word	0x3fa66666
 8002bf8:	43960000 	.word	0x43960000

08002bfc <_ZN9LineTrace20createVelocityTabeleEv>:

void LineTrace::createVelocityTabele()
{
 8002bfc:	b590      	push	{r4, r7, lr}
 8002bfe:	b08b      	sub	sp, #44	; 0x2c
 8002c00:	af02      	add	r7, sp, #8
 8002c02:	6078      	str	r0, [r7, #4]
	logger_->importDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	69d8      	ldr	r0, [r3, #28]
 8002c08:	4b39      	ldr	r3, [pc, #228]	; (8002cf0 <_ZN9LineTrace20createVelocityTabeleEv+0xf4>)
 8002c0a:	4a3a      	ldr	r2, [pc, #232]	; (8002cf4 <_ZN9LineTrace20createVelocityTabeleEv+0xf8>)
 8002c0c:	493a      	ldr	r1, [pc, #232]	; (8002cf8 <_ZN9LineTrace20createVelocityTabeleEv+0xfc>)
 8002c0e:	f000 fdbe 	bl	800378e <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	69db      	ldr	r3, [r3, #28]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f000 fd51 	bl	80036be <_ZN6Logger23getDistanceArrayPointerEv>
 8002c1c:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	69db      	ldr	r3, [r3, #28]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f000 fd59 	bl	80036da <_ZN6Logger20getThetaArrayPointerEv>
 8002c28:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	837b      	strh	r3, [r7, #26]
 8002c2e:	8b7b      	ldrh	r3, [r7, #26]
 8002c30:	f241 726f 	movw	r2, #5999	; 0x176f
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d84b      	bhi.n	8002cd0 <_ZN9LineTrace20createVelocityTabeleEv+0xd4>
		temp_distance = p_distance[i];
 8002c38:	8b7b      	ldrh	r3, [r7, #26]
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	4413      	add	r3, r2
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8002c44:	8b7b      	ldrh	r3, [r7, #26]
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	68fa      	ldr	r2, [r7, #12]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8002c50:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c54:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c5c:	d101      	bne.n	8002c62 <_ZN9LineTrace20createVelocityTabeleEv+0x66>
 8002c5e:	4b27      	ldr	r3, [pc, #156]	; (8002cfc <_ZN9LineTrace20createVelocityTabeleEv+0x100>)
 8002c60:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 8002c62:	ed97 7a02 	vldr	s14, [r7, #8]
 8002c66:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c6a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002c6e:	eeb0 0a66 	vmov.f32	s0, s13
 8002c72:	f7ff fd45 	bl	8002700 <_ZSt3absf>
 8002c76:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 8002c7a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c7e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002d00 <_ZN9LineTrace20createVelocityTabeleEv+0x104>
 8002c82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c8a:	db01      	blt.n	8002c90 <_ZN9LineTrace20createVelocityTabeleEv+0x94>
 8002c8c:	4b1d      	ldr	r3, [pc, #116]	; (8002d04 <_ZN9LineTrace20createVelocityTabeleEv+0x108>)
 8002c8e:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 8002c90:	8b7c      	ldrh	r4, [r7, #26]
 8002c92:	ed97 0a05 	vldr	s0, [r7, #20]
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7ff ff80 	bl	8002b9c <_ZN9LineTrace15radius2VelocityEf>
 8002c9c:	eef0 7a40 	vmov.f32	s15, s0
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	f504 53bc 	add.w	r3, r4, #6016	; 0x1780
 8002ca6:	3312      	adds	r3, #18
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	4413      	add	r3, r2
 8002cac:	edc3 7a00 	vstr	s15, [r3]
		//velocity_table_[i] = radius;

		ref_delta_distances_[i] = p_distance[i]; //copy
 8002cb0:	8b7b      	ldrh	r3, [r7, #26]
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	441a      	add	r2, r3
 8002cb8:	8b7b      	ldrh	r3, [r7, #26]
 8002cba:	6812      	ldr	r2, [r2, #0]
 8002cbc:	6879      	ldr	r1, [r7, #4]
 8002cbe:	3320      	adds	r3, #32
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	440b      	add	r3, r1
 8002cc4:	3304      	adds	r3, #4
 8002cc6:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002cc8:	8b7b      	ldrh	r3, [r7, #26]
 8002cca:	3301      	adds	r3, #1
 8002ccc:	837b      	strh	r3, [r7, #26]
 8002cce:	e7ae      	b.n	8002c2e <_ZN9LineTrace20createVelocityTabeleEv+0x32>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002cd6:	3348      	adds	r3, #72	; 0x48
 8002cd8:	2200      	movs	r2, #0
 8002cda:	9200      	str	r2, [sp, #0]
 8002cdc:	f241 7270 	movw	r2, #6000	; 0x1770
 8002ce0:	4909      	ldr	r1, [pc, #36]	; (8002d08 <_ZN9LineTrace20createVelocityTabeleEv+0x10c>)
 8002ce2:	4805      	ldr	r0, [pc, #20]	; (8002cf8 <_ZN9LineTrace20createVelocityTabeleEv+0xfc>)
 8002ce4:	f7fe fc7e 	bl	80015e4 <sd_write_array_float>

}
 8002ce8:	bf00      	nop
 8002cea:	3724      	adds	r7, #36	; 0x24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd90      	pop	{r4, r7, pc}
 8002cf0:	080177d4 	.word	0x080177d4
 8002cf4:	080177e0 	.word	0x080177e0
 8002cf8:	080177f0 	.word	0x080177f0
 8002cfc:	3727c5ac 	.word	0x3727c5ac
 8002d00:	459c4000 	.word	0x459c4000
 8002d04:	459c4000 	.word	0x459c4000
 8002d08:	080177fc 	.word	0x080177fc

08002d0c <_ZN9LineTrace20updateTargetVelocityEv>:

void LineTrace::updateTargetVelocity()
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
	if(velocity_play_flag_ == true){
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002d1a:	3308      	adds	r3, #8
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	f000 8085 	beq.w	8002e2e <_ZN9LineTrace20updateTargetVelocityEv+0x122>

		if(encoder_->getTotalDistance() >= ref_distance_){
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7fe fb9f 	bl	800146c <_ZN7Encoder16getTotalDistanceEv>
 8002d2e:	eeb0 7a40 	vmov.f32	s14, s0
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002d38:	3344      	adds	r3, #68	; 0x44
 8002d3a:	edd3 7a00 	vldr	s15, [r3]
 8002d3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d46:	bfac      	ite	ge
 8002d48:	2301      	movge	r3, #1
 8002d4a:	2300      	movlt	r3, #0
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d025      	beq.n	8002d9e <_ZN9LineTrace20updateTargetVelocityEv+0x92>
			ref_distance_ += ref_delta_distances_[velocity_table_idx_];
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002d58:	3344      	adds	r3, #68	; 0x44
 8002d5a:	ed93 7a00 	vldr	s14, [r3]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002d64:	330a      	adds	r3, #10
 8002d66:	881b      	ldrh	r3, [r3, #0]
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	3320      	adds	r3, #32
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	4413      	add	r3, r2
 8002d70:	3304      	adds	r3, #4
 8002d72:	edd3 7a00 	vldr	s15, [r3]
 8002d76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002d80:	3344      	adds	r3, #68	; 0x44
 8002d82:	edc3 7a00 	vstr	s15, [r3]
			velocity_table_idx_++;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002d8c:	330a      	adds	r3, #10
 8002d8e:	881b      	ldrh	r3, [r3, #0]
 8002d90:	3301      	adds	r3, #1
 8002d92:	b29a      	uxth	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002d9a:	330a      	adds	r3, #10
 8002d9c:	801a      	strh	r2, [r3, #0]
		}

		if(velocity_table_idx_ >= LOG_DATA_SIZE_DIS) velocity_table_idx_ = LOG_DATA_SIZE_DIS - 1;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002da4:	330a      	adds	r3, #10
 8002da6:	881b      	ldrh	r3, [r3, #0]
 8002da8:	f241 726f 	movw	r2, #5999	; 0x176f
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d906      	bls.n	8002dbe <_ZN9LineTrace20updateTargetVelocityEv+0xb2>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002db6:	330a      	adds	r3, #10
 8002db8:	f241 726f 	movw	r2, #5999	; 0x176f
 8002dbc:	801a      	strh	r2, [r3, #0]


		mon_ref_dis = ref_distance_;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 8002dc4:	3344      	adds	r3, #68	; 0x44
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a1b      	ldr	r2, [pc, #108]	; (8002e38 <_ZN9LineTrace20updateTargetVelocityEv+0x12c>)
 8002dca:	6013      	str	r3, [r2, #0]
		mon_current_dis = encoder_->getTotalDistance();
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	695b      	ldr	r3, [r3, #20]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7fe fb4b 	bl	800146c <_ZN7Encoder16getTotalDistanceEv>
 8002dd6:	eef0 7a40 	vmov.f32	s15, s0
 8002dda:	4b18      	ldr	r3, [pc, #96]	; (8002e3c <_ZN9LineTrace20updateTargetVelocityEv+0x130>)
 8002ddc:	edc3 7a00 	vstr	s15, [r3]
		mon_vel_idx = velocity_table_idx_;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002de6:	330a      	adds	r3, #10
 8002de8:	881a      	ldrh	r2, [r3, #0]
 8002dea:	4b15      	ldr	r3, [pc, #84]	; (8002e40 <_ZN9LineTrace20updateTargetVelocityEv+0x134>)
 8002dec:	801a      	strh	r2, [r3, #0]

		setTargetVelocity(velocity_table_[velocity_table_idx_]);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002df4:	330a      	adds	r3, #10
 8002df6:	881b      	ldrh	r3, [r3, #0]
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	f503 53bc 	add.w	r3, r3, #6016	; 0x1780
 8002dfe:	3312      	adds	r3, #18
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	4413      	add	r3, r2
 8002e04:	edd3 7a00 	vldr	s15, [r3]
 8002e08:	eeb0 0a67 	vmov.f32	s0, s15
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f000 f8d4 	bl	8002fba <_ZN9LineTrace17setTargetVelocityEf>

		mon_tar_vel = velocity_table_[velocity_table_idx_];
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002e18:	330a      	adds	r3, #10
 8002e1a:	881b      	ldrh	r3, [r3, #0]
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	f503 53bc 	add.w	r3, r3, #6016	; 0x1780
 8002e22:	3312      	adds	r3, #18
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	4413      	add	r3, r2
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a06      	ldr	r2, [pc, #24]	; (8002e44 <_ZN9LineTrace20updateTargetVelocityEv+0x138>)
 8002e2c:	6013      	str	r3, [r2, #0]

	}
}
 8002e2e:	bf00      	nop
 8002e30:	3708      	adds	r7, #8
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	20000270 	.word	0x20000270
 8002e3c:	20000274 	.word	0x20000274
 8002e40:	20000278 	.word	0x20000278
 8002e44:	2000027c 	.word	0x2000027c

08002e48 <_ZN9LineTrace4initEv>:

// -------public---------- //
void LineTrace::init()
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b088      	sub	sp, #32
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
	float temp_kp, temp_ki, temp_kd;
	sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 8002e50:	f107 031c 	add.w	r3, r7, #28
 8002e54:	2201      	movs	r2, #1
 8002e56:	4927      	ldr	r1, [pc, #156]	; (8002ef4 <_ZN9LineTrace4initEv+0xac>)
 8002e58:	4827      	ldr	r0, [pc, #156]	; (8002ef8 <_ZN9LineTrace4initEv+0xb0>)
 8002e5a:	f7fe fc29 	bl	80016b0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 8002e5e:	f107 0318 	add.w	r3, r7, #24
 8002e62:	2201      	movs	r2, #1
 8002e64:	4925      	ldr	r1, [pc, #148]	; (8002efc <_ZN9LineTrace4initEv+0xb4>)
 8002e66:	4824      	ldr	r0, [pc, #144]	; (8002ef8 <_ZN9LineTrace4initEv+0xb0>)
 8002e68:	f7fe fc22 	bl	80016b0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 8002e6c:	f107 0314 	add.w	r3, r7, #20
 8002e70:	2201      	movs	r2, #1
 8002e72:	4923      	ldr	r1, [pc, #140]	; (8002f00 <_ZN9LineTrace4initEv+0xb8>)
 8002e74:	4820      	ldr	r0, [pc, #128]	; (8002ef8 <_ZN9LineTrace4initEv+0xb0>)
 8002e76:	f7fe fc1b 	bl	80016b0 <sd_read_array_float>
	setGain(temp_kp, temp_ki, temp_kd);
 8002e7a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e7e:	ed97 7a06 	vldr	s14, [r7, #24]
 8002e82:	edd7 6a05 	vldr	s13, [r7, #20]
 8002e86:	eeb0 1a66 	vmov.f32	s2, s13
 8002e8a:	eef0 0a47 	vmov.f32	s1, s14
 8002e8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 f83c 	bl	8002f10 <_ZN9LineTrace7setGainEfff>

	float temp_velocity, temp_max_velocity, temp_max_velocity2;
	sd_read_array_float("PARAMS", "TARVEL1.TXT", 1, &temp_velocity);
 8002e98:	f107 0310 	add.w	r3, r7, #16
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	4919      	ldr	r1, [pc, #100]	; (8002f04 <_ZN9LineTrace4initEv+0xbc>)
 8002ea0:	4815      	ldr	r0, [pc, #84]	; (8002ef8 <_ZN9LineTrace4initEv+0xb0>)
 8002ea2:	f7fe fc05 	bl	80016b0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL2.TXT", 1, &temp_max_velocity);
 8002ea6:	f107 030c 	add.w	r3, r7, #12
 8002eaa:	2201      	movs	r2, #1
 8002eac:	4916      	ldr	r1, [pc, #88]	; (8002f08 <_ZN9LineTrace4initEv+0xc0>)
 8002eae:	4812      	ldr	r0, [pc, #72]	; (8002ef8 <_ZN9LineTrace4initEv+0xb0>)
 8002eb0:	f7fe fbfe 	bl	80016b0 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL3.TXT", 1, &temp_max_velocity2);
 8002eb4:	f107 0308 	add.w	r3, r7, #8
 8002eb8:	2201      	movs	r2, #1
 8002eba:	4914      	ldr	r1, [pc, #80]	; (8002f0c <_ZN9LineTrace4initEv+0xc4>)
 8002ebc:	480e      	ldr	r0, [pc, #56]	; (8002ef8 <_ZN9LineTrace4initEv+0xb0>)
 8002ebe:	f7fe fbf7 	bl	80016b0 <sd_read_array_float>
	setTargetVelocity(temp_velocity);
 8002ec2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ec6:	eeb0 0a67 	vmov.f32	s0, s15
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 f875 	bl	8002fba <_ZN9LineTrace17setTargetVelocityEf>
	setMaxVelocity(temp_max_velocity);
 8002ed0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ed4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f000 f87d 	bl	8002fd8 <_ZN9LineTrace14setMaxVelocityEf>
	setMaxVelocity2(temp_max_velocity2);
 8002ede:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ee2:	eeb0 0a67 	vmov.f32	s0, s15
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 f885 	bl	8002ff6 <_ZN9LineTrace15setMaxVelocity2Ef>
}
 8002eec:	bf00      	nop
 8002eee:	3720      	adds	r7, #32
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	0801780c 	.word	0x0801780c
 8002ef8:	08017814 	.word	0x08017814
 8002efc:	0801781c 	.word	0x0801781c
 8002f00:	08017824 	.word	0x08017824
 8002f04:	0801782c 	.word	0x0801782c
 8002f08:	08017838 	.word	0x08017838
 8002f0c:	08017844 	.word	0x08017844

08002f10 <_ZN9LineTrace7setGainEfff>:

void LineTrace::setGain(float kp, float ki, float kd)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	ed87 0a02 	vstr	s0, [r7, #8]
 8002f1c:	edc7 0a01 	vstr	s1, [r7, #4]
 8002f20:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	621a      	str	r2, [r3, #32]
	ki_ = ki;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	629a      	str	r2, [r3, #40]	; 0x28
	kd_ = kd;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	683a      	ldr	r2, [r7, #0]
 8002f34:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002f36:	bf00      	nop
 8002f38:	3714      	adds	r7, #20
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr

08002f42 <_ZN9LineTrace5getKpEv>:
	ki_velo_ = ki;
	kd_velo_ = kd;
}

float LineTrace::getKp()
{
 8002f42:	b480      	push	{r7}
 8002f44:	b083      	sub	sp, #12
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
	return kp_;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
 8002f4e:	ee07 3a90 	vmov	s15, r3
}
 8002f52:	eeb0 0a67 	vmov.f32	s0, s15
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <_ZN9LineTrace5getKiEv>:

float LineTrace::getKi()
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
	return ki_;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6c:	ee07 3a90 	vmov	s15, r3
}
 8002f70:	eeb0 0a67 	vmov.f32	s0, s15
 8002f74:	370c      	adds	r7, #12
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr

08002f7e <_ZN9LineTrace5getKdEv>:

float LineTrace::getKd()
{
 8002f7e:	b480      	push	{r7}
 8002f80:	b083      	sub	sp, #12
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]
	return kd_;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8a:	ee07 3a90 	vmov	s15, r3
}
 8002f8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <_ZN9LineTrace14setNormalRatioEf>:
{
	return kd_velo_;
}

void LineTrace::setNormalRatio(float ratio)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002fae:	bf00      	nop
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr

08002fba <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	b083      	sub	sp, #12
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	6078      	str	r0, [r7, #4]
 8002fc2:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	683a      	ldr	r2, [r7, #0]
 8002fca:	675a      	str	r2, [r3, #116]	; 0x74
}
 8002fcc:	bf00      	nop
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr

08002fd8 <_ZN9LineTrace14setMaxVelocityEf>:

void LineTrace::setMaxVelocity(float velocity)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	ed87 0a00 	vstr	s0, [r7]
	max_velocity_ = velocity;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	679a      	str	r2, [r3, #120]	; 0x78
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr

08002ff6 <_ZN9LineTrace15setMaxVelocity2Ef>:

void LineTrace::setMaxVelocity2(float velocity)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b083      	sub	sp, #12
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
 8002ffe:	ed87 0a00 	vstr	s0, [r7]
	max_velocity2_ = velocity;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	683a      	ldr	r2, [r7, #0]
 8003006:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8003008:	bf00      	nop
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <_ZN9LineTrace17getTargetVelocityEv>:

float LineTrace::getTargetVelocity()
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
	return target_velocity_;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003020:	ee07 3a90 	vmov	s15, r3
}
 8003024:	eeb0 0a67 	vmov.f32	s0, s15
 8003028:	370c      	adds	r7, #12
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr

08003032 <_ZN9LineTrace14getMaxVelocityEv>:

float LineTrace::getMaxVelocity()
{
 8003032:	b480      	push	{r7}
 8003034:	b083      	sub	sp, #12
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
	return max_velocity_;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800303e:	ee07 3a90 	vmov	s15, r3
}
 8003042:	eeb0 0a67 	vmov.f32	s0, s15
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <_ZN9LineTrace15getMaxVelocity2Ev>:

float LineTrace::getMaxVelocity2()
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
	return max_velocity2_;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800305c:	ee07 3a90 	vmov	s15, r3
}
 8003060:	eeb0 0a67 	vmov.f32	s0, s15
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
	...

08003070 <_ZN9LineTrace4flipEv>:

void LineTrace::flip()
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800307e:	2b00      	cmp	r3, #0
 8003080:	d06b      	beq.n	800315a <_ZN9LineTrace4flipEv+0xea>
		// ---- line following processing -----//
		pidTrace();
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7ff fc6c 	bl	8002960 <_ZN9LineTrace8pidTraceEv>
		//pidAngularVelocityTrace();
		//steeringAngleTrace();


		if(isTargetDistance(10) == true){
 8003088:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f000 f9bd 	bl	800340c <_ZN9LineTrace16isTargetDistanceEf>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00c      	beq.n	80030b2 <_ZN9LineTrace4flipEv+0x42>
			// ---- Store Logs ------//
			storeLogs();
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f000 f93f 	bl	800331c <_ZN9LineTrace9storeLogsEv>

			// ---reset total cnt ---//
			encoder_->clearDistance10mm();
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fe f9f1 	bl	800148a <_ZN7Encoder17clearDistance10mmEv>
			odometry_->clearPotition();
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	699b      	ldr	r3, [r3, #24]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f000 fe73 	bl	8003d98 <_ZN8Odometry13clearPotitionEv>
		}

		// ---- Target Velocity Updata ------//
		updateTargetVelocity();
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f7ff fe2a 	bl	8002d0c <_ZN9LineTrace20updateTargetVelocityEv>

		// ----- cross line ignore processing ------//
		if(isCrossLine() == true){ //detect cross line
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f7ff fd05 	bl	8002ac8 <_ZN9LineTrace11isCrossLineEv>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d011      	beq.n	80030e8 <_ZN9LineTrace4flipEv+0x78>
			led_.LR(1, -1);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	330c      	adds	r3, #12
 80030c8:	f04f 32ff 	mov.w	r2, #4294967295
 80030cc:	2101      	movs	r1, #1
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7fe ffc0 	bl	8002054 <_ZN3LED2LREaa>
			side_sensor_->enableIgnore();
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	4618      	mov	r0, r3
 80030da:	f001 f907 	bl	80042ec <_ZN10SideSensor12enableIgnoreEv>
			encoder_->clearCrossLineIgnoreDistance();
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	695b      	ldr	r3, [r3, #20]
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7fe f9fc 	bl	80014e0 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
		}
		else{
		}
		if(side_sensor_->getIgnoreFlag() == true && encoder_->getCrossLineIgnoreDistance() >= 200){
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	691b      	ldr	r3, [r3, #16]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f001 f917 	bl	8004320 <_ZN10SideSensor13getIgnoreFlagEv>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d00f      	beq.n	8003118 <_ZN9LineTrace4flipEv+0xa8>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7fe f9e0 	bl	80014c2 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>
 8003102:	eeb0 7a40 	vmov.f32	s14, s0
 8003106:	eddf 7a17 	vldr	s15, [pc, #92]	; 8003164 <_ZN9LineTrace4flipEv+0xf4>
 800310a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800310e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003112:	db01      	blt.n	8003118 <_ZN9LineTrace4flipEv+0xa8>
 8003114:	2301      	movs	r3, #1
 8003116:	e000      	b.n	800311a <_ZN9LineTrace4flipEv+0xaa>
 8003118:	2300      	movs	r3, #0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00c      	beq.n	8003138 <_ZN9LineTrace4flipEv+0xc8>
			side_sensor_->disableIgnore();
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	691b      	ldr	r3, [r3, #16]
 8003122:	4618      	mov	r0, r3
 8003124:	f001 f8ef 	bl	8004306 <_ZN10SideSensor13disableIgnoreEv>
			led_.LR(0, -1);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	330c      	adds	r3, #12
 800312c:	f04f 32ff 	mov.w	r2, #4294967295
 8003130:	2100      	movs	r1, #0
 8003132:	4618      	mov	r0, r3
 8003134:	f7fe ff8e 	bl	8002054 <_ZN3LED2LREaa>
		}

		// ----- emergency stop processing------//
		if(line_sensor_->emergencyStop() == true){
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	4618      	mov	r0, r3
 800313e:	f7ff fa89 	bl	8002654 <_ZN10LineSensor13emergencyStopEv>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d008      	beq.n	800315a <_ZN9LineTrace4flipEv+0xea>
			velocity_ctrl_->setTranslationVelocityOnly(0, 0);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	eddf 0a06 	vldr	s1, [pc, #24]	; 8003168 <_ZN9LineTrace4flipEv+0xf8>
 8003150:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8003168 <_ZN9LineTrace4flipEv+0xf8>
 8003154:	4618      	mov	r0, r3
 8003156:	f001 fb33 	bl	80047c0 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>
		}
		else{
			//led_.LR(0, -1);
		}
	}
}
 800315a:	bf00      	nop
 800315c:	3708      	adds	r7, #8
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	43480000 	.word	0x43480000
 8003168:	00000000 	.word	0x00000000

0800316c <_ZN9LineTrace5startEv>:
		odometry_->clearPotition();
	}
}

void LineTrace::start()
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	i_reset_flag_ = true;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	velocity_ctrl_->start();
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	4618      	mov	r0, r3
 800318a:	f001 fb72 	bl	8004872 <_ZN12VelocityCtrl5startEv>
	side_sensor_->resetWhiteLineCnt();
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	4618      	mov	r0, r3
 8003194:	f001 f89a 	bl	80042cc <_ZN10SideSensor17resetWhiteLineCntEv>
}
 8003198:	bf00      	nop
 800319a:	3708      	adds	r7, #8
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	velocity_ctrl_->stop();
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	4618      	mov	r0, r3
 80031b6:	f001 fb6f 	bl	8004898 <_ZN12VelocityCtrl4stopEv>

	led_.LR(-1, 1);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	330c      	adds	r3, #12
 80031be:	2201      	movs	r2, #1
 80031c0:	f04f 31ff 	mov.w	r1, #4294967295
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7fe ff45 	bl	8002054 <_ZN3LED2LREaa>
	if(mode_selector_ == FIRST_RUNNING){ //First running
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80031d0:	330c      	adds	r3, #12
 80031d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d107      	bne.n	80031ea <_ZN9LineTrace4stopEv+0x4a>
		logger_->saveDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	69d8      	ldr	r0, [r3, #28]
 80031de:	4b13      	ldr	r3, [pc, #76]	; (800322c <_ZN9LineTrace4stopEv+0x8c>)
 80031e0:	4a13      	ldr	r2, [pc, #76]	; (8003230 <_ZN9LineTrace4stopEv+0x90>)
 80031e2:	4914      	ldr	r1, [pc, #80]	; (8003234 <_ZN9LineTrace4stopEv+0x94>)
 80031e4:	f000 fab0 	bl	8003748 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
 80031e8:	e00e      	b.n	8003208 <_ZN9LineTrace4stopEv+0x68>
	}
	else if(mode_selector_ == SECOND_RUNNING){//Secondary run
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80031f0:	330c      	adds	r3, #12
 80031f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d106      	bne.n	8003208 <_ZN9LineTrace4stopEv+0x68>
		logger_->saveDistanceAndTheta("COURSLOG", "DISTANC2.TXT", "THETA2.TXT");
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	69d8      	ldr	r0, [r3, #28]
 80031fe:	4b0e      	ldr	r3, [pc, #56]	; (8003238 <_ZN9LineTrace4stopEv+0x98>)
 8003200:	4a0e      	ldr	r2, [pc, #56]	; (800323c <_ZN9LineTrace4stopEv+0x9c>)
 8003202:	490c      	ldr	r1, [pc, #48]	; (8003234 <_ZN9LineTrace4stopEv+0x94>)
 8003204:	f000 faa0 	bl	8003748 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
	}
	led_.LR(-1, 0);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	330c      	adds	r3, #12
 800320c:	2200      	movs	r2, #0
 800320e:	f04f 31ff 	mov.w	r1, #4294967295
 8003212:	4618      	mov	r0, r3
 8003214:	f7fe ff1e 	bl	8002054 <_ZN3LED2LREaa>

	logger_->resetLogs();
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	69db      	ldr	r3, [r3, #28]
 800321c:	4618      	mov	r0, r3
 800321e:	f000 fad4 	bl	80037ca <_ZN6Logger9resetLogsEv>
}
 8003222:	bf00      	nop
 8003224:	3708      	adds	r7, #8
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	080177d4 	.word	0x080177d4
 8003230:	080177e0 	.word	0x080177e0
 8003234:	080177f0 	.word	0x080177f0
 8003238:	08017850 	.word	0x08017850
 800323c:	0801785c 	.word	0x0801785c

08003240 <_ZN9LineTrace7runningEv>:

void LineTrace::running()
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
	uint16_t stage = 0;
 8003248:	2300      	movs	r3, #0
 800324a:	81fb      	strh	r3, [r7, #14]
	bool goal_flag = false;
 800324c:	2300      	movs	r3, #0
 800324e:	737b      	strb	r3, [r7, #13]
	start();
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	f7ff ff8b 	bl	800316c <_ZN9LineTrace5startEv>

	while(goal_flag == false){
 8003256:	7b7b      	ldrb	r3, [r7, #13]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d156      	bne.n	800330a <_ZN9LineTrace7runningEv+0xca>
		switch(stage){
 800325c:	89fb      	ldrh	r3, [r7, #14]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d002      	beq.n	8003268 <_ZN9LineTrace7runningEv+0x28>
 8003262:	2b0a      	cmp	r3, #10
 8003264:	d02b      	beq.n	80032be <_ZN9LineTrace7runningEv+0x7e>
 8003266:	e04f      	b.n	8003308 <_ZN9LineTrace7runningEv+0xc8>
		case 0:
			if(side_sensor_->getWhiteLineCntR() == 1){
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	691b      	ldr	r3, [r3, #16]
 800326c:	4618      	mov	r0, r3
 800326e:	f001 f821 	bl	80042b4 <_ZN10SideSensor16getWhiteLineCntREv>
 8003272:	4603      	mov	r3, r0
 8003274:	2b01      	cmp	r3, #1
 8003276:	bf0c      	ite	eq
 8003278:	2301      	moveq	r3, #1
 800327a:	2300      	movne	r3, #0
 800327c:	b2db      	uxtb	r3, r3
 800327e:	2b00      	cmp	r3, #0
 8003280:	d03f      	beq.n	8003302 <_ZN9LineTrace7runningEv+0xc2>
				loggerStart();
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f7ff fbf8 	bl	8002a78 <_ZN9LineTrace11loggerStartEv>
				if(mode_selector_ != FIRST_RUNNING){ // Other than first running
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800328e:	330c      	adds	r3, #12
 8003290:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d002      	beq.n	800329e <_ZN9LineTrace7runningEv+0x5e>
					startVelocityPlay();
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	f000 f875 	bl	8003388 <_ZN9LineTrace17startVelocityPlayEv>
				}

				encoder_->clearCrossLineIgnoreDistance();
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7fe f91c 	bl	80014e0 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
				led_.LR(1, -1);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	330c      	adds	r3, #12
 80032ac:	f04f 32ff 	mov.w	r2, #4294967295
 80032b0:	2101      	movs	r1, #1
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7fe fece 	bl	8002054 <_ZN3LED2LREaa>
				stage = 10;
 80032b8:	230a      	movs	r3, #10
 80032ba:	81fb      	strh	r3, [r7, #14]
			}

			break;
 80032bc:	e021      	b.n	8003302 <_ZN9LineTrace7runningEv+0xc2>

		case 10:
			if(side_sensor_->getWhiteLineCntR() == 2){
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	4618      	mov	r0, r3
 80032c4:	f000 fff6 	bl	80042b4 <_ZN10SideSensor16getWhiteLineCntREv>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	bf0c      	ite	eq
 80032ce:	2301      	moveq	r3, #1
 80032d0:	2300      	movne	r3, #0
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d016      	beq.n	8003306 <_ZN9LineTrace7runningEv+0xc6>
				loggerStop();
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f7ff fbe3 	bl	8002aa4 <_ZN9LineTrace10loggerStopEv>
				stopVelocityPlay();
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 f865 	bl	80033ae <_ZN9LineTrace16stopVelocityPlayEv>
				HAL_Delay(100); //Run through after the goal
 80032e4:	2064      	movs	r0, #100	; 0x64
 80032e6:	f004 fad1 	bl	800788c <HAL_Delay>

				setTargetVelocity(0);
 80032ea:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8003318 <_ZN9LineTrace7runningEv+0xd8>
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7ff fe63 	bl	8002fba <_ZN9LineTrace17setTargetVelocityEf>
				HAL_Delay(500); //Stop for a while on the spot
 80032f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80032f8:	f004 fac8 	bl	800788c <HAL_Delay>

				goal_flag = true;
 80032fc:	2301      	movs	r3, #1
 80032fe:	737b      	strb	r3, [r7, #13]

			}

			break;
 8003300:	e001      	b.n	8003306 <_ZN9LineTrace7runningEv+0xc6>
			break;
 8003302:	bf00      	nop
 8003304:	e7a7      	b.n	8003256 <_ZN9LineTrace7runningEv+0x16>
			break;
 8003306:	bf00      	nop
	while(goal_flag == false){
 8003308:	e7a5      	b.n	8003256 <_ZN9LineTrace7runningEv+0x16>
		}
	}

	stop();
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f7ff ff48 	bl	80031a0 <_ZN9LineTrace4stopEv>
}
 8003310:	bf00      	nop
 8003312:	3710      	adds	r7, #16
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	00000000 	.word	0x00000000

0800331c <_ZN9LineTrace9storeLogsEv>:

void LineTrace::storeLogs()
{
 800331c:	b590      	push	{r4, r7, lr}
 800331e:	ed2d 8b02 	vpush	{d8}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
	if(logging_flag_ == true){
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800332e:	2b00      	cmp	r3, #0
 8003330:	d021      	beq.n	8003376 <_ZN9LineTrace9storeLogsEv+0x5a>
		logger_->storeDistanceAndTheta(encoder_->getDistance10mm(), odometry_->getTheta());
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	69dc      	ldr	r4, [r3, #28]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	695b      	ldr	r3, [r3, #20]
 800333a:	4618      	mov	r0, r3
 800333c:	f7fe f887 	bl	800144e <_ZN7Encoder15getDistance10mmEv>
 8003340:	eeb0 8a40 	vmov.f32	s16, s0
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	4618      	mov	r0, r3
 800334a:	f000 fd14 	bl	8003d76 <_ZN8Odometry8getThetaEv>
 800334e:	ec53 2b10 	vmov	r2, r3, d0
 8003352:	4610      	mov	r0, r2
 8003354:	4619      	mov	r1, r3
 8003356:	f7fd fc5f 	bl	8000c18 <__aeabi_d2f>
 800335a:	4603      	mov	r3, r0
 800335c:	ee00 3a90 	vmov	s1, r3
 8003360:	eeb0 0a48 	vmov.f32	s0, s16
 8003364:	4620      	mov	r0, r4
 8003366:	f000 f962 	bl	800362e <_ZN6Logger21storeDistanceAndThetaEff>

		mon_store_cnt++;
 800336a:	4b06      	ldr	r3, [pc, #24]	; (8003384 <_ZN9LineTrace9storeLogsEv+0x68>)
 800336c:	881b      	ldrh	r3, [r3, #0]
 800336e:	3301      	adds	r3, #1
 8003370:	b29a      	uxth	r2, r3
 8003372:	4b04      	ldr	r3, [pc, #16]	; (8003384 <_ZN9LineTrace9storeLogsEv+0x68>)
 8003374:	801a      	strh	r2, [r3, #0]
	}
}
 8003376:	bf00      	nop
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	ecbd 8b02 	vpop	{d8}
 8003380:	bd90      	pop	{r4, r7, pc}
 8003382:	bf00      	nop
 8003384:	20000264 	.word	0x20000264

08003388 <_ZN9LineTrace17startVelocityPlayEv>:

void LineTrace::startVelocityPlay()
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalDistance();
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	4618      	mov	r0, r3
 8003396:	f7fe f886 	bl	80014a6 <_ZN7Encoder18clearTotalDistanceEv>
	velocity_play_flag_ = true;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80033a0:	3308      	adds	r3, #8
 80033a2:	2201      	movs	r2, #1
 80033a4:	701a      	strb	r2, [r3, #0]
}
 80033a6:	bf00      	nop
 80033a8:	3708      	adds	r7, #8
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}

080033ae <_ZN9LineTrace16stopVelocityPlayEv>:

void LineTrace::stopVelocityPlay()
{
 80033ae:	b480      	push	{r7}
 80033b0:	b083      	sub	sp, #12
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
	velocity_play_flag_ = false;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80033bc:	3308      	adds	r3, #8
 80033be:	2200      	movs	r2, #0
 80033c0:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80033c8:	330a      	adds	r3, #10
 80033ca:	2200      	movs	r2, #0
 80033cc:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f503 43bc 	add.w	r3, r3, #24064	; 0x5e00
 80033d4:	3344      	adds	r3, #68	; 0x44
 80033d6:	f04f 0200 	mov.w	r2, #0
 80033da:	601a      	str	r2, [r3, #0]
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <_ZN9LineTrace7setModeEs>:

void LineTrace::setMode(int16_t mode)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	460b      	mov	r3, r1
 80033f2:	807b      	strh	r3, [r7, #2]
	mode_selector_ = mode;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80033fa:	330c      	adds	r3, #12
 80033fc:	887a      	ldrh	r2, [r7, #2]
 80033fe:	801a      	strh	r2, [r3, #0]
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <_ZN9LineTrace16isTargetDistanceEf>:

bool LineTrace::isTargetDistance(float target_distance)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	ed87 0a00 	vstr	s0, [r7]
	bool ret = false;
 8003418:	2300      	movs	r3, #0
 800341a:	73fb      	strb	r3, [r7, #15]
	if(encoder_->getDistance10mm() >= target_distance){
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	695b      	ldr	r3, [r3, #20]
 8003420:	4618      	mov	r0, r3
 8003422:	f7fe f814 	bl	800144e <_ZN7Encoder15getDistance10mmEv>
 8003426:	eeb0 7a40 	vmov.f32	s14, s0
 800342a:	edd7 7a00 	vldr	s15, [r7]
 800342e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003436:	bf94      	ite	ls
 8003438:	2301      	movls	r3, #1
 800343a:	2300      	movhi	r3, #0
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <_ZN9LineTrace16isTargetDistanceEf+0x3a>
		ret = true;
 8003442:	2301      	movs	r3, #1
 8003444:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 8003446:	7bfb      	ldrb	r3, [r7, #15]
}
 8003448:	4618      	mov	r0, r3
 800344a:	3710      	adds	r7, #16
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <_ZN6LoggerC1Ev>:
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"
#include "AQM0802.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_dis_(0){}
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800345e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8003462:	2200      	movs	r2, #0
 8003464:	701a      	strb	r2, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800346c:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003470:	2200      	movs	r2, #0
 8003472:	801a      	strh	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800347a:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800347e:	2200      	movs	r2, #0
 8003480:	801a      	strh	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003488:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 800348c:	2200      	movs	r2, #0
 800348e:	801a      	strh	r2, [r3, #0]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4618      	mov	r0, r3
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
	...

080034a0 <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
	bool ret = false;
 80034a8:	2300      	movs	r3, #0
 80034aa:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 80034ac:	f7fe f98c 	bl	80017c8 <sd_mount>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	bf0c      	ite	eq
 80034b6:	2301      	moveq	r3, #1
 80034b8:	2300      	movne	r3, #0
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d016      	beq.n	80034ee <_ZN6Logger10sdCardInitEv+0x4e>
	  //printf("mount success\r\n");

	  lcd_clear();
 80034c0:	f7fd fdee 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 80034c4:	2100      	movs	r1, #0
 80034c6:	2000      	movs	r0, #0
 80034c8:	f7fd fdfa 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 80034cc:	4815      	ldr	r0, [pc, #84]	; (8003524 <_ZN6Logger10sdCardInitEv+0x84>)
 80034ce:	f7fd fe21 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 80034d2:	2101      	movs	r1, #1
 80034d4:	2000      	movs	r0, #0
 80034d6:	f7fd fdf3 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 80034da:	4813      	ldr	r0, [pc, #76]	; (8003528 <_ZN6Logger10sdCardInitEv+0x88>)
 80034dc:	f7fd fe1a 	bl	8001114 <lcd_printf>
	  HAL_Delay(500);
 80034e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80034e4:	f004 f9d2 	bl	800788c <HAL_Delay>

	  ret = true;
 80034e8:	2301      	movs	r3, #1
 80034ea:	73fb      	strb	r3, [r7, #15]
 80034ec:	e015      	b.n	800351a <_ZN6Logger10sdCardInitEv+0x7a>
	}
	else{
	  //printf("mount error\r\n");

	  lcd_clear();
 80034ee:	f7fd fdd7 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 80034f2:	2100      	movs	r1, #0
 80034f4:	2000      	movs	r0, #0
 80034f6:	f7fd fde3 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 80034fa:	480a      	ldr	r0, [pc, #40]	; (8003524 <_ZN6Logger10sdCardInitEv+0x84>)
 80034fc:	f7fd fe0a 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 8003500:	2101      	movs	r1, #1
 8003502:	2000      	movs	r0, #0
 8003504:	f7fd fddc 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 8003508:	4808      	ldr	r0, [pc, #32]	; (800352c <_ZN6Logger10sdCardInitEv+0x8c>)
 800350a:	f7fd fe03 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 800350e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003512:	f004 f9bb 	bl	800788c <HAL_Delay>

	  ret = false;
 8003516:	2300      	movs	r3, #0
 8003518:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 800351a:	7bfb      	ldrb	r3, [r7, #15]
}
 800351c:	4618      	mov	r0, r3
 800351e:	3710      	adds	r7, #16
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	0801786c 	.word	0x0801786c
 8003528:	08017878 	.word	0x08017878
 800352c:	08017880 	.word	0x08017880

08003530 <_ZN6Logger8storeLogEf>:

	}

}
void Logger::storeLog(float data)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003542:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d029      	beq.n	80035a0 <_ZN6Logger8storeLogEf+0x70>
		store_data_float_[log_index_tim_] = data;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003552:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003556:	881b      	ldrh	r3, [r3, #0]
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4413      	add	r3, r2
 800355e:	683a      	ldr	r2, [r7, #0]
 8003560:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003568:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 800356c:	881b      	ldrh	r3, [r3, #0]
 800356e:	3301      	adds	r3, #1
 8003570:	b29a      	uxth	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003578:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 800357c:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003584:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003588:	881b      	ldrh	r3, [r3, #0]
 800358a:	f241 3287 	movw	r2, #4999	; 0x1387
 800358e:	4293      	cmp	r3, r2
 8003590:	d906      	bls.n	80035a0 <_ZN6Logger8storeLogEf+0x70>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003598:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 800359c:	2200      	movs	r2, #0
 800359e:	801a      	strh	r2, [r3, #0]
	}
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <_ZN6Logger9storeLog2Ef>:
void Logger::storeLog2(float data)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80035be:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d02c      	beq.n	8003622 <_ZN6Logger9storeLog2Ef+0x76>
		store_data_float2_[log_index_tim2_] = data;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80035ce:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80035d2:	881b      	ldrh	r3, [r3, #0]
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80035da:	3308      	adds	r3, #8
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	4413      	add	r3, r2
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	601a      	str	r2, [r3, #0]

		log_index_tim2_++;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80035ea:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80035ee:	881b      	ldrh	r3, [r3, #0]
 80035f0:	3301      	adds	r3, #1
 80035f2:	b29a      	uxth	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80035fa:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80035fe:	801a      	strh	r2, [r3, #0]

		if(log_index_tim2_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_ = 0;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003606:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800360a:	881b      	ldrh	r3, [r3, #0]
 800360c:	f241 3287 	movw	r2, #4999	; 0x1387
 8003610:	4293      	cmp	r3, r2
 8003612:	d906      	bls.n	8003622 <_ZN6Logger9storeLog2Ef+0x76>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800361a:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800361e:	2200      	movs	r2, #0
 8003620:	801a      	strh	r2, [r3, #0]
	}
}
 8003622:	bf00      	nop
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr

0800362e <_ZN6Logger21storeDistanceAndThetaEff>:
{

}

void Logger::storeDistanceAndTheta(float distance, float theta)
{
 800362e:	b480      	push	{r7}
 8003630:	b085      	sub	sp, #20
 8003632:	af00      	add	r7, sp, #0
 8003634:	60f8      	str	r0, [r7, #12]
 8003636:	ed87 0a02 	vstr	s0, [r7, #8]
 800363a:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance_[log_index_dis_] = distance;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003644:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003648:	881b      	ldrh	r3, [r3, #0]
 800364a:	68fa      	ldr	r2, [r7, #12]
 800364c:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8003650:	3310      	adds	r3, #16
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	68ba      	ldr	r2, [r7, #8]
 8003658:	601a      	str	r2, [r3, #0]
		store_theta_[log_index_dis_] = theta;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003660:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003664:	881b      	ldrh	r3, [r3, #0]
 8003666:	68fa      	ldr	r2, [r7, #12]
 8003668:	f503 537a 	add.w	r3, r3, #16000	; 0x3e80
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	4413      	add	r3, r2
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800367a:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 800367e:	881b      	ldrh	r3, [r3, #0]
 8003680:	3301      	adds	r3, #1
 8003682:	b29a      	uxth	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800368a:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 800368e:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003696:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 800369a:	881b      	ldrh	r3, [r3, #0]
 800369c:	f241 726f 	movw	r2, #5999	; 0x176f
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d906      	bls.n	80036b2 <_ZN6Logger21storeDistanceAndThetaEff+0x84>
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80036aa:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 80036ae:	2200      	movs	r2, #0
 80036b0:	801a      	strh	r2, [r3, #0]
	//}
}
 80036b2:	bf00      	nop
 80036b4:	3714      	adds	r7, #20
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr

080036be <_ZN6Logger23getDistanceArrayPointerEv>:

const float *Logger::getDistanceArrayPointer()
{
 80036be:	b480      	push	{r7}
 80036c0:	b083      	sub	sp, #12
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
	return store_distance_;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 80036cc:	3340      	adds	r3, #64	; 0x40
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	370c      	adds	r7, #12
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr

080036da <_ZN6Logger20getThetaArrayPointerEv>:

const float *Logger::getThetaArrayPointer()
{
 80036da:	b480      	push	{r7}
 80036dc:	b083      	sub	sp, #12
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
	return store_theta_;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af02      	add	r7, sp, #8
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8003700:	68fa      	ldr	r2, [r7, #12]
 8003702:	2300      	movs	r3, #0
 8003704:	9300      	str	r3, [sp, #0]
 8003706:	4613      	mov	r3, r2
 8003708:	f241 3288 	movw	r2, #5000	; 0x1388
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	68b8      	ldr	r0, [r7, #8]
 8003710:	f7fd ff68 	bl	80015e4 <sd_write_array_float>
}
 8003714:	bf00      	nop
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <_ZN6Logger9saveLogs2EPKcS1_>:
void Logger::saveLogs2(const char *folder_name, const char *file_name)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b086      	sub	sp, #24
 8003720:	af02      	add	r7, sp, #8
 8003722:	60f8      	str	r0, [r7, #12]
 8003724:	60b9      	str	r1, [r7, #8]
 8003726:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800372e:	3320      	adds	r3, #32
 8003730:	2200      	movs	r2, #0
 8003732:	9200      	str	r2, [sp, #0]
 8003734:	f241 3288 	movw	r2, #5000	; 0x1388
 8003738:	6879      	ldr	r1, [r7, #4]
 800373a:	68b8      	ldr	r0, [r7, #8]
 800373c:	f7fd ff52 	bl	80015e4 <sd_write_array_float>
}
 8003740:	bf00      	nop
 8003742:	3710      	adds	r7, #16
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:

void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af02      	add	r7, sp, #8
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
 8003754:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 800375c:	3340      	adds	r3, #64	; 0x40
 800375e:	2200      	movs	r2, #0
 8003760:	9200      	str	r2, [sp, #0]
 8003762:	f241 7270 	movw	r2, #6000	; 0x1770
 8003766:	6879      	ldr	r1, [r7, #4]
 8003768:	68b8      	ldr	r0, [r7, #8]
 800376a:	f7fd ff3b 	bl	80015e4 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f503 427a 	add.w	r2, r3, #64000	; 0xfa00
 8003774:	2300      	movs	r3, #0
 8003776:	9300      	str	r3, [sp, #0]
 8003778:	4613      	mov	r3, r2
 800377a:	f241 7270 	movw	r2, #6000	; 0x1770
 800377e:	6839      	ldr	r1, [r7, #0]
 8003780:	68b8      	ldr	r0, [r7, #8]
 8003782:	f7fd ff2f 	bl	80015e4 <sd_write_array_float>
}
 8003786:	bf00      	nop
 8003788:	3710      	adds	r7, #16
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}

0800378e <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>:

void Logger::importDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 800378e:	b580      	push	{r7, lr}
 8003790:	b084      	sub	sp, #16
 8003792:	af00      	add	r7, sp, #0
 8003794:	60f8      	str	r0, [r7, #12]
 8003796:	60b9      	str	r1, [r7, #8]
 8003798:	607a      	str	r2, [r7, #4]
 800379a:	603b      	str	r3, [r7, #0]
	sd_read_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_); //read
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 80037a2:	3340      	adds	r3, #64	; 0x40
 80037a4:	f241 7270 	movw	r2, #6000	; 0x1770
 80037a8:	6879      	ldr	r1, [r7, #4]
 80037aa:	68b8      	ldr	r0, [r7, #8]
 80037ac:	f7fd ff80 	bl	80016b0 <sd_read_array_float>
	sd_read_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_); //read
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
 80037b6:	f241 7270 	movw	r2, #6000	; 0x1770
 80037ba:	6839      	ldr	r1, [r7, #0]
 80037bc:	68b8      	ldr	r0, [r7, #8]
 80037be:	f7fd ff77 	bl	80016b0 <sd_read_array_float>
}
 80037c2:	bf00      	nop
 80037c4:	3710      	adds	r7, #16
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}

080037ca <_ZN6Logger9resetLogsEv>:
	user_fclose();
}
*/

void Logger::resetLogs()
{
 80037ca:	b480      	push	{r7}
 80037cc:	b093      	sub	sp, #76	; 0x4c
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
	for(auto &log : store_data_float_){
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	637b      	str	r3, [r7, #52]	; 0x34
 80037d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037d8:	647b      	str	r3, [r7, #68]	; 0x44
 80037da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037dc:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 80037e0:	3320      	adds	r3, #32
 80037e2:	633b      	str	r3, [r7, #48]	; 0x30
 80037e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80037e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d009      	beq.n	8003800 <_ZN6Logger9resetLogsEv+0x36>
 80037ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037ee:	62fb      	str	r3, [r7, #44]	; 0x2c
		log = 0;
 80037f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037f2:	f04f 0200 	mov.w	r2, #0
 80037f6:	601a      	str	r2, [r3, #0]
	for(auto &log : store_data_float_){
 80037f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037fa:	3304      	adds	r3, #4
 80037fc:	647b      	str	r3, [r7, #68]	; 0x44
 80037fe:	e7f1      	b.n	80037e4 <_ZN6Logger9resetLogsEv+0x1a>
	}
	for(auto &log : store_data_float2_){
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 8003806:	3320      	adds	r3, #32
 8003808:	62bb      	str	r3, [r7, #40]	; 0x28
 800380a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800380c:	643b      	str	r3, [r7, #64]	; 0x40
 800380e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003810:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 8003814:	3320      	adds	r3, #32
 8003816:	627b      	str	r3, [r7, #36]	; 0x24
 8003818:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800381a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381c:	429a      	cmp	r2, r3
 800381e:	d009      	beq.n	8003834 <_ZN6Logger9resetLogsEv+0x6a>
 8003820:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003822:	623b      	str	r3, [r7, #32]
		log = 0;
 8003824:	6a3b      	ldr	r3, [r7, #32]
 8003826:	f04f 0200 	mov.w	r2, #0
 800382a:	601a      	str	r2, [r3, #0]
	for(auto &log : store_data_float2_){
 800382c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800382e:	3304      	adds	r3, #4
 8003830:	643b      	str	r3, [r7, #64]	; 0x40
 8003832:	e7f1      	b.n	8003818 <_ZN6Logger9resetLogsEv+0x4e>
	/*
	for(auto &log : store_data_uint16_){
		log = 0;
	}
	*/
	for(auto &log : store_distance_){
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 800383a:	3340      	adds	r3, #64	; 0x40
 800383c:	61fb      	str	r3, [r7, #28]
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003848:	3340      	adds	r3, #64	; 0x40
 800384a:	61bb      	str	r3, [r7, #24]
 800384c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	429a      	cmp	r2, r3
 8003852:	d009      	beq.n	8003868 <_ZN6Logger9resetLogsEv+0x9e>
 8003854:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003856:	617b      	str	r3, [r7, #20]
		log = 0;
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	f04f 0200 	mov.w	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
	for(auto &log : store_distance_){
 8003860:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003862:	3304      	adds	r3, #4
 8003864:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003866:	e7f1      	b.n	800384c <_ZN6Logger9resetLogsEv+0x82>
	}
	for(auto &log : store_theta_){
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
 800386e:	613b      	str	r3, [r7, #16]
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	63bb      	str	r3, [r7, #56]	; 0x38
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 800387a:	3340      	adds	r3, #64	; 0x40
 800387c:	60fb      	str	r3, [r7, #12]
 800387e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	429a      	cmp	r2, r3
 8003884:	d009      	beq.n	800389a <_ZN6Logger9resetLogsEv+0xd0>
 8003886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003888:	60bb      	str	r3, [r7, #8]
		log = 0;
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	f04f 0200 	mov.w	r2, #0
 8003890:	601a      	str	r2, [r3, #0]
	for(auto &log : store_theta_){
 8003892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003894:	3304      	adds	r3, #4
 8003896:	63bb      	str	r3, [r7, #56]	; 0x38
 8003898:	e7f1      	b.n	800387e <_ZN6Logger9resetLogsEv+0xb4>
	}

	log_index_tim_ = 0;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80038a0:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 80038a4:	2200      	movs	r2, #0
 80038a6:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80038ae:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 80038b2:	2200      	movs	r2, #0
 80038b4:	801a      	strh	r2, [r3, #0]
}
 80038b6:	bf00      	nop
 80038b8:	374c      	adds	r7, #76	; 0x4c
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr

080038c2 <_ZN6Logger5startEv>:

void Logger::start()
{
 80038c2:	b480      	push	{r7}
 80038c4:	b083      	sub	sp, #12
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80038d0:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80038d4:	2201      	movs	r2, #1
 80038d6:	701a      	strb	r2, [r3, #0]
}
 80038d8:	bf00      	nop
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <_ZN6Logger4stopEv>:

void Logger::stop()
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80038f2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80038f6:	2200      	movs	r2, #0
 80038f8:	701a      	strb	r2, [r3, #0]
}
 80038fa:	bf00      	nop
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr

08003906 <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8003906:	b480      	push	{r7}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	801a      	strh	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	805a      	strh	r2, [r3, #2]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4618      	mov	r0, r3
 800391e:	370c      	adds	r7, #12
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr

08003928 <_ZN5Motor4initEv>:

void Motor::init()
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8003930:	2108      	movs	r1, #8
 8003932:	4805      	ldr	r0, [pc, #20]	; (8003948 <_ZN5Motor4initEv+0x20>)
 8003934:	f009 f95a 	bl	800cbec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8003938:	210c      	movs	r1, #12
 800393a:	4803      	ldr	r0, [pc, #12]	; (8003948 <_ZN5Motor4initEv+0x20>)
 800393c:	f009 f956 	bl	800cbec <HAL_TIM_PWM_Start>

}
 8003940:	bf00      	nop
 8003942:	3708      	adds	r7, #8
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	2003b81c 	.word	0x2003b81c

0800394c <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f9b3 3000 	ldrsh.w	r3, [r3]
 800395a:	2b00      	cmp	r3, #0
 800395c:	da0d      	bge.n	800397a <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 800395e:	2200      	movs	r2, #0
 8003960:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003964:	481f      	ldr	r0, [pc, #124]	; (80039e4 <_ZN5Motor9motorCtrlEv+0x98>)
 8003966:	f005 fa27 	bl	8008db8 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003970:	b29b      	uxth	r3, r3
 8003972:	425b      	negs	r3, r3
 8003974:	b29b      	uxth	r3, r3
 8003976:	81fb      	strh	r3, [r7, #14]
 8003978:	e00a      	b.n	8003990 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 800397a:	2201      	movs	r2, #1
 800397c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003980:	4818      	ldr	r0, [pc, #96]	; (80039e4 <_ZN5Motor9motorCtrlEv+0x98>)
 8003982:	f005 fa19 	bl	8008db8 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f9b3 3000 	ldrsh.w	r3, [r3]
 800398c:	b29b      	uxth	r3, r3
 800398e:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003996:	2b00      	cmp	r3, #0
 8003998:	da0d      	bge.n	80039b6 <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 800399a:	2201      	movs	r2, #1
 800399c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80039a0:	4810      	ldr	r0, [pc, #64]	; (80039e4 <_ZN5Motor9motorCtrlEv+0x98>)
 80039a2:	f005 fa09 	bl	8008db8 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	425b      	negs	r3, r3
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	81bb      	strh	r3, [r7, #12]
 80039b4:	e00a      	b.n	80039cc <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 80039b6:	2200      	movs	r2, #0
 80039b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80039bc:	4809      	ldr	r0, [pc, #36]	; (80039e4 <_ZN5Motor9motorCtrlEv+0x98>)
 80039be:	f005 f9fb 	bl	8008db8 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 80039cc:	89fa      	ldrh	r2, [r7, #14]
 80039ce:	4b06      	ldr	r3, [pc, #24]	; (80039e8 <_ZN5Motor9motorCtrlEv+0x9c>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 80039d4:	89ba      	ldrh	r2, [r7, #12]
 80039d6:	4b04      	ldr	r3, [pc, #16]	; (80039e8 <_ZN5Motor9motorCtrlEv+0x9c>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	641a      	str	r2, [r3, #64]	; 0x40
}
 80039dc:	bf00      	nop
 80039de:	3710      	adds	r7, #16
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	40020c00 	.word	0x40020c00
 80039e8:	2003b81c 	.word	0x2003b81c

080039ec <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 80039ec:	b590      	push	{r4, r7, lr}
 80039ee:	b087      	sub	sp, #28
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6178      	str	r0, [r7, #20]
 80039f4:	ed87 0b02 	vstr	d0, [r7, #8]
 80039f8:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 80039fc:	f04f 0200 	mov.w	r2, #0
 8003a00:	4b30      	ldr	r3, [pc, #192]	; (8003ac4 <_ZN5Motor8setRatioEdd+0xd8>)
 8003a02:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003a06:	f7fd f89f 	bl	8000b48 <__aeabi_dcmpgt>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d005      	beq.n	8003a1c <_ZN5Motor8setRatioEdd+0x30>
 8003a10:	f04f 0300 	mov.w	r3, #0
 8003a14:	4c2b      	ldr	r4, [pc, #172]	; (8003ac4 <_ZN5Motor8setRatioEdd+0xd8>)
 8003a16:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8003a1a:	e00e      	b.n	8003a3a <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8003a1c:	f04f 0200 	mov.w	r2, #0
 8003a20:	4b29      	ldr	r3, [pc, #164]	; (8003ac8 <_ZN5Motor8setRatioEdd+0xdc>)
 8003a22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003a26:	f7fd f871 	bl	8000b0c <__aeabi_dcmplt>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d004      	beq.n	8003a3a <_ZN5Motor8setRatioEdd+0x4e>
 8003a30:	f04f 0300 	mov.w	r3, #0
 8003a34:	4c24      	ldr	r4, [pc, #144]	; (8003ac8 <_ZN5Motor8setRatioEdd+0xdc>)
 8003a36:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8003a3a:	f04f 0200 	mov.w	r2, #0
 8003a3e:	4b21      	ldr	r3, [pc, #132]	; (8003ac4 <_ZN5Motor8setRatioEdd+0xd8>)
 8003a40:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003a44:	f7fd f880 	bl	8000b48 <__aeabi_dcmpgt>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d005      	beq.n	8003a5a <_ZN5Motor8setRatioEdd+0x6e>
 8003a4e:	f04f 0300 	mov.w	r3, #0
 8003a52:	4c1c      	ldr	r4, [pc, #112]	; (8003ac4 <_ZN5Motor8setRatioEdd+0xd8>)
 8003a54:	e9c7 3400 	strd	r3, r4, [r7]
 8003a58:	e00e      	b.n	8003a78 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8003a5a:	f04f 0200 	mov.w	r2, #0
 8003a5e:	4b1a      	ldr	r3, [pc, #104]	; (8003ac8 <_ZN5Motor8setRatioEdd+0xdc>)
 8003a60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003a64:	f7fd f852 	bl	8000b0c <__aeabi_dcmplt>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d004      	beq.n	8003a78 <_ZN5Motor8setRatioEdd+0x8c>
 8003a6e:	f04f 0300 	mov.w	r3, #0
 8003a72:	4c15      	ldr	r4, [pc, #84]	; (8003ac8 <_ZN5Motor8setRatioEdd+0xdc>)
 8003a74:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8003a78:	f04f 0200 	mov.w	r2, #0
 8003a7c:	4b13      	ldr	r3, [pc, #76]	; (8003acc <_ZN5Motor8setRatioEdd+0xe0>)
 8003a7e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003a82:	f7fc fdd1 	bl	8000628 <__aeabi_dmul>
 8003a86:	4603      	mov	r3, r0
 8003a88:	460c      	mov	r4, r1
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	4621      	mov	r1, r4
 8003a8e:	f7fd f87b 	bl	8000b88 <__aeabi_d2iz>
 8003a92:	4603      	mov	r3, r0
 8003a94:	b21a      	sxth	r2, r3
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8003a9a:	f04f 0200 	mov.w	r2, #0
 8003a9e:	4b0b      	ldr	r3, [pc, #44]	; (8003acc <_ZN5Motor8setRatioEdd+0xe0>)
 8003aa0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003aa4:	f7fc fdc0 	bl	8000628 <__aeabi_dmul>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	460c      	mov	r4, r1
 8003aac:	4618      	mov	r0, r3
 8003aae:	4621      	mov	r1, r4
 8003ab0:	f7fd f86a 	bl	8000b88 <__aeabi_d2iz>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	b21a      	sxth	r2, r3
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	805a      	strh	r2, [r3, #2]

}
 8003abc:	bf00      	nop
 8003abe:	371c      	adds	r7, #28
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd90      	pop	{r4, r7, pc}
 8003ac4:	3ff00000 	.word	0x3ff00000
 8003ac8:	bff00000 	.word	0xbff00000
 8003acc:	409c2000 	.word	0x409c2000

08003ad0 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_robot_(0), y_robot_(0), theta_(0), x_sens_(0), y_sens_(0)
 8003ad0:	b490      	push	{r4, r7}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
 8003adc:	603b      	str	r3, [r7, #0]
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	f04f 0300 	mov.w	r3, #0
 8003ae4:	f04f 0400 	mov.w	r4, #0
 8003ae8:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8003aec:	68fa      	ldr	r2, [r7, #12]
 8003aee:	f04f 0300 	mov.w	r3, #0
 8003af2:	f04f 0400 	mov.w	r4, #0
 8003af6:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	f04f 0300 	mov.w	r3, #0
 8003b00:	f04f 0400 	mov.w	r4, #0
 8003b04:	e9c2 3408 	strd	r3, r4, [r2, #32]
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	f04f 0300 	mov.w	r3, #0
 8003b0e:	f04f 0400 	mov.w	r4, #0
 8003b12:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	f04f 0300 	mov.w	r3, #0
 8003b1c:	f04f 0400 	mov.w	r4, #0
 8003b20:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
{
	encoder_ = encoder;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	68ba      	ldr	r2, [r7, #8]
 8003b28:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	683a      	ldr	r2, [r7, #0]
 8003b34:	609a      	str	r2, [r3, #8]
}
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3710      	adds	r7, #16
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bc90      	pop	{r4, r7}
 8003b40:	4770      	bx	lr
 8003b42:	0000      	movs	r0, r0
 8003b44:	0000      	movs	r0, r0
	...

08003b48 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8003b48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b4c:	b086      	sub	sp, #24
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7fd fffe 	bl	8001b58 <_ZN3IMU8getOmegaEv>
 8003b5c:	ee10 3a10 	vmov	r3, s0
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7fc fd09 	bl	8000578 <__aeabi_f2d>
 8003b66:	4603      	mov	r3, r0
 8003b68:	460c      	mov	r4, r1
 8003b6a:	e9c7 3404 	strd	r3, r4, [r7, #16]
	float distance = encoder_->getDistance();
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7fd fc5c 	bl	8001430 <_ZN7Encoder11getDistanceEv>
 8003b78:	ed87 0a03 	vstr	s0, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 8003b7c:	a376      	add	r3, pc, #472	; (adr r3, 8003d58 <_ZN8Odometry12calcPotitionEv+0x210>)
 8003b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b82:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003b86:	f7fc fd4f 	bl	8000628 <__aeabi_dmul>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	460c      	mov	r4, r1
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	x_robot_ = x_robot_ + distance * cos(theta_ + delta_theta_ / 2);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f7fc fcec 	bl	8000578 <__aeabi_f2d>
 8003ba0:	4682      	mov	sl, r0
 8003ba2:	468b      	mov	fp, r1
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003bb0:	f04f 0200 	mov.w	r2, #0
 8003bb4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003bb8:	f7fc fe60 	bl	800087c <__aeabi_ddiv>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	460b      	mov	r3, r1
 8003bc0:	4640      	mov	r0, r8
 8003bc2:	4649      	mov	r1, r9
 8003bc4:	f7fc fb7a 	bl	80002bc <__adddf3>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	460b      	mov	r3, r1
 8003bcc:	ec43 2b17 	vmov	d7, r2, r3
 8003bd0:	eeb0 0a47 	vmov.f32	s0, s14
 8003bd4:	eef0 0a67 	vmov.f32	s1, s15
 8003bd8:	f00e fb4e 	bl	8012278 <cos>
 8003bdc:	ec53 2b10 	vmov	r2, r3, d0
 8003be0:	4650      	mov	r0, sl
 8003be2:	4659      	mov	r1, fp
 8003be4:	f7fc fd20 	bl	8000628 <__aeabi_dmul>
 8003be8:	4602      	mov	r2, r0
 8003bea:	460b      	mov	r3, r1
 8003bec:	4620      	mov	r0, r4
 8003bee:	4629      	mov	r1, r5
 8003bf0:	f7fc fb64 	bl	80002bc <__adddf3>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	460c      	mov	r4, r1
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_robot_ = y_robot_ + distance * sin(theta_ + delta_theta_ / 2);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	f7fc fcb7 	bl	8000578 <__aeabi_f2d>
 8003c0a:	4682      	mov	sl, r0
 8003c0c:	468b      	mov	fp, r1
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003c1a:	f04f 0200 	mov.w	r2, #0
 8003c1e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c22:	f7fc fe2b 	bl	800087c <__aeabi_ddiv>
 8003c26:	4602      	mov	r2, r0
 8003c28:	460b      	mov	r3, r1
 8003c2a:	4640      	mov	r0, r8
 8003c2c:	4649      	mov	r1, r9
 8003c2e:	f7fc fb45 	bl	80002bc <__adddf3>
 8003c32:	4602      	mov	r2, r0
 8003c34:	460b      	mov	r3, r1
 8003c36:	ec43 2b17 	vmov	d7, r2, r3
 8003c3a:	eeb0 0a47 	vmov.f32	s0, s14
 8003c3e:	eef0 0a67 	vmov.f32	s1, s15
 8003c42:	f00e fb5d 	bl	8012300 <sin>
 8003c46:	ec53 2b10 	vmov	r2, r3, d0
 8003c4a:	4650      	mov	r0, sl
 8003c4c:	4659      	mov	r1, fp
 8003c4e:	f7fc fceb 	bl	8000628 <__aeabi_dmul>
 8003c52:	4602      	mov	r2, r0
 8003c54:	460b      	mov	r3, r1
 8003c56:	4620      	mov	r0, r4
 8003c58:	4629      	mov	r1, r5
 8003c5a:	f7fc fb2f 	bl	80002bc <__adddf3>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	460c      	mov	r4, r1
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_= theta_ + delta_theta_;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8003c74:	461a      	mov	r2, r3
 8003c76:	4623      	mov	r3, r4
 8003c78:	f7fc fb20 	bl	80002bc <__adddf3>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	460c      	mov	r4, r1
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	e9c2 3408 	strd	r3, r4, [r2, #32]

	x_sens_ = x_robot_ + SENSOR_LENGTH * cos(theta_); //calculate a sensor position from robot's center position
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	ed93 7b08 	vldr	d7, [r3, #32]
 8003c92:	eeb0 0a47 	vmov.f32	s0, s14
 8003c96:	eef0 0a67 	vmov.f32	s1, s15
 8003c9a:	f00e faed 	bl	8012278 <cos>
 8003c9e:	ec51 0b10 	vmov	r0, r1, d0
 8003ca2:	f04f 0200 	mov.w	r2, #0
 8003ca6:	4b28      	ldr	r3, [pc, #160]	; (8003d48 <_ZN8Odometry12calcPotitionEv+0x200>)
 8003ca8:	f7fc fcbe 	bl	8000628 <__aeabi_dmul>
 8003cac:	4602      	mov	r2, r0
 8003cae:	460b      	mov	r3, r1
 8003cb0:	4620      	mov	r0, r4
 8003cb2:	4629      	mov	r1, r5
 8003cb4:	f7fc fb02 	bl	80002bc <__adddf3>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	460c      	mov	r4, r1
 8003cbc:	687a      	ldr	r2, [r7, #4]
 8003cbe:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = y_robot_ + SENSOR_LENGTH * sin(theta_);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	ed93 7b08 	vldr	d7, [r3, #32]
 8003cce:	eeb0 0a47 	vmov.f32	s0, s14
 8003cd2:	eef0 0a67 	vmov.f32	s1, s15
 8003cd6:	f00e fb13 	bl	8012300 <sin>
 8003cda:	ec51 0b10 	vmov	r0, r1, d0
 8003cde:	f04f 0200 	mov.w	r2, #0
 8003ce2:	4b19      	ldr	r3, [pc, #100]	; (8003d48 <_ZN8Odometry12calcPotitionEv+0x200>)
 8003ce4:	f7fc fca0 	bl	8000628 <__aeabi_dmul>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	460b      	mov	r3, r1
 8003cec:	4620      	mov	r0, r4
 8003cee:	4629      	mov	r1, r5
 8003cf0:	f7fc fae4 	bl	80002bc <__adddf3>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	460c      	mov	r4, r1
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

	monitor_x = x_sens_;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 8003d04:	4618      	mov	r0, r3
 8003d06:	4621      	mov	r1, r4
 8003d08:	f7fc ff86 	bl	8000c18 <__aeabi_d2f>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	4b0f      	ldr	r3, [pc, #60]	; (8003d4c <_ZN8Odometry12calcPotitionEv+0x204>)
 8003d10:	601a      	str	r2, [r3, #0]
	monitor_y = y_sens_;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8003d18:	4618      	mov	r0, r3
 8003d1a:	4621      	mov	r1, r4
 8003d1c:	f7fc ff7c 	bl	8000c18 <__aeabi_d2f>
 8003d20:	4602      	mov	r2, r0
 8003d22:	4b0b      	ldr	r3, [pc, #44]	; (8003d50 <_ZN8Odometry12calcPotitionEv+0x208>)
 8003d24:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	4621      	mov	r1, r4
 8003d30:	f7fc ff72 	bl	8000c18 <__aeabi_d2f>
 8003d34:	4602      	mov	r2, r0
 8003d36:	4b07      	ldr	r3, [pc, #28]	; (8003d54 <_ZN8Odometry12calcPotitionEv+0x20c>)
 8003d38:	601a      	str	r2, [r3, #0]
}
 8003d3a:	bf00      	nop
 8003d3c:	3718      	adds	r7, #24
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d44:	f3af 8000 	nop.w
 8003d48:	405b8000 	.word	0x405b8000
 8003d4c:	20000290 	.word	0x20000290
 8003d50:	20000294 	.word	0x20000294
 8003d54:	20000298 	.word	0x20000298
 8003d58:	d2f1a9fc 	.word	0xd2f1a9fc
 8003d5c:	3f50624d 	.word	0x3f50624d

08003d60 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
	calcPotition();
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f7ff feed 	bl	8003b48 <_ZN8Odometry12calcPotitionEv>
}
 8003d6e:	bf00      	nop
 8003d70:	3708      	adds	r7, #8
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <_ZN8Odometry8getThetaEv>:
{
	return y_sens_;
}

double Odometry::getTheta()
{
 8003d76:	b490      	push	{r4, r7}
 8003d78:	b082      	sub	sp, #8
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
	return theta_;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8003d84:	ec44 3b17 	vmov	d7, r3, r4
}
 8003d88:	eeb0 0a47 	vmov.f32	s0, s14
 8003d8c:	eef0 0a67 	vmov.f32	s1, s15
 8003d90:	3708      	adds	r7, #8
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bc90      	pop	{r4, r7}
 8003d96:	4770      	bx	lr

08003d98 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 8003d98:	b490      	push	{r4, r7}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
	x_sens_ = 0;
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	f04f 0300 	mov.w	r3, #0
 8003da6:	f04f 0400 	mov.w	r4, #0
 8003daa:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = 0;
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	f04f 0300 	mov.w	r3, #0
 8003db4:	f04f 0400 	mov.w	r4, #0
 8003db8:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	theta_ = 0;
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	f04f 0300 	mov.w	r3, #0
 8003dc2:	f04f 0400 	mov.w	r4, #0
 8003dc6:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 8003dca:	bf00      	nop
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bc90      	pop	{r4, r7}
 8003dd2:	4770      	bx	lr

08003dd4 <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 8003dd4:	b490      	push	{r4, r7}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	701a      	strb	r2, [r3, #0]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	f04f 0300 	mov.w	r3, #0
 8003de8:	f04f 0400 	mov.w	r4, #0
 8003dec:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	f04f 0300 	mov.w	r3, #0
 8003df6:	f04f 0400 	mov.w	r4, #0
 8003dfa:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	f04f 0300 	mov.w	r3, #0
 8003e04:	f04f 0400 	mov.w	r4, #0
 8003e08:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003e12:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8003e16:	2200      	movs	r2, #0
 8003e18:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 8003e1a:	4a29      	ldr	r2, [pc, #164]	; (8003ec0 <_ZN13PathFollowingC1Ev+0xec>)
 8003e1c:	f04f 0300 	mov.w	r3, #0
 8003e20:	f04f 0400 	mov.w	r4, #0
 8003e24:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 8003e28:	4a25      	ldr	r2, [pc, #148]	; (8003ec0 <_ZN13PathFollowingC1Ev+0xec>)
 8003e2a:	f04f 0300 	mov.w	r3, #0
 8003e2e:	f04f 0400 	mov.w	r4, #0
 8003e32:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8003e36:	4a22      	ldr	r2, [pc, #136]	; (8003ec0 <_ZN13PathFollowingC1Ev+0xec>)
 8003e38:	f04f 0300 	mov.w	r3, #0
 8003e3c:	f04f 0400 	mov.w	r4, #0
 8003e40:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 8003e44:	4a1f      	ldr	r2, [pc, #124]	; (8003ec4 <_ZN13PathFollowingC1Ev+0xf0>)
 8003e46:	f04f 0300 	mov.w	r3, #0
 8003e4a:	f04f 0400 	mov.w	r4, #0
 8003e4e:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 8003e52:	4a1c      	ldr	r2, [pc, #112]	; (8003ec4 <_ZN13PathFollowingC1Ev+0xf0>)
 8003e54:	f04f 0300 	mov.w	r3, #0
 8003e58:	f04f 0400 	mov.w	r4, #0
 8003e5c:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 8003e60:	4a18      	ldr	r2, [pc, #96]	; (8003ec4 <_ZN13PathFollowingC1Ev+0xf0>)
 8003e62:	f04f 0300 	mov.w	r3, #0
 8003e66:	f04f 0400 	mov.w	r4, #0
 8003e6a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 8003e6e:	4a15      	ldr	r2, [pc, #84]	; (8003ec4 <_ZN13PathFollowingC1Ev+0xf0>)
 8003e70:	f04f 0300 	mov.w	r3, #0
 8003e74:	f04f 0400 	mov.w	r4, #0
 8003e78:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 8003e7c:	4a11      	ldr	r2, [pc, #68]	; (8003ec4 <_ZN13PathFollowingC1Ev+0xf0>)
 8003e7e:	f04f 0300 	mov.w	r3, #0
 8003e82:	f04f 0400 	mov.w	r4, #0
 8003e86:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 8003e8a:	4a0e      	ldr	r2, [pc, #56]	; (8003ec4 <_ZN13PathFollowingC1Ev+0xf0>)
 8003e8c:	f04f 0300 	mov.w	r3, #0
 8003e90:	f04f 0400 	mov.w	r4, #0
 8003e94:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 8003e98:	4a0b      	ldr	r2, [pc, #44]	; (8003ec8 <_ZN13PathFollowingC1Ev+0xf4>)
 8003e9a:	f04f 0300 	mov.w	r3, #0
 8003e9e:	f04f 0400 	mov.w	r4, #0
 8003ea2:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 8003ea6:	4a08      	ldr	r2, [pc, #32]	; (8003ec8 <_ZN13PathFollowingC1Ev+0xf4>)
 8003ea8:	f04f 0300 	mov.w	r3, #0
 8003eac:	f04f 0400 	mov.w	r4, #0
 8003eb0:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3708      	adds	r7, #8
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bc90      	pop	{r4, r7}
 8003ebe:	4770      	bx	lr
 8003ec0:	2003bd20 	.word	0x2003bd20
 8003ec4:	2003bcb0 	.word	0x2003bcb0
 8003ec8:	2003bd10 	.word	0x2003bd10

08003ecc <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b088      	sub	sp, #32
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 8003ed4:	f001 fc76 	bl	80057c4 <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 8003ed8:	f107 0318 	add.w	r3, r7, #24
 8003edc:	2201      	movs	r2, #1
 8003ede:	4915      	ldr	r1, [pc, #84]	; (8003f34 <_ZN13PathFollowing4initEv+0x68>)
 8003ee0:	4815      	ldr	r0, [pc, #84]	; (8003f38 <_ZN13PathFollowing4initEv+0x6c>)
 8003ee2:	f7fd fc2b 	bl	800173c <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 8003ee6:	f107 0310 	add.w	r3, r7, #16
 8003eea:	2201      	movs	r2, #1
 8003eec:	4913      	ldr	r1, [pc, #76]	; (8003f3c <_ZN13PathFollowing4initEv+0x70>)
 8003eee:	4812      	ldr	r0, [pc, #72]	; (8003f38 <_ZN13PathFollowing4initEv+0x6c>)
 8003ef0:	f7fd fc24 	bl	800173c <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 8003ef4:	f107 0308 	add.w	r3, r7, #8
 8003ef8:	2201      	movs	r2, #1
 8003efa:	4911      	ldr	r1, [pc, #68]	; (8003f40 <_ZN13PathFollowing4initEv+0x74>)
 8003efc:	480e      	ldr	r0, [pc, #56]	; (8003f38 <_ZN13PathFollowing4initEv+0x6c>)
 8003efe:	f7fd fc1d 	bl	800173c <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 8003f02:	ed97 7b06 	vldr	d7, [r7, #24]
 8003f06:	ed97 6b04 	vldr	d6, [r7, #16]
 8003f0a:	ed97 5b02 	vldr	d5, [r7, #8]
 8003f0e:	eeb0 2a45 	vmov.f32	s4, s10
 8003f12:	eef0 2a65 	vmov.f32	s5, s11
 8003f16:	eeb0 1a46 	vmov.f32	s2, s12
 8003f1a:	eef0 1a66 	vmov.f32	s3, s13
 8003f1e:	eeb0 0a47 	vmov.f32	s0, s14
 8003f22:	eef0 0a67 	vmov.f32	s1, s15
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f000 f80c 	bl	8003f44 <_ZN13PathFollowing7setGainEddd>
}
 8003f2c:	bf00      	nop
 8003f2e:	3720      	adds	r7, #32
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	08017888 	.word	0x08017888
 8003f38:	08017890 	.word	0x08017890
 8003f3c:	08017898 	.word	0x08017898
 8003f40:	080178a0 	.word	0x080178a0

08003f44 <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 8003f44:	b490      	push	{r4, r7}
 8003f46:	b088      	sub	sp, #32
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	61f8      	str	r0, [r7, #28]
 8003f4c:	ed87 0b04 	vstr	d0, [r7, #16]
 8003f50:	ed87 1b02 	vstr	d1, [r7, #8]
 8003f54:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 8003f58:	4a09      	ldr	r2, [pc, #36]	; (8003f80 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003f5a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003f5e:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 8003f62:	4a07      	ldr	r2, [pc, #28]	; (8003f80 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003f64:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003f68:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 8003f6c:	4a04      	ldr	r2, [pc, #16]	; (8003f80 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003f6e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003f72:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 8003f76:	bf00      	nop
 8003f78:	3720      	adds	r7, #32
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bc90      	pop	{r4, r7}
 8003f7e:	4770      	bx	lr
 8003f80:	2003bd20 	.word	0x2003bd20

08003f84 <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 8003f8c:	2088      	movs	r0, #136	; 0x88
 8003f8e:	f7fd ff26 	bl	8001dde <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 8003f92:	2080      	movs	r0, #128	; 0x80
 8003f94:	f7fd ff23 	bl	8001dde <INA260_init>
}
 8003f98:	bf00      	nop
 8003f9a:	3708      	adds	r7, #8
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 8003fa0:	b590      	push	{r4, r7, lr}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 8003fa8:	2188      	movs	r1, #136	; 0x88
 8003faa:	2002      	movs	r0, #2
 8003fac:	f7fd feb4 	bl	8001d18 <INA260_read>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f7fc face 	bl	8000554 <__aeabi_i2d>
 8003fb8:	a30c      	add	r3, pc, #48	; (adr r3, 8003fec <_ZN11PowerSensor12updateValuesEv+0x4c>)
 8003fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fbe:	f7fc fb33 	bl	8000628 <__aeabi_dmul>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	460c      	mov	r4, r1
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	4621      	mov	r1, r4
 8003fca:	f7fc fe25 	bl	8000c18 <__aeabi_d2f>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	4a03      	ldr	r2, [pc, #12]	; (8003fe8 <_ZN11PowerSensor12updateValuesEv+0x48>)
 8003fda:	6013      	str	r3, [r2, #0]
}
 8003fdc:	bf00      	nop
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd90      	pop	{r4, r7, pc}
 8003fe4:	f3af 8000 	nop.w
 8003fe8:	2000029c 	.word	0x2000029c
 8003fec:	47ae147b 	.word	0x47ae147b
 8003ff0:	3f547ae1 	.word	0x3f547ae1

08003ff4 <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	ee07 3a90 	vmov	s15, r3

}
 8004004:	eeb0 0a67 	vmov.f32	s0, s15
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
	...

08004014 <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 800401c:	2300      	movs	r3, #0
 800401e:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8004020:	2102      	movs	r1, #2
 8004022:	4822      	ldr	r0, [pc, #136]	; (80040ac <_ZN12RotarySwitch8getValueEv+0x98>)
 8004024:	f004 feb0 	bl	8008d88 <HAL_GPIO_ReadPin>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	bf0c      	ite	eq
 800402e:	2301      	moveq	r3, #1
 8004030:	2300      	movne	r3, #0
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b00      	cmp	r3, #0
 8004036:	d003      	beq.n	8004040 <_ZN12RotarySwitch8getValueEv+0x2c>
 8004038:	89fb      	ldrh	r3, [r7, #14]
 800403a:	f043 0301 	orr.w	r3, r3, #1
 800403e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 8004040:	2108      	movs	r1, #8
 8004042:	481a      	ldr	r0, [pc, #104]	; (80040ac <_ZN12RotarySwitch8getValueEv+0x98>)
 8004044:	f004 fea0 	bl	8008d88 <HAL_GPIO_ReadPin>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	bf0c      	ite	eq
 800404e:	2301      	moveq	r3, #1
 8004050:	2300      	movne	r3, #0
 8004052:	b2db      	uxtb	r3, r3
 8004054:	2b00      	cmp	r3, #0
 8004056:	d003      	beq.n	8004060 <_ZN12RotarySwitch8getValueEv+0x4c>
 8004058:	89fb      	ldrh	r3, [r7, #14]
 800405a:	f043 0302 	orr.w	r3, r3, #2
 800405e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 8004060:	2110      	movs	r1, #16
 8004062:	4812      	ldr	r0, [pc, #72]	; (80040ac <_ZN12RotarySwitch8getValueEv+0x98>)
 8004064:	f004 fe90 	bl	8008d88 <HAL_GPIO_ReadPin>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	bf0c      	ite	eq
 800406e:	2301      	moveq	r3, #1
 8004070:	2300      	movne	r3, #0
 8004072:	b2db      	uxtb	r3, r3
 8004074:	2b00      	cmp	r3, #0
 8004076:	d003      	beq.n	8004080 <_ZN12RotarySwitch8getValueEv+0x6c>
 8004078:	89fb      	ldrh	r3, [r7, #14]
 800407a:	f043 0304 	orr.w	r3, r3, #4
 800407e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 8004080:	2180      	movs	r1, #128	; 0x80
 8004082:	480a      	ldr	r0, [pc, #40]	; (80040ac <_ZN12RotarySwitch8getValueEv+0x98>)
 8004084:	f004 fe80 	bl	8008d88 <HAL_GPIO_ReadPin>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	bf0c      	ite	eq
 800408e:	2301      	moveq	r3, #1
 8004090:	2300      	movne	r3, #0
 8004092:	b2db      	uxtb	r3, r3
 8004094:	2b00      	cmp	r3, #0
 8004096:	d003      	beq.n	80040a0 <_ZN12RotarySwitch8getValueEv+0x8c>
 8004098:	89fb      	ldrh	r3, [r7, #14]
 800409a:	f043 0308 	orr.w	r3, r3, #8
 800409e:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 80040a0:	89fb      	ldrh	r3, [r7, #14]

}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	40020c00 	.word	0x40020c00

080040b0 <_ZN10SideSensorC1Ev>:
#include "SideSensor.hpp"

uint16_t mon_status;
uint16_t mon_cnt_l, mon_cnt_r;

SideSensor::SideSensor() : status_(0), white_line_cnt_l_(0), white_line_cnt_r_(0), ignore_flag_(false)
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	801a      	strh	r2, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	805a      	strh	r2, [r3, #2]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	809a      	strh	r2, [r3, #4]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	719a      	strb	r2, [r3, #6]
{

}
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4618      	mov	r0, r3
 80040d4:	370c      	adds	r7, #12
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
	...

080040e0 <_ZN10SideSensor12updateStatusEv>:
	}

}

void SideSensor::updateStatus()
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
	static bool white_flag1 = false;
	static bool white_flag2 = false;
	static uint16_t cnt_l, cnt_r;

	if(ignore_flag_ == false){
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	799b      	ldrb	r3, [r3, #6]
 80040ec:	f083 0301 	eor.w	r3, r3, #1
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	f000 80c7 	beq.w	8004286 <_ZN10SideSensor12updateStatusEv+0x1a6>

		if(white_flag1 == false){
 80040f8:	4b65      	ldr	r3, [pc, #404]	; (8004290 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	f083 0301 	eor.w	r3, r3, #1
 8004100:	b2db      	uxtb	r3, r3
 8004102:	2b00      	cmp	r3, #0
 8004104:	d027      	beq.n	8004156 <_ZN10SideSensor12updateStatusEv+0x76>
			if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){
 8004106:	2104      	movs	r1, #4
 8004108:	4862      	ldr	r0, [pc, #392]	; (8004294 <_ZN10SideSensor12updateStatusEv+0x1b4>)
 800410a:	f004 fe3d 	bl	8008d88 <HAL_GPIO_ReadPin>
 800410e:	4603      	mov	r3, r0
 8004110:	2b00      	cmp	r3, #0
 8004112:	bf0c      	ite	eq
 8004114:	2301      	moveq	r3, #1
 8004116:	2300      	movne	r3, #0
 8004118:	b2db      	uxtb	r3, r3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d006      	beq.n	800412c <_ZN10SideSensor12updateStatusEv+0x4c>
				cnt_r++;
 800411e:	4b5e      	ldr	r3, [pc, #376]	; (8004298 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004120:	881b      	ldrh	r3, [r3, #0]
 8004122:	3301      	adds	r3, #1
 8004124:	b29a      	uxth	r2, r3
 8004126:	4b5c      	ldr	r3, [pc, #368]	; (8004298 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004128:	801a      	strh	r2, [r3, #0]
 800412a:	e002      	b.n	8004132 <_ZN10SideSensor12updateStatusEv+0x52>
			}
			else{
				cnt_r = 0;
 800412c:	4b5a      	ldr	r3, [pc, #360]	; (8004298 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 800412e:	2200      	movs	r2, #0
 8004130:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 8004132:	4b59      	ldr	r3, [pc, #356]	; (8004298 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004134:	881b      	ldrh	r3, [r3, #0]
 8004136:	2b04      	cmp	r3, #4
 8004138:	d93f      	bls.n	80041ba <_ZN10SideSensor12updateStatusEv+0xda>
				status_ |= 0x01;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	f043 0301 	orr.w	r3, r3, #1
 8004142:	b29a      	uxth	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	801a      	strh	r2, [r3, #0]
				white_flag1 = true;
 8004148:	4b51      	ldr	r3, [pc, #324]	; (8004290 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 800414a:	2201      	movs	r2, #1
 800414c:	701a      	strb	r2, [r3, #0]
				cnt_r = 0;
 800414e:	4b52      	ldr	r3, [pc, #328]	; (8004298 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004150:	2200      	movs	r2, #0
 8004152:	801a      	strh	r2, [r3, #0]
 8004154:	e031      	b.n	80041ba <_ZN10SideSensor12updateStatusEv+0xda>
			}

		}
		else if(white_flag1 == true){
 8004156:	4b4e      	ldr	r3, [pc, #312]	; (8004290 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d02d      	beq.n	80041ba <_ZN10SideSensor12updateStatusEv+0xda>
			if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){
 800415e:	2104      	movs	r1, #4
 8004160:	484c      	ldr	r0, [pc, #304]	; (8004294 <_ZN10SideSensor12updateStatusEv+0x1b4>)
 8004162:	f004 fe11 	bl	8008d88 <HAL_GPIO_ReadPin>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	bf14      	ite	ne
 800416c:	2301      	movne	r3, #1
 800416e:	2300      	moveq	r3, #0
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b00      	cmp	r3, #0
 8004174:	d006      	beq.n	8004184 <_ZN10SideSensor12updateStatusEv+0xa4>
				cnt_r++;
 8004176:	4b48      	ldr	r3, [pc, #288]	; (8004298 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004178:	881b      	ldrh	r3, [r3, #0]
 800417a:	3301      	adds	r3, #1
 800417c:	b29a      	uxth	r2, r3
 800417e:	4b46      	ldr	r3, [pc, #280]	; (8004298 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004180:	801a      	strh	r2, [r3, #0]
 8004182:	e002      	b.n	800418a <_ZN10SideSensor12updateStatusEv+0xaa>
			}
			else{
				cnt_r = 0;
 8004184:	4b44      	ldr	r3, [pc, #272]	; (8004298 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8004186:	2200      	movs	r2, #0
 8004188:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 800418a:	4b43      	ldr	r3, [pc, #268]	; (8004298 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 800418c:	881b      	ldrh	r3, [r3, #0]
 800418e:	2b04      	cmp	r3, #4
 8004190:	d913      	bls.n	80041ba <_ZN10SideSensor12updateStatusEv+0xda>
				status_ ^= 0x01;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	881b      	ldrh	r3, [r3, #0]
 8004196:	f083 0301 	eor.w	r3, r3, #1
 800419a:	b29a      	uxth	r2, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	801a      	strh	r2, [r3, #0]
				white_flag1 = false;
 80041a0:	4b3b      	ldr	r3, [pc, #236]	; (8004290 <_ZN10SideSensor12updateStatusEv+0x1b0>)
 80041a2:	2200      	movs	r2, #0
 80041a4:	701a      	strb	r2, [r3, #0]

				white_line_cnt_r_++;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	889b      	ldrh	r3, [r3, #4]
 80041aa:	3301      	adds	r3, #1
 80041ac:	b29a      	uxth	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	809a      	strh	r2, [r3, #4]
				mon_cnt_r = white_line_cnt_r_;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	889a      	ldrh	r2, [r3, #4]
 80041b6:	4b39      	ldr	r3, [pc, #228]	; (800429c <_ZN10SideSensor12updateStatusEv+0x1bc>)
 80041b8:	801a      	strh	r2, [r3, #0]
			}
		}


		if(white_flag2 == false){
 80041ba:	4b39      	ldr	r3, [pc, #228]	; (80042a0 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	f083 0301 	eor.w	r3, r3, #1
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d027      	beq.n	8004218 <_ZN10SideSensor12updateStatusEv+0x138>
			if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){
 80041c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80041cc:	4835      	ldr	r0, [pc, #212]	; (80042a4 <_ZN10SideSensor12updateStatusEv+0x1c4>)
 80041ce:	f004 fddb 	bl	8008d88 <HAL_GPIO_ReadPin>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	bf0c      	ite	eq
 80041d8:	2301      	moveq	r3, #1
 80041da:	2300      	movne	r3, #0
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d006      	beq.n	80041f0 <_ZN10SideSensor12updateStatusEv+0x110>
				cnt_l++;
 80041e2:	4b31      	ldr	r3, [pc, #196]	; (80042a8 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80041e4:	881b      	ldrh	r3, [r3, #0]
 80041e6:	3301      	adds	r3, #1
 80041e8:	b29a      	uxth	r2, r3
 80041ea:	4b2f      	ldr	r3, [pc, #188]	; (80042a8 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80041ec:	801a      	strh	r2, [r3, #0]
 80041ee:	e002      	b.n	80041f6 <_ZN10SideSensor12updateStatusEv+0x116>
			}
			else{
				cnt_l = 0;
 80041f0:	4b2d      	ldr	r3, [pc, #180]	; (80042a8 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 80041f6:	4b2c      	ldr	r3, [pc, #176]	; (80042a8 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 80041f8:	881b      	ldrh	r3, [r3, #0]
 80041fa:	2b04      	cmp	r3, #4
 80041fc:	d90c      	bls.n	8004218 <_ZN10SideSensor12updateStatusEv+0x138>
				status_ |= 0x02;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	881b      	ldrh	r3, [r3, #0]
 8004202:	f043 0302 	orr.w	r3, r3, #2
 8004206:	b29a      	uxth	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	801a      	strh	r2, [r3, #0]
				white_flag2 = true;
 800420c:	4b24      	ldr	r3, [pc, #144]	; (80042a0 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 800420e:	2201      	movs	r2, #1
 8004210:	701a      	strb	r2, [r3, #0]
				cnt_l = 0;
 8004212:	4b25      	ldr	r3, [pc, #148]	; (80042a8 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 8004214:	2200      	movs	r2, #0
 8004216:	801a      	strh	r2, [r3, #0]
			}

		}
		if(white_flag2 == true){
 8004218:	4b21      	ldr	r3, [pc, #132]	; (80042a0 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d02e      	beq.n	800427e <_ZN10SideSensor12updateStatusEv+0x19e>
			if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){
 8004220:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004224:	481f      	ldr	r0, [pc, #124]	; (80042a4 <_ZN10SideSensor12updateStatusEv+0x1c4>)
 8004226:	f004 fdaf 	bl	8008d88 <HAL_GPIO_ReadPin>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	bf14      	ite	ne
 8004230:	2301      	movne	r3, #1
 8004232:	2300      	moveq	r3, #0
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d006      	beq.n	8004248 <_ZN10SideSensor12updateStatusEv+0x168>
				cnt_l++;
 800423a:	4b1b      	ldr	r3, [pc, #108]	; (80042a8 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 800423c:	881b      	ldrh	r3, [r3, #0]
 800423e:	3301      	adds	r3, #1
 8004240:	b29a      	uxth	r2, r3
 8004242:	4b19      	ldr	r3, [pc, #100]	; (80042a8 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 8004244:	801a      	strh	r2, [r3, #0]
 8004246:	e002      	b.n	800424e <_ZN10SideSensor12updateStatusEv+0x16e>
			}
			else{
				cnt_l = 0;
 8004248:	4b17      	ldr	r3, [pc, #92]	; (80042a8 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 800424a:	2200      	movs	r2, #0
 800424c:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 800424e:	4b16      	ldr	r3, [pc, #88]	; (80042a8 <_ZN10SideSensor12updateStatusEv+0x1c8>)
 8004250:	881b      	ldrh	r3, [r3, #0]
 8004252:	2b04      	cmp	r3, #4
 8004254:	d913      	bls.n	800427e <_ZN10SideSensor12updateStatusEv+0x19e>
				status_ ^= 0x02;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	881b      	ldrh	r3, [r3, #0]
 800425a:	f083 0302 	eor.w	r3, r3, #2
 800425e:	b29a      	uxth	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	801a      	strh	r2, [r3, #0]
				white_flag2 = false;
 8004264:	4b0e      	ldr	r3, [pc, #56]	; (80042a0 <_ZN10SideSensor12updateStatusEv+0x1c0>)
 8004266:	2200      	movs	r2, #0
 8004268:	701a      	strb	r2, [r3, #0]

				white_line_cnt_l_++;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	885b      	ldrh	r3, [r3, #2]
 800426e:	3301      	adds	r3, #1
 8004270:	b29a      	uxth	r2, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	805a      	strh	r2, [r3, #2]
				mon_cnt_l = white_line_cnt_l_;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	885a      	ldrh	r2, [r3, #2]
 800427a:	4b0c      	ldr	r3, [pc, #48]	; (80042ac <_ZN10SideSensor12updateStatusEv+0x1cc>)
 800427c:	801a      	strh	r2, [r3, #0]
			}

		}

		mon_status = status_;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	881a      	ldrh	r2, [r3, #0]
 8004282:	4b0b      	ldr	r3, [pc, #44]	; (80042b0 <_ZN10SideSensor12updateStatusEv+0x1d0>)
 8004284:	801a      	strh	r2, [r3, #0]
	}

}
 8004286:	bf00      	nop
 8004288:	3708      	adds	r7, #8
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	200002a6 	.word	0x200002a6
 8004294:	40021000 	.word	0x40021000
 8004298:	200002aa 	.word	0x200002aa
 800429c:	200002a4 	.word	0x200002a4
 80042a0:	200002a7 	.word	0x200002a7
 80042a4:	40020c00 	.word	0x40020c00
 80042a8:	200002a8 	.word	0x200002a8
 80042ac:	200002a2 	.word	0x200002a2
 80042b0:	200002a0 	.word	0x200002a0

080042b4 <_ZN10SideSensor16getWhiteLineCntREv>:
{
	return white_line_cnt_l_;
}

uint16_t SideSensor::getWhiteLineCntR()
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
	return white_line_cnt_r_;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	889b      	ldrh	r3, [r3, #4]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <_ZN10SideSensor17resetWhiteLineCntEv>:

void SideSensor::resetWhiteLineCnt()
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
	white_line_cnt_l_ = 0;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	805a      	strh	r2, [r3, #2]
	white_line_cnt_r_ = 0;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	809a      	strh	r2, [r3, #4]
}
 80042e0:	bf00      	nop
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <_ZN10SideSensor12enableIgnoreEv>:

void SideSensor::enableIgnore()
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
	ignore_flag_ = true;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	719a      	strb	r2, [r3, #6]
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr

08004306 <_ZN10SideSensor13disableIgnoreEv>:

void SideSensor::disableIgnore()
{
 8004306:	b480      	push	{r7}
 8004308:	b083      	sub	sp, #12
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
	ignore_flag_ = false;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	719a      	strb	r2, [r3, #6]
}
 8004314:	bf00      	nop
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <_ZN10SideSensor13getIgnoreFlagEv>:

bool SideSensor::getIgnoreFlag()
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
	return ignore_flag_;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	799b      	ldrb	r3, [r3, #6]
}
 800432c:	4618      	mov	r0, r3
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr

08004338 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	607a      	str	r2, [r7, #4]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	4a10      	ldr	r2, [pc, #64]	; (8004388 <_ZN20SystemIdentificationC1EP6LoggerP5Motor+0x50>)
 8004348:	3308      	adds	r3, #8
 800434a:	4611      	mov	r1, r2
 800434c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004350:	4618      	mov	r0, r3
 8004352:	f00f f811 	bl	8013378 <memcpy>
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f04f 0200 	mov.w	r2, #0
 8004364:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	68ba      	ldr	r2, [r7, #8]
 8004374:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	080178c4 	.word	0x080178c4

0800438c <_ZN20SystemIdentification13inOutputStoreEf>:
{

}

void SystemIdentification::inOutputStore(float output)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b082      	sub	sp, #8
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
 8004394:	ed87 0a00 	vstr	s0, [r7]
	if(processing_flag_ == true){
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d010      	beq.n	80043c4 <_ZN20SystemIdentification13inOutputStoreEf+0x38>
		logger_->storeLog(output);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	ed97 0a00 	vldr	s0, [r7]
 80043aa:	4618      	mov	r0, r3
 80043ac:	f7ff f8c0 	bl	8003530 <_ZN6Logger8storeLogEf>
		logger_->storeLog2(inputVal_);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 80043ba:	eeb0 0a67 	vmov.f32	s0, s15
 80043be:	4610      	mov	r0, r2
 80043c0:	f7ff f8f4 	bl	80035ac <_ZN6Logger9storeLog2Ef>
	}

}
 80043c4:	bf00      	nop
 80043c6:	3708      	adds	r7, #8
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <_ZN20SystemIdentification12inOutputSaveEv>:

void SystemIdentification::inOutputSave()
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
	logger_->saveLogs("sysident", "MSIGRES.txt");
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a07      	ldr	r2, [pc, #28]	; (80043f8 <_ZN20SystemIdentification12inOutputSaveEv+0x2c>)
 80043da:	4908      	ldr	r1, [pc, #32]	; (80043fc <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 80043dc:	4618      	mov	r0, r3
 80043de:	f7ff f989 	bl	80036f4 <_ZN6Logger8saveLogsEPKcS1_>
	logger_->saveLogs2("sysident", "INPUT.txt");
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a06      	ldr	r2, [pc, #24]	; (8004400 <_ZN20SystemIdentification12inOutputSaveEv+0x34>)
 80043e8:	4904      	ldr	r1, [pc, #16]	; (80043fc <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7ff f996 	bl	800371c <_ZN6Logger9saveLogs2EPKcS1_>
}
 80043f0:	bf00      	nop
 80043f2:	3708      	adds	r7, #8
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	08017ab8 	.word	0x08017ab8
 80043fc:	08017ac4 	.word	0x08017ac4
 8004400:	08017ad0 	.word	0x08017ad0

08004404 <_ZN20SystemIdentification10updateMsigEv>:

void SystemIdentification::updateMsig()
{
 8004404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
	if(processing_flag_ == true){
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8004412:	2b00      	cmp	r3, #0
 8004414:	d046      	beq.n	80044a4 <_ZN20SystemIdentification10updateMsigEv+0xa0>
		inputVal_ = inputRatio_ * msigArray_[msigArrayIdx_];
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	ed93 7a81 	vldr	s14, [r3, #516]	; 0x204
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8004422:	461a      	mov	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	3204      	adds	r2, #4
 8004428:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800442c:	ee07 3a90 	vmov	s15, r3
 8004430:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004434:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	edc3 7a80 	vstr	s15, [r3, #512]	; 0x200
		msigArrayIdx_++;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8004444:	3301      	adds	r3, #1
 8004446:	b29a      	uxth	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
		mon_msig = inputVal_;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004454:	4a15      	ldr	r2, [pc, #84]	; (80044ac <_ZN20SystemIdentification10updateMsigEv+0xa8>)
 8004456:	6013      	str	r3, [r2, #0]

		if(msigArrayIdx_ >= MSIG_SIZE) msigArrayIdx_ = MSIG_SIZE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 800445e:	2bf9      	cmp	r3, #249	; 0xf9
 8004460:	d903      	bls.n	800446a <_ZN20SystemIdentification10updateMsigEv+0x66>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	22fa      	movs	r2, #250	; 0xfa
 8004466:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc

		motor_->setRatio(inputVal_, -inputVal_);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	685c      	ldr	r4, [r3, #4]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004474:	4618      	mov	r0, r3
 8004476:	f7fc f87f 	bl	8000578 <__aeabi_f2d>
 800447a:	4605      	mov	r5, r0
 800447c:	460e      	mov	r6, r1
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 8004484:	eef1 7a67 	vneg.f32	s15, s15
 8004488:	ee17 3a90 	vmov	r3, s15
 800448c:	4618      	mov	r0, r3
 800448e:	f7fc f873 	bl	8000578 <__aeabi_f2d>
 8004492:	4602      	mov	r2, r0
 8004494:	460b      	mov	r3, r1
 8004496:	ec43 2b11 	vmov	d1, r2, r3
 800449a:	ec46 5b10 	vmov	d0, r5, r6
 800449e:	4620      	mov	r0, r4
 80044a0:	f7ff faa4 	bl	80039ec <_ZN5Motor8setRatioEdd>

	}

}
 80044a4:	bf00      	nop
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044ac:	200002ac 	.word	0x200002ac

080044b0 <_ZN20SystemIdentification13setInputRatioEf>:
void SystemIdentification::setInputRatio(float ratio)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	ed87 0a00 	vstr	s0, [r7]
	inputRatio_ = ratio;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	683a      	ldr	r2, [r7, #0]
 80044c0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 80044c4:	bf00      	nop
 80044c6:	370c      	adds	r7, #12
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <_ZN20SystemIdentification5startEv>:

void SystemIdentification::start()
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
	//logger_->resetLogs();
	logger_->start();
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4618      	mov	r0, r3
 80044de:	f7ff f9f0 	bl	80038c2 <_ZN6Logger5startEv>
	processing_flag_ = true;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2201      	movs	r2, #1
 80044e6:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
}
 80044ea:	bf00      	nop
 80044ec:	3708      	adds	r7, #8
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	0000      	movs	r0, r0
 80044f4:	0000      	movs	r0, r0
	...

080044f8 <_ZN20SystemIdentification4stopEv>:

void SystemIdentification::stop()
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4618      	mov	r0, r3
 8004506:	f7ff f9ed 	bl	80038e4 <_ZN6Logger4stopEv>
	processing_flag_ = false;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
	msigArrayIdx_ = 0;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
	motor_->setRatio(0, 0);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8004538 <_ZN20SystemIdentification4stopEv+0x40>
 8004522:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8004538 <_ZN20SystemIdentification4stopEv+0x40>
 8004526:	4618      	mov	r0, r3
 8004528:	f7ff fa60 	bl	80039ec <_ZN5Motor8setRatioEdd>
}
 800452c:	bf00      	nop
 800452e:	3708      	adds	r7, #8
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	f3af 8000 	nop.w
	...

08004540 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:

#include "VelocityCtrl.hpp"
//#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]
 800454c:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false), i_reset_flag_(false), rotation_ratio_(0)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f04f 0200 	mov.w	r2, #0
 8004554:	601a      	str	r2, [r3, #0]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f04f 0200 	mov.w	r2, #0
 800455c:	605a      	str	r2, [r3, #4]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f04f 0200 	mov.w	r2, #0
 8004564:	609a      	str	r2, [r3, #8]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f04f 0200 	mov.w	r2, #0
 800456c:	60da      	str	r2, [r3, #12]
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f04f 0200 	mov.w	r2, #0
 8004574:	611a      	str	r2, [r3, #16]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f04f 0200 	mov.w	r2, #0
 800457c:	615a      	str	r2, [r3, #20]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f04f 0200 	mov.w	r2, #0
 8004584:	619a      	str	r2, [r3, #24]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f04f 0200 	mov.w	r2, #0
 800458c:	61da      	str	r2, [r3, #28]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f04f 0200 	mov.w	r2, #0
 8004594:	621a      	str	r2, [r3, #32]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f04f 0200 	mov.w	r2, #0
 800459c:	625a      	str	r2, [r3, #36]	; 0x24
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f04f 0200 	mov.w	r2, #0
 80045b4:	62da      	str	r2, [r3, #44]	; 0x2c
{
	motor_ = motor;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	631a      	str	r2, [r3, #48]	; 0x30
	encoder_ = encoder;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	635a      	str	r2, [r3, #52]	; 0x34
	imu_ = imu;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	683a      	ldr	r2, [r7, #0]
 80045c6:	639a      	str	r2, [r3, #56]	; 0x38

}
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	4618      	mov	r0, r3
 80045cc:	3714      	adds	r7, #20
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
	...

080045d8 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 80045d8:	b590      	push	{r4, r7, lr}
 80045da:	b087      	sub	sp, #28
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045e4:	f107 020c 	add.w	r2, r7, #12
 80045e8:	f107 0110 	add.w	r1, r7, #16
 80045ec:	4618      	mov	r0, r3
 80045ee:	f7fc ff0b 	bl	8001408 <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 80045f2:	ed97 7a04 	vldr	s14, [r7, #16]
 80045f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80045fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80045fe:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004602:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004606:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 800460a:	6978      	ldr	r0, [r7, #20]
 800460c:	f7fb ffb4 	bl	8000578 <__aeabi_f2d>
 8004610:	a30b      	add	r3, pc, #44	; (adr r3, 8004640 <_ZN12VelocityCtrl12calcVelocityEv+0x68>)
 8004612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004616:	f7fc f807 	bl	8000628 <__aeabi_dmul>
 800461a:	4603      	mov	r3, r0
 800461c:	460c      	mov	r4, r1
 800461e:	4618      	mov	r0, r3
 8004620:	4621      	mov	r1, r4
 8004622:	f7fc faf9 	bl	8000c18 <__aeabi_d2f>
 8004626:	4602      	mov	r2, r0
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	609a      	str	r2, [r3, #8]

	return current_velocity_;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	ee07 3a90 	vmov	s15, r3
}
 8004634:	eeb0 0a67 	vmov.f32	s0, s15
 8004638:	371c      	adds	r7, #28
 800463a:	46bd      	mov	sp, r7
 800463c:	bd90      	pop	{r4, r7, pc}
 800463e:	bf00      	nop
 8004640:	1ab1d998 	.word	0x1ab1d998
 8004644:	3f7830b5 	.word	0x3f7830b5

08004648 <_ZN12VelocityCtrl18pidTranslationOnlyEv>:
	v_pre_diff = v_diff;
	o_pre_diff = o_diff;
}

void VelocityCtrl::pidTranslationOnly()
{
 8004648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800464a:	b087      	sub	sp, #28
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
	float static v_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	ed93 7a00 	vldr	s14, [r3]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	edd3 7a02 	vldr	s15, [r3, #8]
 800465c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004660:	edc7 7a05 	vstr	s15, [r7, #20]

	float v_p, v_d ;
	static float v_i;

	if(i_reset_flag_ == true){
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800466a:	2b00      	cmp	r3, #0
 800466c:	d007      	beq.n	800467e <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x36>
		v_i = 0;
 800466e:	4b48      	ldr	r3, [pc, #288]	; (8004790 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004670:	f04f 0200 	mov.w	r2, #0
 8004674:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}

	v_p = v_kp_ * v_diff;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	edd3 7a04 	vldr	s15, [r3, #16]
 8004684:	ed97 7a05 	vldr	s14, [r7, #20]
 8004688:	ee67 7a27 	vmul.f32	s15, s14, s15
 800468c:	edc7 7a04 	vstr	s15, [r7, #16]
	v_i += v_ki_ * v_diff * DELTA_T;
 8004690:	4b3f      	ldr	r3, [pc, #252]	; (8004790 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4618      	mov	r0, r3
 8004696:	f7fb ff6f 	bl	8000578 <__aeabi_f2d>
 800469a:	4604      	mov	r4, r0
 800469c:	460d      	mov	r5, r1
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	ed93 7a06 	vldr	s14, [r3, #24]
 80046a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80046a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046ac:	ee17 0a90 	vmov	r0, s15
 80046b0:	f7fb ff62 	bl	8000578 <__aeabi_f2d>
 80046b4:	a334      	add	r3, pc, #208	; (adr r3, 8004788 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 80046b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ba:	f7fb ffb5 	bl	8000628 <__aeabi_dmul>
 80046be:	4602      	mov	r2, r0
 80046c0:	460b      	mov	r3, r1
 80046c2:	4620      	mov	r0, r4
 80046c4:	4629      	mov	r1, r5
 80046c6:	f7fb fdf9 	bl	80002bc <__adddf3>
 80046ca:	4603      	mov	r3, r0
 80046cc:	460c      	mov	r4, r1
 80046ce:	4618      	mov	r0, r3
 80046d0:	4621      	mov	r1, r4
 80046d2:	f7fc faa1 	bl	8000c18 <__aeabi_d2f>
 80046d6:	4602      	mov	r2, r0
 80046d8:	4b2d      	ldr	r3, [pc, #180]	; (8004790 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 80046da:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) / DELTA_T;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	ed93 7a05 	vldr	s14, [r3, #20]
 80046e2:	4b2c      	ldr	r3, [pc, #176]	; (8004794 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 80046e4:	edd3 7a00 	vldr	s15, [r3]
 80046e8:	edd7 6a05 	vldr	s13, [r7, #20]
 80046ec:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80046f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046f4:	ee17 0a90 	vmov	r0, s15
 80046f8:	f7fb ff3e 	bl	8000578 <__aeabi_f2d>
 80046fc:	a322      	add	r3, pc, #136	; (adr r3, 8004788 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 80046fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004702:	f7fc f8bb 	bl	800087c <__aeabi_ddiv>
 8004706:	4603      	mov	r3, r0
 8004708:	460c      	mov	r4, r1
 800470a:	4618      	mov	r0, r3
 800470c:	4621      	mov	r1, r4
 800470e:	f7fc fa83 	bl	8000c18 <__aeabi_d2f>
 8004712:	4603      	mov	r3, r0
 8004714:	60fb      	str	r3, [r7, #12]

	float translation_ratio;

	translation_ratio =  v_p + v_d + v_i;
 8004716:	ed97 7a04 	vldr	s14, [r7, #16]
 800471a:	edd7 7a03 	vldr	s15, [r7, #12]
 800471e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004722:	4b1b      	ldr	r3, [pc, #108]	; (8004790 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004724:	edd3 7a00 	vldr	s15, [r3]
 8004728:	ee77 7a27 	vadd.f32	s15, s14, s15
 800472c:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(translation_ratio + rotation_ratio_, translation_ratio - rotation_ratio_);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800473a:	edd7 7a02 	vldr	s15, [r7, #8]
 800473e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004742:	ee17 0a90 	vmov	r0, s15
 8004746:	f7fb ff17 	bl	8000578 <__aeabi_f2d>
 800474a:	4605      	mov	r5, r0
 800474c:	460e      	mov	r6, r1
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004754:	ed97 7a02 	vldr	s14, [r7, #8]
 8004758:	ee77 7a67 	vsub.f32	s15, s14, s15
 800475c:	ee17 0a90 	vmov	r0, s15
 8004760:	f7fb ff0a 	bl	8000578 <__aeabi_f2d>
 8004764:	4602      	mov	r2, r0
 8004766:	460b      	mov	r3, r1
 8004768:	ec43 2b11 	vmov	d1, r2, r3
 800476c:	ec46 5b10 	vmov	d0, r5, r6
 8004770:	4620      	mov	r0, r4
 8004772:	f7ff f93b 	bl	80039ec <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8004776:	4a07      	ldr	r2, [pc, #28]	; (8004794 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	6013      	str	r3, [r2, #0]
}
 800477c:	bf00      	nop
 800477e:	371c      	adds	r7, #28
 8004780:	46bd      	mov	sp, r7
 8004782:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004784:	f3af 8000 	nop.w
 8004788:	d2f1a9fc 	.word	0xd2f1a9fc
 800478c:	3f50624d 	.word	0x3f50624d
 8004790:	200002b4 	.word	0x200002b4
 8004794:	200002b0 	.word	0x200002b0

08004798 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8004798:	b480      	push	{r7}
 800479a:	b085      	sub	sp, #20
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	ed87 0a02 	vstr	s0, [r7, #8]
 80047a4:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	68ba      	ldr	r2, [r7, #8]
 80047ac:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	605a      	str	r2, [r3, #4]
}
 80047b4:	bf00      	nop
 80047b6:	3714      	adds	r7, #20
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>:

void VelocityCtrl::setTranslationVelocityOnly(float velocity, float rotation_ratio)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	ed87 0a02 	vstr	s0, [r7, #8]
 80047cc:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	68ba      	ldr	r2, [r7, #8]
 80047d4:	601a      	str	r2, [r3, #0]
	rotation_ratio_ = rotation_ratio;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80047dc:	bf00      	nop
 80047de:	3714      	adds	r7, #20
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b085      	sub	sp, #20
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	ed87 0a02 	vstr	s0, [r7, #8]
 80047f4:	edc7 0a01 	vstr	s1, [r7, #4]
 80047f8:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	68ba      	ldr	r2, [r7, #8]
 8004800:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	683a      	ldr	r2, [r7, #0]
 800480c:	615a      	str	r2, [r3, #20]
}
 800480e:	bf00      	nop
 8004810:	3714      	adds	r7, #20
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr

0800481a <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 800481a:	b480      	push	{r7}
 800481c:	b085      	sub	sp, #20
 800481e:	af00      	add	r7, sp, #0
 8004820:	60f8      	str	r0, [r7, #12]
 8004822:	ed87 0a02 	vstr	s0, [r7, #8]
 8004826:	edc7 0a01 	vstr	s1, [r7, #4]
 800482a:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	621a      	str	r2, [r3, #32]
}
 8004840:	bf00      	nop
 8004842:	3714      	adds	r7, #20
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f7ff febf 	bl	80045d8 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004860:	2b00      	cmp	r3, #0
 8004862:	d002      	beq.n	800486a <_ZN12VelocityCtrl4flipEv+0x1e>
		//pid();
		pidTranslationOnly();
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f7ff feef 	bl	8004648 <_ZN12VelocityCtrl18pidTranslationOnlyEv>
	}


}
 800486a:	bf00      	nop
 800486c:	3708      	adds	r7, #8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8004872:	b480      	push	{r7}
 8004874:	b083      	sub	sp, #12
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	i_reset_flag_ = true;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	//calcOmega();
}
 800488a:	bf00      	nop
 800488c:	370c      	adds	r7, #12
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
	...

08004898 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b082      	sub	sp, #8
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ac:	ed9f 1b06 	vldr	d1, [pc, #24]	; 80048c8 <_ZN12VelocityCtrl4stopEv+0x30>
 80048b0:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80048c8 <_ZN12VelocityCtrl4stopEv+0x30>
 80048b4:	4618      	mov	r0, r3
 80048b6:	f7ff f899 	bl	80039ec <_ZN5Motor8setRatioEdd>

}
 80048ba:	bf00      	nop
 80048bc:	3708      	adds	r7, #8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	f3af 8000 	nop.w
	...

080048d0 <HAL_TIM_PeriodElapsedCallback>:
	cppExit(GPIO_Pin);
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7){
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a1e      	ldr	r2, [pc, #120]	; (8004958 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d10e      	bne.n	8004900 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip100ns();
 80048e2:	f001 fe27 	bl	8006534 <cppFlip100ns>

		tim7_timer++;
 80048e6:	4b1d      	ldr	r3, [pc, #116]	; (800495c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	3301      	adds	r3, #1
 80048ec:	4a1b      	ldr	r2, [pc, #108]	; (800495c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80048ee:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 80048f0:	4b1a      	ldr	r3, [pc, #104]	; (800495c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a1a      	ldr	r2, [pc, #104]	; (8004960 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d902      	bls.n	8004900 <HAL_TIM_PeriodElapsedCallback+0x30>
 80048fa:	4b18      	ldr	r3, [pc, #96]	; (800495c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80048fc:	2200      	movs	r2, #0
 80048fe:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM6){
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a17      	ldr	r2, [pc, #92]	; (8004964 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d10e      	bne.n	8004928 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip1ms();
 800490a:	f001 fdc9 	bl	80064a0 <cppFlip1ms>

		tim6_timer++;
 800490e:	4b16      	ldr	r3, [pc, #88]	; (8004968 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	3301      	adds	r3, #1
 8004914:	4a14      	ldr	r2, [pc, #80]	; (8004968 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004916:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8004918:	4b13      	ldr	r3, [pc, #76]	; (8004968 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a10      	ldr	r2, [pc, #64]	; (8004960 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d902      	bls.n	8004928 <HAL_TIM_PeriodElapsedCallback+0x58>
 8004922:	4b11      	ldr	r3, [pc, #68]	; (8004968 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8004924:	2200      	movs	r2, #0
 8004926:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM13){
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a0f      	ldr	r2, [pc, #60]	; (800496c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d10e      	bne.n	8004950 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8004932:	f001 fe09 	bl	8006548 <cppFlip10ms>

		tim13_timer++;
 8004936:	4b0e      	ldr	r3, [pc, #56]	; (8004970 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	3301      	adds	r3, #1
 800493c:	4a0c      	ldr	r2, [pc, #48]	; (8004970 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800493e:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8004940:	4b0b      	ldr	r3, [pc, #44]	; (8004970 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a06      	ldr	r2, [pc, #24]	; (8004960 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d902      	bls.n	8004950 <HAL_TIM_PeriodElapsedCallback+0x80>
 800494a:	4b09      	ldr	r3, [pc, #36]	; (8004970 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800494c:	2200      	movs	r2, #0
 800494e:	601a      	str	r2, [r3, #0]
	}

}
 8004950:	bf00      	nop
 8004952:	3708      	adds	r7, #8
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	40001400 	.word	0x40001400
 800495c:	2003b9d0 	.word	0x2003b9d0
 8004960:	0001869f 	.word	0x0001869f
 8004964:	40001000 	.word	0x40001000
 8004968:	2003b98c 	.word	0x2003b98c
 800496c:	40001c00 	.word	0x40001c00
 8004970:	2003b9d4 	.word	0x2003b9d4

08004974 <init>:

void init()
{
 8004974:	b580      	push	{r7, lr}
 8004976:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8004978:	2201      	movs	r2, #1
 800497a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800497e:	4808      	ldr	r0, [pc, #32]	; (80049a0 <init+0x2c>)
 8004980:	f004 fa1a 	bl	8008db8 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8004984:	4807      	ldr	r0, [pc, #28]	; (80049a4 <init+0x30>)
 8004986:	f008 f8e2 	bl	800cb4e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 800498a:	4807      	ldr	r0, [pc, #28]	; (80049a8 <init+0x34>)
 800498c:	f008 f8df 	bl	800cb4e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8004990:	4806      	ldr	r0, [pc, #24]	; (80049ac <init+0x38>)
 8004992:	f008 f8dc 	bl	800cb4e <HAL_TIM_Base_Start_IT>

	cppInit();
 8004996:	f001 fce3 	bl	8006360 <cppInit>

	//path_following_initialize();

}
 800499a:	bf00      	nop
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	40021000 	.word	0x40021000
 80049a4:	2003bab8 	.word	0x2003bab8
 80049a8:	2003bc5c 	.word	0x2003bc5c
 80049ac:	2003b9d8 	.word	0x2003b9d8

080049b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80049b4:	f002 fef8 	bl	80077a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80049b8:	f000 f82a 	bl	8004a10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80049bc:	f000 fdbc 	bl	8005538 <MX_GPIO_Init>
  MX_DMA_Init();
 80049c0:	f000 fd8a 	bl	80054d8 <MX_DMA_Init>
  MX_I2C2_Init();
 80049c4:	f000 f9e8 	bl	8004d98 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 80049c8:	f000 fa14 	bl	8004df4 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 80049cc:	f000 fa32 	bl	8004e34 <MX_SPI2_Init>
  MX_TIM1_Init();
 80049d0:	f000 fa66 	bl	8004ea0 <MX_TIM1_Init>
  MX_TIM4_Init();
 80049d4:	f000 fb70 	bl	80050b8 <MX_TIM4_Init>
  MX_TIM8_Init();
 80049d8:	f000 fc3c 	bl	8005254 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 80049dc:	f000 fd52 	bl	8005484 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80049e0:	f00a f888 	bl	800eaf4 <MX_FATFS_Init>
  MX_TIM6_Init();
 80049e4:	f000 fbcc 	bl	8005180 <MX_TIM6_Init>
  MX_I2C1_Init();
 80049e8:	f000 f9a8 	bl	8004d3c <MX_I2C1_Init>
  MX_TIM3_Init();
 80049ec:	f000 fb00 	bl	8004ff0 <MX_TIM3_Init>
  MX_TIM10_Init();
 80049f0:	f000 fc88 	bl	8005304 <MX_TIM10_Init>
  MX_TIM11_Init();
 80049f4:	f000 fcd4 	bl	80053a0 <MX_TIM11_Init>
  MX_ADC2_Init();
 80049f8:	f000 f898 	bl	8004b2c <MX_ADC2_Init>
  MX_TIM7_Init();
 80049fc:	f000 fbf6 	bl	80051ec <MX_TIM7_Init>
  MX_TIM13_Init();
 8004a00:	f000 fd1c 	bl	800543c <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 8004a04:	f7ff ffb6 	bl	8004974 <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 8004a08:	f001 fdbe 	bl	8006588 <cppLoop>
 8004a0c:	e7fc      	b.n	8004a08 <main+0x58>
	...

08004a10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b0a4      	sub	sp, #144	; 0x90
 8004a14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004a16:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004a1a:	2234      	movs	r2, #52	; 0x34
 8004a1c:	2100      	movs	r1, #0
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f00e fcb5 	bl	801338e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004a24:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004a28:	2200      	movs	r2, #0
 8004a2a:	601a      	str	r2, [r3, #0]
 8004a2c:	605a      	str	r2, [r3, #4]
 8004a2e:	609a      	str	r2, [r3, #8]
 8004a30:	60da      	str	r2, [r3, #12]
 8004a32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004a34:	f107 030c 	add.w	r3, r7, #12
 8004a38:	223c      	movs	r2, #60	; 0x3c
 8004a3a:	2100      	movs	r1, #0
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f00e fca6 	bl	801338e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a42:	2300      	movs	r3, #0
 8004a44:	60bb      	str	r3, [r7, #8]
 8004a46:	4b37      	ldr	r3, [pc, #220]	; (8004b24 <SystemClock_Config+0x114>)
 8004a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4a:	4a36      	ldr	r2, [pc, #216]	; (8004b24 <SystemClock_Config+0x114>)
 8004a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a50:	6413      	str	r3, [r2, #64]	; 0x40
 8004a52:	4b34      	ldr	r3, [pc, #208]	; (8004b24 <SystemClock_Config+0x114>)
 8004a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a5a:	60bb      	str	r3, [r7, #8]
 8004a5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a5e:	2300      	movs	r3, #0
 8004a60:	607b      	str	r3, [r7, #4]
 8004a62:	4b31      	ldr	r3, [pc, #196]	; (8004b28 <SystemClock_Config+0x118>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a30      	ldr	r2, [pc, #192]	; (8004b28 <SystemClock_Config+0x118>)
 8004a68:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004a6c:	6013      	str	r3, [r2, #0]
 8004a6e:	4b2e      	ldr	r3, [pc, #184]	; (8004b28 <SystemClock_Config+0x118>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004a76:	607b      	str	r3, [r7, #4]
 8004a78:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004a7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004a82:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004a84:	2302      	movs	r3, #2
 8004a86:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004a88:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004a8c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004a8e:	2308      	movs	r3, #8
 8004a90:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8004a92:	23b4      	movs	r3, #180	; 0xb4
 8004a94:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004a98:	2302      	movs	r3, #2
 8004a9a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8004a9e:	2308      	movs	r3, #8
 8004aa0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004aa4:	2302      	movs	r3, #2
 8004aa6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004aaa:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f005 fda4 	bl	800a5fc <HAL_RCC_OscConfig>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d001      	beq.n	8004abe <SystemClock_Config+0xae>
  {
    Error_Handler();
 8004aba:	f000 fe7f 	bl	80057bc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004abe:	f005 f91f 	bl	8009d00 <HAL_PWREx_EnableOverDrive>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8004ac8:	f000 fe78 	bl	80057bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004acc:	230f      	movs	r3, #15
 8004ace:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004ad0:	2302      	movs	r3, #2
 8004ad2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004ad8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004adc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004ade:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ae2:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004ae4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004ae8:	2105      	movs	r1, #5
 8004aea:	4618      	mov	r0, r3
 8004aec:	f005 f958 	bl	8009da0 <HAL_RCC_ClockConfig>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d001      	beq.n	8004afa <SystemClock_Config+0xea>
  {
    Error_Handler();
 8004af6:	f000 fe61 	bl	80057bc <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8004afa:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004afe:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8004b00:	2300      	movs	r3, #0
 8004b02:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8004b04:	2300      	movs	r3, #0
 8004b06:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b08:	f107 030c 	add.w	r3, r7, #12
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f005 fb37 	bl	800a180 <HAL_RCCEx_PeriphCLKConfig>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d001      	beq.n	8004b1c <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8004b18:	f000 fe50 	bl	80057bc <Error_Handler>
  }
}
 8004b1c:	bf00      	nop
 8004b1e:	3790      	adds	r7, #144	; 0x90
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	40023800 	.word	0x40023800
 8004b28:	40007000 	.word	0x40007000

08004b2c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004b32:	463b      	mov	r3, r7
 8004b34:	2200      	movs	r2, #0
 8004b36:	601a      	str	r2, [r3, #0]
 8004b38:	605a      	str	r2, [r3, #4]
 8004b3a:	609a      	str	r2, [r3, #8]
 8004b3c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8004b3e:	4b7c      	ldr	r3, [pc, #496]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004b40:	4a7c      	ldr	r2, [pc, #496]	; (8004d34 <MX_ADC2_Init+0x208>)
 8004b42:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004b44:	4b7a      	ldr	r3, [pc, #488]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004b46:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004b4a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004b4c:	4b78      	ldr	r3, [pc, #480]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004b4e:	2200      	movs	r2, #0
 8004b50:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8004b52:	4b77      	ldr	r3, [pc, #476]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004b54:	2201      	movs	r2, #1
 8004b56:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8004b58:	4b75      	ldr	r3, [pc, #468]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004b5e:	4b74      	ldr	r3, [pc, #464]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004b60:	2200      	movs	r2, #0
 8004b62:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004b66:	4b72      	ldr	r3, [pc, #456]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004b68:	2200      	movs	r2, #0
 8004b6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004b6c:	4b70      	ldr	r3, [pc, #448]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004b6e:	4a72      	ldr	r2, [pc, #456]	; (8004d38 <MX_ADC2_Init+0x20c>)
 8004b70:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004b72:	4b6f      	ldr	r3, [pc, #444]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004b74:	2200      	movs	r2, #0
 8004b76:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8004b78:	4b6d      	ldr	r3, [pc, #436]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004b7a:	220e      	movs	r2, #14
 8004b7c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8004b7e:	4b6c      	ldr	r3, [pc, #432]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004b86:	4b6a      	ldr	r3, [pc, #424]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004b88:	2201      	movs	r2, #1
 8004b8a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004b8c:	4868      	ldr	r0, [pc, #416]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004b8e:	f002 fe9f 	bl	80078d0 <HAL_ADC_Init>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d001      	beq.n	8004b9c <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8004b98:	f000 fe10 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8004b9c:	230a      	movs	r3, #10
 8004b9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8004ba4:	2306      	movs	r3, #6
 8004ba6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004ba8:	463b      	mov	r3, r7
 8004baa:	4619      	mov	r1, r3
 8004bac:	4860      	ldr	r0, [pc, #384]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004bae:	f002 ffe3 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d001      	beq.n	8004bbc <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8004bb8:	f000 fe00 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8004bbc:	230b      	movs	r3, #11
 8004bbe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004bc4:	463b      	mov	r3, r7
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	4859      	ldr	r0, [pc, #356]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004bca:	f002 ffd5 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d001      	beq.n	8004bd8 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8004bd4:	f000 fdf2 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8004bd8:	230c      	movs	r3, #12
 8004bda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8004bdc:	2303      	movs	r3, #3
 8004bde:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004be0:	463b      	mov	r3, r7
 8004be2:	4619      	mov	r1, r3
 8004be4:	4852      	ldr	r0, [pc, #328]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004be6:	f002 ffc7 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d001      	beq.n	8004bf4 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8004bf0:	f000 fde4 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8004bf4:	230d      	movs	r3, #13
 8004bf6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8004bf8:	2304      	movs	r3, #4
 8004bfa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004bfc:	463b      	mov	r3, r7
 8004bfe:	4619      	mov	r1, r3
 8004c00:	484b      	ldr	r0, [pc, #300]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004c02:	f002 ffb9 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8004c0c:	f000 fdd6 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004c10:	2300      	movs	r3, #0
 8004c12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8004c14:	2305      	movs	r3, #5
 8004c16:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004c18:	463b      	mov	r3, r7
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	4844      	ldr	r0, [pc, #272]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004c1e:	f002 ffab 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d001      	beq.n	8004c2c <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8004c28:	f000 fdc8 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8004c30:	2306      	movs	r3, #6
 8004c32:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004c34:	463b      	mov	r3, r7
 8004c36:	4619      	mov	r1, r3
 8004c38:	483d      	ldr	r0, [pc, #244]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004c3a:	f002 ff9d 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d001      	beq.n	8004c48 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8004c44:	f000 fdba 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004c48:	2302      	movs	r3, #2
 8004c4a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8004c4c:	2307      	movs	r3, #7
 8004c4e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004c50:	463b      	mov	r3, r7
 8004c52:	4619      	mov	r1, r3
 8004c54:	4836      	ldr	r0, [pc, #216]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004c56:	f002 ff8f 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d001      	beq.n	8004c64 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8004c60:	f000 fdac 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004c64:	2303      	movs	r3, #3
 8004c66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8004c68:	2308      	movs	r3, #8
 8004c6a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004c6c:	463b      	mov	r3, r7
 8004c6e:	4619      	mov	r1, r3
 8004c70:	482f      	ldr	r0, [pc, #188]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004c72:	f002 ff81 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d001      	beq.n	8004c80 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8004c7c:	f000 fd9e 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8004c80:	2304      	movs	r3, #4
 8004c82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8004c84:	2309      	movs	r3, #9
 8004c86:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004c88:	463b      	mov	r3, r7
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	4828      	ldr	r0, [pc, #160]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004c8e:	f002 ff73 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d001      	beq.n	8004c9c <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8004c98:	f000 fd90 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8004c9c:	2305      	movs	r3, #5
 8004c9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8004ca0:	230a      	movs	r3, #10
 8004ca2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004ca4:	463b      	mov	r3, r7
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	4821      	ldr	r0, [pc, #132]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004caa:	f002 ff65 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d001      	beq.n	8004cb8 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8004cb4:	f000 fd82 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8004cb8:	2306      	movs	r3, #6
 8004cba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8004cbc:	230b      	movs	r3, #11
 8004cbe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004cc0:	463b      	mov	r3, r7
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	481a      	ldr	r0, [pc, #104]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004cc6:	f002 ff57 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d001      	beq.n	8004cd4 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8004cd0:	f000 fd74 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8004cd4:	2307      	movs	r3, #7
 8004cd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8004cd8:	230c      	movs	r3, #12
 8004cda:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004cdc:	463b      	mov	r3, r7
 8004cde:	4619      	mov	r1, r3
 8004ce0:	4813      	ldr	r0, [pc, #76]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004ce2:	f002 ff49 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d001      	beq.n	8004cf0 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 8004cec:	f000 fd66 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8004cf0:	2308      	movs	r3, #8
 8004cf2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8004cf4:	230d      	movs	r3, #13
 8004cf6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004cf8:	463b      	mov	r3, r7
 8004cfa:	4619      	mov	r1, r3
 8004cfc:	480c      	ldr	r0, [pc, #48]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004cfe:	f002 ff3b 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d001      	beq.n	8004d0c <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8004d08:	f000 fd58 	bl	80057bc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8004d0c:	2309      	movs	r3, #9
 8004d0e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8004d10:	230e      	movs	r3, #14
 8004d12:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004d14:	463b      	mov	r3, r7
 8004d16:	4619      	mov	r1, r3
 8004d18:	4805      	ldr	r0, [pc, #20]	; (8004d30 <MX_ADC2_Init+0x204>)
 8004d1a:	f002 ff2d 	bl	8007b78 <HAL_ADC_ConfigChannel>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8004d24:	f000 fd4a 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004d28:	bf00      	nop
 8004d2a:	3710      	adds	r7, #16
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	2003b85c 	.word	0x2003b85c
 8004d34:	40012100 	.word	0x40012100
 8004d38:	0f000001 	.word	0x0f000001

08004d3c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004d40:	4b12      	ldr	r3, [pc, #72]	; (8004d8c <MX_I2C1_Init+0x50>)
 8004d42:	4a13      	ldr	r2, [pc, #76]	; (8004d90 <MX_I2C1_Init+0x54>)
 8004d44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004d46:	4b11      	ldr	r3, [pc, #68]	; (8004d8c <MX_I2C1_Init+0x50>)
 8004d48:	4a12      	ldr	r2, [pc, #72]	; (8004d94 <MX_I2C1_Init+0x58>)
 8004d4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004d4c:	4b0f      	ldr	r3, [pc, #60]	; (8004d8c <MX_I2C1_Init+0x50>)
 8004d4e:	2200      	movs	r2, #0
 8004d50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004d52:	4b0e      	ldr	r3, [pc, #56]	; (8004d8c <MX_I2C1_Init+0x50>)
 8004d54:	2200      	movs	r2, #0
 8004d56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004d58:	4b0c      	ldr	r3, [pc, #48]	; (8004d8c <MX_I2C1_Init+0x50>)
 8004d5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004d5e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004d60:	4b0a      	ldr	r3, [pc, #40]	; (8004d8c <MX_I2C1_Init+0x50>)
 8004d62:	2200      	movs	r2, #0
 8004d64:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004d66:	4b09      	ldr	r3, [pc, #36]	; (8004d8c <MX_I2C1_Init+0x50>)
 8004d68:	2200      	movs	r2, #0
 8004d6a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004d6c:	4b07      	ldr	r3, [pc, #28]	; (8004d8c <MX_I2C1_Init+0x50>)
 8004d6e:	2200      	movs	r2, #0
 8004d70:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8004d72:	4b06      	ldr	r3, [pc, #24]	; (8004d8c <MX_I2C1_Init+0x50>)
 8004d74:	2280      	movs	r2, #128	; 0x80
 8004d76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004d78:	4804      	ldr	r0, [pc, #16]	; (8004d8c <MX_I2C1_Init+0x50>)
 8004d7a:	f004 f837 	bl	8008dec <HAL_I2C_Init>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d001      	beq.n	8004d88 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004d84:	f000 fd1a 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004d88:	bf00      	nop
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	2003b8a4 	.word	0x2003b8a4
 8004d90:	40005400 	.word	0x40005400
 8004d94:	000186a0 	.word	0x000186a0

08004d98 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8004d9c:	4b12      	ldr	r3, [pc, #72]	; (8004de8 <MX_I2C2_Init+0x50>)
 8004d9e:	4a13      	ldr	r2, [pc, #76]	; (8004dec <MX_I2C2_Init+0x54>)
 8004da0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8004da2:	4b11      	ldr	r3, [pc, #68]	; (8004de8 <MX_I2C2_Init+0x50>)
 8004da4:	4a12      	ldr	r2, [pc, #72]	; (8004df0 <MX_I2C2_Init+0x58>)
 8004da6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004da8:	4b0f      	ldr	r3, [pc, #60]	; (8004de8 <MX_I2C2_Init+0x50>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8004dae:	4b0e      	ldr	r3, [pc, #56]	; (8004de8 <MX_I2C2_Init+0x50>)
 8004db0:	2200      	movs	r2, #0
 8004db2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004db4:	4b0c      	ldr	r3, [pc, #48]	; (8004de8 <MX_I2C2_Init+0x50>)
 8004db6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004dba:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004dbc:	4b0a      	ldr	r3, [pc, #40]	; (8004de8 <MX_I2C2_Init+0x50>)
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004dc2:	4b09      	ldr	r3, [pc, #36]	; (8004de8 <MX_I2C2_Init+0x50>)
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004dc8:	4b07      	ldr	r3, [pc, #28]	; (8004de8 <MX_I2C2_Init+0x50>)
 8004dca:	2200      	movs	r2, #0
 8004dcc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8004dce:	4b06      	ldr	r3, [pc, #24]	; (8004de8 <MX_I2C2_Init+0x50>)
 8004dd0:	2280      	movs	r2, #128	; 0x80
 8004dd2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004dd4:	4804      	ldr	r0, [pc, #16]	; (8004de8 <MX_I2C2_Init+0x50>)
 8004dd6:	f004 f809 	bl	8008dec <HAL_I2C_Init>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d001      	beq.n	8004de4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004de0:	f000 fcec 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004de4:	bf00      	nop
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	2003b938 	.word	0x2003b938
 8004dec:	40005800 	.word	0x40005800
 8004df0:	000186a0 	.word	0x000186a0

08004df4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8004df4:	b480      	push	{r7}
 8004df6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8004df8:	4b0c      	ldr	r3, [pc, #48]	; (8004e2c <MX_SDIO_SD_Init+0x38>)
 8004dfa:	4a0d      	ldr	r2, [pc, #52]	; (8004e30 <MX_SDIO_SD_Init+0x3c>)
 8004dfc:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8004dfe:	4b0b      	ldr	r3, [pc, #44]	; (8004e2c <MX_SDIO_SD_Init+0x38>)
 8004e00:	2200      	movs	r2, #0
 8004e02:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8004e04:	4b09      	ldr	r3, [pc, #36]	; (8004e2c <MX_SDIO_SD_Init+0x38>)
 8004e06:	2200      	movs	r2, #0
 8004e08:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004e0a:	4b08      	ldr	r3, [pc, #32]	; (8004e2c <MX_SDIO_SD_Init+0x38>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8004e10:	4b06      	ldr	r3, [pc, #24]	; (8004e2c <MX_SDIO_SD_Init+0x38>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004e16:	4b05      	ldr	r3, [pc, #20]	; (8004e2c <MX_SDIO_SD_Init+0x38>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 8004e1c:	4b03      	ldr	r3, [pc, #12]	; (8004e2c <MX_SDIO_SD_Init+0x38>)
 8004e1e:	2202      	movs	r2, #2
 8004e20:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8004e22:	bf00      	nop
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr
 8004e2c:	2003bb38 	.word	0x2003bb38
 8004e30:	40012c00 	.word	0x40012c00

08004e34 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004e38:	4b17      	ldr	r3, [pc, #92]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e3a:	4a18      	ldr	r2, [pc, #96]	; (8004e9c <MX_SPI2_Init+0x68>)
 8004e3c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004e3e:	4b16      	ldr	r3, [pc, #88]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004e44:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004e46:	4b14      	ldr	r3, [pc, #80]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004e4c:	4b12      	ldr	r3, [pc, #72]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e4e:	2200      	movs	r2, #0
 8004e50:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004e52:	4b11      	ldr	r3, [pc, #68]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e54:	2202      	movs	r2, #2
 8004e56:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004e58:	4b0f      	ldr	r3, [pc, #60]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004e5e:	4b0e      	ldr	r3, [pc, #56]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e64:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004e66:	4b0c      	ldr	r3, [pc, #48]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e68:	2228      	movs	r2, #40	; 0x28
 8004e6a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004e6c:	4b0a      	ldr	r3, [pc, #40]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004e72:	4b09      	ldr	r3, [pc, #36]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e74:	2200      	movs	r2, #0
 8004e76:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e78:	4b07      	ldr	r3, [pc, #28]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004e7e:	4b06      	ldr	r3, [pc, #24]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e80:	220a      	movs	r2, #10
 8004e82:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004e84:	4804      	ldr	r0, [pc, #16]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e86:	f007 f8e3 	bl	800c050 <HAL_SPI_Init>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d001      	beq.n	8004e94 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004e90:	f000 fc94 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004e94:	bf00      	nop
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	2003b784 	.word	0x2003b784
 8004e9c:	40003800 	.word	0x40003800

08004ea0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b09a      	sub	sp, #104	; 0x68
 8004ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004ea6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004eaa:	2224      	movs	r2, #36	; 0x24
 8004eac:	2100      	movs	r1, #0
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f00e fa6d 	bl	801338e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004eb4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004eb8:	2200      	movs	r2, #0
 8004eba:	601a      	str	r2, [r3, #0]
 8004ebc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004ebe:	f107 0320 	add.w	r3, r7, #32
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	601a      	str	r2, [r3, #0]
 8004ec6:	605a      	str	r2, [r3, #4]
 8004ec8:	609a      	str	r2, [r3, #8]
 8004eca:	60da      	str	r2, [r3, #12]
 8004ecc:	611a      	str	r2, [r3, #16]
 8004ece:	615a      	str	r2, [r3, #20]
 8004ed0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004ed2:	463b      	mov	r3, r7
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	2100      	movs	r1, #0
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f00e fa58 	bl	801338e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004ede:	4b42      	ldr	r3, [pc, #264]	; (8004fe8 <MX_TIM1_Init+0x148>)
 8004ee0:	4a42      	ldr	r2, [pc, #264]	; (8004fec <MX_TIM1_Init+0x14c>)
 8004ee2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004ee4:	4b40      	ldr	r3, [pc, #256]	; (8004fe8 <MX_TIM1_Init+0x148>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004eea:	4b3f      	ldr	r3, [pc, #252]	; (8004fe8 <MX_TIM1_Init+0x148>)
 8004eec:	2200      	movs	r2, #0
 8004eee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004ef0:	4b3d      	ldr	r3, [pc, #244]	; (8004fe8 <MX_TIM1_Init+0x148>)
 8004ef2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004ef6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ef8:	4b3b      	ldr	r3, [pc, #236]	; (8004fe8 <MX_TIM1_Init+0x148>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004efe:	4b3a      	ldr	r3, [pc, #232]	; (8004fe8 <MX_TIM1_Init+0x148>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f04:	4b38      	ldr	r3, [pc, #224]	; (8004fe8 <MX_TIM1_Init+0x148>)
 8004f06:	2200      	movs	r2, #0
 8004f08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004f0a:	4837      	ldr	r0, [pc, #220]	; (8004fe8 <MX_TIM1_Init+0x148>)
 8004f0c:	f007 fe43 	bl	800cb96 <HAL_TIM_PWM_Init>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d001      	beq.n	8004f1a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004f16:	f000 fc51 	bl	80057bc <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004f22:	2301      	movs	r3, #1
 8004f24:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004f26:	2300      	movs	r3, #0
 8004f28:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004f32:	2301      	movs	r3, #1
 8004f34:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004f36:	2300      	movs	r3, #0
 8004f38:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8004f3e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004f42:	4619      	mov	r1, r3
 8004f44:	4828      	ldr	r0, [pc, #160]	; (8004fe8 <MX_TIM1_Init+0x148>)
 8004f46:	f007 fe8f 	bl	800cc68 <HAL_TIM_Encoder_Init>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d001      	beq.n	8004f54 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8004f50:	f000 fc34 	bl	80057bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f54:	2300      	movs	r3, #0
 8004f56:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004f5c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004f60:	4619      	mov	r1, r3
 8004f62:	4821      	ldr	r0, [pc, #132]	; (8004fe8 <MX_TIM1_Init+0x148>)
 8004f64:	f008 fbb6 	bl	800d6d4 <HAL_TIMEx_MasterConfigSynchronization>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d001      	beq.n	8004f72 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8004f6e:	f000 fc25 	bl	80057bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004f72:	2360      	movs	r3, #96	; 0x60
 8004f74:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8004f76:	2300      	movs	r3, #0
 8004f78:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004f82:	2300      	movs	r3, #0
 8004f84:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004f86:	2300      	movs	r3, #0
 8004f88:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004f8e:	f107 0320 	add.w	r3, r7, #32
 8004f92:	2208      	movs	r2, #8
 8004f94:	4619      	mov	r1, r3
 8004f96:	4814      	ldr	r0, [pc, #80]	; (8004fe8 <MX_TIM1_Init+0x148>)
 8004f98:	f008 f838 	bl	800d00c <HAL_TIM_PWM_ConfigChannel>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d001      	beq.n	8004fa6 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8004fa2:	f000 fc0b 	bl	80057bc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004faa:	2300      	movs	r3, #0
 8004fac:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004fba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004fbe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004fc4:	463b      	mov	r3, r7
 8004fc6:	4619      	mov	r1, r3
 8004fc8:	4807      	ldr	r0, [pc, #28]	; (8004fe8 <MX_TIM1_Init+0x148>)
 8004fca:	f008 fbff 	bl	800d7cc <HAL_TIMEx_ConfigBreakDeadTime>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d001      	beq.n	8004fd8 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8004fd4:	f000 fbf2 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004fd8:	4803      	ldr	r0, [pc, #12]	; (8004fe8 <MX_TIM1_Init+0x148>)
 8004fda:	f000 ffdf 	bl	8005f9c <HAL_TIM_MspPostInit>

}
 8004fde:	bf00      	nop
 8004fe0:	3768      	adds	r7, #104	; 0x68
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	2003baf8 	.word	0x2003baf8
 8004fec:	40010000 	.word	0x40010000

08004ff0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b08a      	sub	sp, #40	; 0x28
 8004ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ff6:	f107 0320 	add.w	r3, r7, #32
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	601a      	str	r2, [r3, #0]
 8004ffe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005000:	1d3b      	adds	r3, r7, #4
 8005002:	2200      	movs	r2, #0
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	605a      	str	r2, [r3, #4]
 8005008:	609a      	str	r2, [r3, #8]
 800500a:	60da      	str	r2, [r3, #12]
 800500c:	611a      	str	r2, [r3, #16]
 800500e:	615a      	str	r2, [r3, #20]
 8005010:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005012:	4b27      	ldr	r3, [pc, #156]	; (80050b0 <MX_TIM3_Init+0xc0>)
 8005014:	4a27      	ldr	r2, [pc, #156]	; (80050b4 <MX_TIM3_Init+0xc4>)
 8005016:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005018:	4b25      	ldr	r3, [pc, #148]	; (80050b0 <MX_TIM3_Init+0xc0>)
 800501a:	2200      	movs	r2, #0
 800501c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800501e:	4b24      	ldr	r3, [pc, #144]	; (80050b0 <MX_TIM3_Init+0xc0>)
 8005020:	2200      	movs	r2, #0
 8005022:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005024:	4b22      	ldr	r3, [pc, #136]	; (80050b0 <MX_TIM3_Init+0xc0>)
 8005026:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800502a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800502c:	4b20      	ldr	r3, [pc, #128]	; (80050b0 <MX_TIM3_Init+0xc0>)
 800502e:	2200      	movs	r2, #0
 8005030:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005032:	4b1f      	ldr	r3, [pc, #124]	; (80050b0 <MX_TIM3_Init+0xc0>)
 8005034:	2200      	movs	r2, #0
 8005036:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005038:	481d      	ldr	r0, [pc, #116]	; (80050b0 <MX_TIM3_Init+0xc0>)
 800503a:	f007 fdac 	bl	800cb96 <HAL_TIM_PWM_Init>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d001      	beq.n	8005048 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8005044:	f000 fbba 	bl	80057bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005048:	2300      	movs	r3, #0
 800504a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800504c:	2300      	movs	r3, #0
 800504e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005050:	f107 0320 	add.w	r3, r7, #32
 8005054:	4619      	mov	r1, r3
 8005056:	4816      	ldr	r0, [pc, #88]	; (80050b0 <MX_TIM3_Init+0xc0>)
 8005058:	f008 fb3c 	bl	800d6d4 <HAL_TIMEx_MasterConfigSynchronization>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d001      	beq.n	8005066 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8005062:	f000 fbab 	bl	80057bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005066:	2360      	movs	r3, #96	; 0x60
 8005068:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800506a:	2300      	movs	r3, #0
 800506c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800506e:	2300      	movs	r3, #0
 8005070:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005072:	2300      	movs	r3, #0
 8005074:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005076:	1d3b      	adds	r3, r7, #4
 8005078:	2200      	movs	r2, #0
 800507a:	4619      	mov	r1, r3
 800507c:	480c      	ldr	r0, [pc, #48]	; (80050b0 <MX_TIM3_Init+0xc0>)
 800507e:	f007 ffc5 	bl	800d00c <HAL_TIM_PWM_ConfigChannel>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d001      	beq.n	800508c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8005088:	f000 fb98 	bl	80057bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800508c:	1d3b      	adds	r3, r7, #4
 800508e:	2204      	movs	r2, #4
 8005090:	4619      	mov	r1, r3
 8005092:	4807      	ldr	r0, [pc, #28]	; (80050b0 <MX_TIM3_Init+0xc0>)
 8005094:	f007 ffba 	bl	800d00c <HAL_TIM_PWM_ConfigChannel>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d001      	beq.n	80050a2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800509e:	f000 fb8d 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80050a2:	4803      	ldr	r0, [pc, #12]	; (80050b0 <MX_TIM3_Init+0xc0>)
 80050a4:	f000 ff7a 	bl	8005f9c <HAL_TIM_MspPostInit>

}
 80050a8:	bf00      	nop
 80050aa:	3728      	adds	r7, #40	; 0x28
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	2003b990 	.word	0x2003b990
 80050b4:	40000400 	.word	0x40000400

080050b8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b08a      	sub	sp, #40	; 0x28
 80050bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80050be:	f107 0320 	add.w	r3, r7, #32
 80050c2:	2200      	movs	r2, #0
 80050c4:	601a      	str	r2, [r3, #0]
 80050c6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80050c8:	1d3b      	adds	r3, r7, #4
 80050ca:	2200      	movs	r2, #0
 80050cc:	601a      	str	r2, [r3, #0]
 80050ce:	605a      	str	r2, [r3, #4]
 80050d0:	609a      	str	r2, [r3, #8]
 80050d2:	60da      	str	r2, [r3, #12]
 80050d4:	611a      	str	r2, [r3, #16]
 80050d6:	615a      	str	r2, [r3, #20]
 80050d8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80050da:	4b27      	ldr	r3, [pc, #156]	; (8005178 <MX_TIM4_Init+0xc0>)
 80050dc:	4a27      	ldr	r2, [pc, #156]	; (800517c <MX_TIM4_Init+0xc4>)
 80050de:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80050e0:	4b25      	ldr	r3, [pc, #148]	; (8005178 <MX_TIM4_Init+0xc0>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050e6:	4b24      	ldr	r3, [pc, #144]	; (8005178 <MX_TIM4_Init+0xc0>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 80050ec:	4b22      	ldr	r3, [pc, #136]	; (8005178 <MX_TIM4_Init+0xc0>)
 80050ee:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80050f2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050f4:	4b20      	ldr	r3, [pc, #128]	; (8005178 <MX_TIM4_Init+0xc0>)
 80050f6:	2200      	movs	r2, #0
 80050f8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050fa:	4b1f      	ldr	r3, [pc, #124]	; (8005178 <MX_TIM4_Init+0xc0>)
 80050fc:	2200      	movs	r2, #0
 80050fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005100:	481d      	ldr	r0, [pc, #116]	; (8005178 <MX_TIM4_Init+0xc0>)
 8005102:	f007 fd48 	bl	800cb96 <HAL_TIM_PWM_Init>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d001      	beq.n	8005110 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 800510c:	f000 fb56 	bl	80057bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005110:	2300      	movs	r3, #0
 8005112:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005114:	2300      	movs	r3, #0
 8005116:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005118:	f107 0320 	add.w	r3, r7, #32
 800511c:	4619      	mov	r1, r3
 800511e:	4816      	ldr	r0, [pc, #88]	; (8005178 <MX_TIM4_Init+0xc0>)
 8005120:	f008 fad8 	bl	800d6d4 <HAL_TIMEx_MasterConfigSynchronization>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d001      	beq.n	800512e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800512a:	f000 fb47 	bl	80057bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800512e:	2360      	movs	r3, #96	; 0x60
 8005130:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005132:	2300      	movs	r3, #0
 8005134:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005136:	2300      	movs	r3, #0
 8005138:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800513a:	2300      	movs	r3, #0
 800513c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800513e:	1d3b      	adds	r3, r7, #4
 8005140:	2208      	movs	r2, #8
 8005142:	4619      	mov	r1, r3
 8005144:	480c      	ldr	r0, [pc, #48]	; (8005178 <MX_TIM4_Init+0xc0>)
 8005146:	f007 ff61 	bl	800d00c <HAL_TIM_PWM_ConfigChannel>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d001      	beq.n	8005154 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8005150:	f000 fb34 	bl	80057bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005154:	1d3b      	adds	r3, r7, #4
 8005156:	220c      	movs	r2, #12
 8005158:	4619      	mov	r1, r3
 800515a:	4807      	ldr	r0, [pc, #28]	; (8005178 <MX_TIM4_Init+0xc0>)
 800515c:	f007 ff56 	bl	800d00c <HAL_TIM_PWM_ConfigChannel>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d001      	beq.n	800516a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8005166:	f000 fb29 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800516a:	4803      	ldr	r0, [pc, #12]	; (8005178 <MX_TIM4_Init+0xc0>)
 800516c:	f000 ff16 	bl	8005f9c <HAL_TIM_MspPostInit>

}
 8005170:	bf00      	nop
 8005172:	3728      	adds	r7, #40	; 0x28
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	2003b81c 	.word	0x2003b81c
 800517c:	40000800 	.word	0x40000800

08005180 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b082      	sub	sp, #8
 8005184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005186:	463b      	mov	r3, r7
 8005188:	2200      	movs	r2, #0
 800518a:	601a      	str	r2, [r3, #0]
 800518c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800518e:	4b15      	ldr	r3, [pc, #84]	; (80051e4 <MX_TIM6_Init+0x64>)
 8005190:	4a15      	ldr	r2, [pc, #84]	; (80051e8 <MX_TIM6_Init+0x68>)
 8005192:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8005194:	4b13      	ldr	r3, [pc, #76]	; (80051e4 <MX_TIM6_Init+0x64>)
 8005196:	2259      	movs	r2, #89	; 0x59
 8005198:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800519a:	4b12      	ldr	r3, [pc, #72]	; (80051e4 <MX_TIM6_Init+0x64>)
 800519c:	2200      	movs	r2, #0
 800519e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80051a0:	4b10      	ldr	r3, [pc, #64]	; (80051e4 <MX_TIM6_Init+0x64>)
 80051a2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80051a6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80051a8:	4b0e      	ldr	r3, [pc, #56]	; (80051e4 <MX_TIM6_Init+0x64>)
 80051aa:	2280      	movs	r2, #128	; 0x80
 80051ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80051ae:	480d      	ldr	r0, [pc, #52]	; (80051e4 <MX_TIM6_Init+0x64>)
 80051b0:	f007 fca2 	bl	800caf8 <HAL_TIM_Base_Init>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d001      	beq.n	80051be <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80051ba:	f000 faff 	bl	80057bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80051be:	2300      	movs	r3, #0
 80051c0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80051c2:	2300      	movs	r3, #0
 80051c4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80051c6:	463b      	mov	r3, r7
 80051c8:	4619      	mov	r1, r3
 80051ca:	4806      	ldr	r0, [pc, #24]	; (80051e4 <MX_TIM6_Init+0x64>)
 80051cc:	f008 fa82 	bl	800d6d4 <HAL_TIMEx_MasterConfigSynchronization>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d001      	beq.n	80051da <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80051d6:	f000 faf1 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80051da:	bf00      	nop
 80051dc:	3708      	adds	r7, #8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	2003bab8 	.word	0x2003bab8
 80051e8:	40001000 	.word	0x40001000

080051ec <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b082      	sub	sp, #8
 80051f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051f2:	463b      	mov	r3, r7
 80051f4:	2200      	movs	r2, #0
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80051fa:	4b14      	ldr	r3, [pc, #80]	; (800524c <MX_TIM7_Init+0x60>)
 80051fc:	4a14      	ldr	r2, [pc, #80]	; (8005250 <MX_TIM7_Init+0x64>)
 80051fe:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 8005200:	4b12      	ldr	r3, [pc, #72]	; (800524c <MX_TIM7_Init+0x60>)
 8005202:	22b3      	movs	r2, #179	; 0xb3
 8005204:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005206:	4b11      	ldr	r3, [pc, #68]	; (800524c <MX_TIM7_Init+0x60>)
 8005208:	2200      	movs	r2, #0
 800520a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 800520c:	4b0f      	ldr	r3, [pc, #60]	; (800524c <MX_TIM7_Init+0x60>)
 800520e:	2231      	movs	r2, #49	; 0x31
 8005210:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005212:	4b0e      	ldr	r3, [pc, #56]	; (800524c <MX_TIM7_Init+0x60>)
 8005214:	2280      	movs	r2, #128	; 0x80
 8005216:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005218:	480c      	ldr	r0, [pc, #48]	; (800524c <MX_TIM7_Init+0x60>)
 800521a:	f007 fc6d 	bl	800caf8 <HAL_TIM_Base_Init>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8005224:	f000 faca 	bl	80057bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005228:	2300      	movs	r3, #0
 800522a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800522c:	2300      	movs	r3, #0
 800522e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005230:	463b      	mov	r3, r7
 8005232:	4619      	mov	r1, r3
 8005234:	4805      	ldr	r0, [pc, #20]	; (800524c <MX_TIM7_Init+0x60>)
 8005236:	f008 fa4d 	bl	800d6d4 <HAL_TIMEx_MasterConfigSynchronization>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d001      	beq.n	8005244 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8005240:	f000 fabc 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005244:	bf00      	nop
 8005246:	3708      	adds	r7, #8
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	2003bc5c 	.word	0x2003bc5c
 8005250:	40001400 	.word	0x40001400

08005254 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b08c      	sub	sp, #48	; 0x30
 8005258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800525a:	f107 030c 	add.w	r3, r7, #12
 800525e:	2224      	movs	r2, #36	; 0x24
 8005260:	2100      	movs	r1, #0
 8005262:	4618      	mov	r0, r3
 8005264:	f00e f893 	bl	801338e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005268:	1d3b      	adds	r3, r7, #4
 800526a:	2200      	movs	r2, #0
 800526c:	601a      	str	r2, [r3, #0]
 800526e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8005270:	4b22      	ldr	r3, [pc, #136]	; (80052fc <MX_TIM8_Init+0xa8>)
 8005272:	4a23      	ldr	r2, [pc, #140]	; (8005300 <MX_TIM8_Init+0xac>)
 8005274:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8005276:	4b21      	ldr	r3, [pc, #132]	; (80052fc <MX_TIM8_Init+0xa8>)
 8005278:	2200      	movs	r2, #0
 800527a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800527c:	4b1f      	ldr	r3, [pc, #124]	; (80052fc <MX_TIM8_Init+0xa8>)
 800527e:	2210      	movs	r2, #16
 8005280:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8005282:	4b1e      	ldr	r3, [pc, #120]	; (80052fc <MX_TIM8_Init+0xa8>)
 8005284:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005288:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800528a:	4b1c      	ldr	r3, [pc, #112]	; (80052fc <MX_TIM8_Init+0xa8>)
 800528c:	2200      	movs	r2, #0
 800528e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8005290:	4b1a      	ldr	r3, [pc, #104]	; (80052fc <MX_TIM8_Init+0xa8>)
 8005292:	2200      	movs	r2, #0
 8005294:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005296:	4b19      	ldr	r3, [pc, #100]	; (80052fc <MX_TIM8_Init+0xa8>)
 8005298:	2200      	movs	r2, #0
 800529a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800529c:	2303      	movs	r3, #3
 800529e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80052a0:	2300      	movs	r3, #0
 80052a2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80052a4:	2301      	movs	r3, #1
 80052a6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80052a8:	2300      	movs	r3, #0
 80052aa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80052ac:	2300      	movs	r3, #0
 80052ae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80052b0:	2300      	movs	r3, #0
 80052b2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80052b4:	2301      	movs	r3, #1
 80052b6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80052b8:	2300      	movs	r3, #0
 80052ba:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80052bc:	2300      	movs	r3, #0
 80052be:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80052c0:	f107 030c 	add.w	r3, r7, #12
 80052c4:	4619      	mov	r1, r3
 80052c6:	480d      	ldr	r0, [pc, #52]	; (80052fc <MX_TIM8_Init+0xa8>)
 80052c8:	f007 fcce 	bl	800cc68 <HAL_TIM_Encoder_Init>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80052d2:	f000 fa73 	bl	80057bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80052d6:	2300      	movs	r3, #0
 80052d8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80052da:	2300      	movs	r3, #0
 80052dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80052de:	1d3b      	adds	r3, r7, #4
 80052e0:	4619      	mov	r1, r3
 80052e2:	4806      	ldr	r0, [pc, #24]	; (80052fc <MX_TIM8_Init+0xa8>)
 80052e4:	f008 f9f6 	bl	800d6d4 <HAL_TIMEx_MasterConfigSynchronization>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d001      	beq.n	80052f2 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80052ee:	f000 fa65 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80052f2:	bf00      	nop
 80052f4:	3730      	adds	r7, #48	; 0x30
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	2003b7dc 	.word	0x2003b7dc
 8005300:	40010400 	.word	0x40010400

08005304 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b088      	sub	sp, #32
 8005308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800530a:	1d3b      	adds	r3, r7, #4
 800530c:	2200      	movs	r2, #0
 800530e:	601a      	str	r2, [r3, #0]
 8005310:	605a      	str	r2, [r3, #4]
 8005312:	609a      	str	r2, [r3, #8]
 8005314:	60da      	str	r2, [r3, #12]
 8005316:	611a      	str	r2, [r3, #16]
 8005318:	615a      	str	r2, [r3, #20]
 800531a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800531c:	4b1e      	ldr	r3, [pc, #120]	; (8005398 <MX_TIM10_Init+0x94>)
 800531e:	4a1f      	ldr	r2, [pc, #124]	; (800539c <MX_TIM10_Init+0x98>)
 8005320:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8005322:	4b1d      	ldr	r3, [pc, #116]	; (8005398 <MX_TIM10_Init+0x94>)
 8005324:	2200      	movs	r2, #0
 8005326:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005328:	4b1b      	ldr	r3, [pc, #108]	; (8005398 <MX_TIM10_Init+0x94>)
 800532a:	2200      	movs	r2, #0
 800532c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800532e:	4b1a      	ldr	r3, [pc, #104]	; (8005398 <MX_TIM10_Init+0x94>)
 8005330:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005334:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005336:	4b18      	ldr	r3, [pc, #96]	; (8005398 <MX_TIM10_Init+0x94>)
 8005338:	2200      	movs	r2, #0
 800533a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800533c:	4b16      	ldr	r3, [pc, #88]	; (8005398 <MX_TIM10_Init+0x94>)
 800533e:	2200      	movs	r2, #0
 8005340:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8005342:	4815      	ldr	r0, [pc, #84]	; (8005398 <MX_TIM10_Init+0x94>)
 8005344:	f007 fbd8 	bl	800caf8 <HAL_TIM_Base_Init>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d001      	beq.n	8005352 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800534e:	f000 fa35 	bl	80057bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8005352:	4811      	ldr	r0, [pc, #68]	; (8005398 <MX_TIM10_Init+0x94>)
 8005354:	f007 fc1f 	bl	800cb96 <HAL_TIM_PWM_Init>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800535e:	f000 fa2d 	bl	80057bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005362:	2360      	movs	r3, #96	; 0x60
 8005364:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005366:	2300      	movs	r3, #0
 8005368:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800536a:	2300      	movs	r3, #0
 800536c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800536e:	2300      	movs	r3, #0
 8005370:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005372:	1d3b      	adds	r3, r7, #4
 8005374:	2200      	movs	r2, #0
 8005376:	4619      	mov	r1, r3
 8005378:	4807      	ldr	r0, [pc, #28]	; (8005398 <MX_TIM10_Init+0x94>)
 800537a:	f007 fe47 	bl	800d00c <HAL_TIM_PWM_ConfigChannel>
 800537e:	4603      	mov	r3, r0
 8005380:	2b00      	cmp	r3, #0
 8005382:	d001      	beq.n	8005388 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8005384:	f000 fa1a 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8005388:	4803      	ldr	r0, [pc, #12]	; (8005398 <MX_TIM10_Init+0x94>)
 800538a:	f000 fe07 	bl	8005f9c <HAL_TIM_MspPostInit>

}
 800538e:	bf00      	nop
 8005390:	3720      	adds	r7, #32
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	2003b8f8 	.word	0x2003b8f8
 800539c:	40014400 	.word	0x40014400

080053a0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b088      	sub	sp, #32
 80053a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80053a6:	1d3b      	adds	r3, r7, #4
 80053a8:	2200      	movs	r2, #0
 80053aa:	601a      	str	r2, [r3, #0]
 80053ac:	605a      	str	r2, [r3, #4]
 80053ae:	609a      	str	r2, [r3, #8]
 80053b0:	60da      	str	r2, [r3, #12]
 80053b2:	611a      	str	r2, [r3, #16]
 80053b4:	615a      	str	r2, [r3, #20]
 80053b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80053b8:	4b1e      	ldr	r3, [pc, #120]	; (8005434 <MX_TIM11_Init+0x94>)
 80053ba:	4a1f      	ldr	r2, [pc, #124]	; (8005438 <MX_TIM11_Init+0x98>)
 80053bc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80053be:	4b1d      	ldr	r3, [pc, #116]	; (8005434 <MX_TIM11_Init+0x94>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053c4:	4b1b      	ldr	r3, [pc, #108]	; (8005434 <MX_TIM11_Init+0x94>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80053ca:	4b1a      	ldr	r3, [pc, #104]	; (8005434 <MX_TIM11_Init+0x94>)
 80053cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80053d0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80053d2:	4b18      	ldr	r3, [pc, #96]	; (8005434 <MX_TIM11_Init+0x94>)
 80053d4:	2200      	movs	r2, #0
 80053d6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053d8:	4b16      	ldr	r3, [pc, #88]	; (8005434 <MX_TIM11_Init+0x94>)
 80053da:	2200      	movs	r2, #0
 80053dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80053de:	4815      	ldr	r0, [pc, #84]	; (8005434 <MX_TIM11_Init+0x94>)
 80053e0:	f007 fb8a 	bl	800caf8 <HAL_TIM_Base_Init>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d001      	beq.n	80053ee <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80053ea:	f000 f9e7 	bl	80057bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80053ee:	4811      	ldr	r0, [pc, #68]	; (8005434 <MX_TIM11_Init+0x94>)
 80053f0:	f007 fbd1 	bl	800cb96 <HAL_TIM_PWM_Init>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d001      	beq.n	80053fe <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80053fa:	f000 f9df 	bl	80057bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80053fe:	2360      	movs	r3, #96	; 0x60
 8005400:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005402:	2300      	movs	r3, #0
 8005404:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005406:	2300      	movs	r3, #0
 8005408:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800540a:	2300      	movs	r3, #0
 800540c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800540e:	1d3b      	adds	r3, r7, #4
 8005410:	2200      	movs	r2, #0
 8005412:	4619      	mov	r1, r3
 8005414:	4807      	ldr	r0, [pc, #28]	; (8005434 <MX_TIM11_Init+0x94>)
 8005416:	f007 fdf9 	bl	800d00c <HAL_TIM_PWM_ConfigChannel>
 800541a:	4603      	mov	r3, r0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d001      	beq.n	8005424 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8005420:	f000 f9cc 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8005424:	4803      	ldr	r0, [pc, #12]	; (8005434 <MX_TIM11_Init+0x94>)
 8005426:	f000 fdb9 	bl	8005f9c <HAL_TIM_MspPostInit>

}
 800542a:	bf00      	nop
 800542c:	3720      	adds	r7, #32
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	2003ba18 	.word	0x2003ba18
 8005438:	40014800 	.word	0x40014800

0800543c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8005440:	4b0e      	ldr	r3, [pc, #56]	; (800547c <MX_TIM13_Init+0x40>)
 8005442:	4a0f      	ldr	r2, [pc, #60]	; (8005480 <MX_TIM13_Init+0x44>)
 8005444:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 8005446:	4b0d      	ldr	r3, [pc, #52]	; (800547c <MX_TIM13_Init+0x40>)
 8005448:	2259      	movs	r2, #89	; 0x59
 800544a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800544c:	4b0b      	ldr	r3, [pc, #44]	; (800547c <MX_TIM13_Init+0x40>)
 800544e:	2200      	movs	r2, #0
 8005450:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8005452:	4b0a      	ldr	r3, [pc, #40]	; (800547c <MX_TIM13_Init+0x40>)
 8005454:	f242 720f 	movw	r2, #9999	; 0x270f
 8005458:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800545a:	4b08      	ldr	r3, [pc, #32]	; (800547c <MX_TIM13_Init+0x40>)
 800545c:	2200      	movs	r2, #0
 800545e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005460:	4b06      	ldr	r3, [pc, #24]	; (800547c <MX_TIM13_Init+0x40>)
 8005462:	2280      	movs	r2, #128	; 0x80
 8005464:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8005466:	4805      	ldr	r0, [pc, #20]	; (800547c <MX_TIM13_Init+0x40>)
 8005468:	f007 fb46 	bl	800caf8 <HAL_TIM_Base_Init>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d001      	beq.n	8005476 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8005472:	f000 f9a3 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8005476:	bf00      	nop
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	2003b9d8 	.word	0x2003b9d8
 8005480:	40001c00 	.word	0x40001c00

08005484 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005488:	4b11      	ldr	r3, [pc, #68]	; (80054d0 <MX_USART2_UART_Init+0x4c>)
 800548a:	4a12      	ldr	r2, [pc, #72]	; (80054d4 <MX_USART2_UART_Init+0x50>)
 800548c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800548e:	4b10      	ldr	r3, [pc, #64]	; (80054d0 <MX_USART2_UART_Init+0x4c>)
 8005490:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005494:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005496:	4b0e      	ldr	r3, [pc, #56]	; (80054d0 <MX_USART2_UART_Init+0x4c>)
 8005498:	2200      	movs	r2, #0
 800549a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800549c:	4b0c      	ldr	r3, [pc, #48]	; (80054d0 <MX_USART2_UART_Init+0x4c>)
 800549e:	2200      	movs	r2, #0
 80054a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80054a2:	4b0b      	ldr	r3, [pc, #44]	; (80054d0 <MX_USART2_UART_Init+0x4c>)
 80054a4:	2200      	movs	r2, #0
 80054a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80054a8:	4b09      	ldr	r3, [pc, #36]	; (80054d0 <MX_USART2_UART_Init+0x4c>)
 80054aa:	220c      	movs	r2, #12
 80054ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80054ae:	4b08      	ldr	r3, [pc, #32]	; (80054d0 <MX_USART2_UART_Init+0x4c>)
 80054b0:	2200      	movs	r2, #0
 80054b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80054b4:	4b06      	ldr	r3, [pc, #24]	; (80054d0 <MX_USART2_UART_Init+0x4c>)
 80054b6:	2200      	movs	r2, #0
 80054b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80054ba:	4805      	ldr	r0, [pc, #20]	; (80054d0 <MX_USART2_UART_Init+0x4c>)
 80054bc:	f008 f9ec 	bl	800d898 <HAL_UART_Init>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d001      	beq.n	80054ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80054c6:	f000 f979 	bl	80057bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80054ca:	bf00      	nop
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	2003bbbc 	.word	0x2003bbbc
 80054d4:	40004400 	.word	0x40004400

080054d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b082      	sub	sp, #8
 80054dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80054de:	2300      	movs	r3, #0
 80054e0:	607b      	str	r3, [r7, #4]
 80054e2:	4b14      	ldr	r3, [pc, #80]	; (8005534 <MX_DMA_Init+0x5c>)
 80054e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e6:	4a13      	ldr	r2, [pc, #76]	; (8005534 <MX_DMA_Init+0x5c>)
 80054e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80054ec:	6313      	str	r3, [r2, #48]	; 0x30
 80054ee:	4b11      	ldr	r3, [pc, #68]	; (8005534 <MX_DMA_Init+0x5c>)
 80054f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054f6:	607b      	str	r3, [r7, #4]
 80054f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80054fa:	2200      	movs	r2, #0
 80054fc:	2100      	movs	r1, #0
 80054fe:	203a      	movs	r0, #58	; 0x3a
 8005500:	f002 fec5 	bl	800828e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8005504:	203a      	movs	r0, #58	; 0x3a
 8005506:	f002 fede 	bl	80082c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800550a:	2200      	movs	r2, #0
 800550c:	2100      	movs	r1, #0
 800550e:	203b      	movs	r0, #59	; 0x3b
 8005510:	f002 febd 	bl	800828e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8005514:	203b      	movs	r0, #59	; 0x3b
 8005516:	f002 fed6 	bl	80082c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800551a:	2200      	movs	r2, #0
 800551c:	2100      	movs	r1, #0
 800551e:	2045      	movs	r0, #69	; 0x45
 8005520:	f002 feb5 	bl	800828e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8005524:	2045      	movs	r0, #69	; 0x45
 8005526:	f002 fece 	bl	80082c6 <HAL_NVIC_EnableIRQ>

}
 800552a:	bf00      	nop
 800552c:	3708      	adds	r7, #8
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	40023800 	.word	0x40023800

08005538 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b08c      	sub	sp, #48	; 0x30
 800553c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800553e:	f107 031c 	add.w	r3, r7, #28
 8005542:	2200      	movs	r2, #0
 8005544:	601a      	str	r2, [r3, #0]
 8005546:	605a      	str	r2, [r3, #4]
 8005548:	609a      	str	r2, [r3, #8]
 800554a:	60da      	str	r2, [r3, #12]
 800554c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800554e:	2300      	movs	r3, #0
 8005550:	61bb      	str	r3, [r7, #24]
 8005552:	4b94      	ldr	r3, [pc, #592]	; (80057a4 <MX_GPIO_Init+0x26c>)
 8005554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005556:	4a93      	ldr	r2, [pc, #588]	; (80057a4 <MX_GPIO_Init+0x26c>)
 8005558:	f043 0310 	orr.w	r3, r3, #16
 800555c:	6313      	str	r3, [r2, #48]	; 0x30
 800555e:	4b91      	ldr	r3, [pc, #580]	; (80057a4 <MX_GPIO_Init+0x26c>)
 8005560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005562:	f003 0310 	and.w	r3, r3, #16
 8005566:	61bb      	str	r3, [r7, #24]
 8005568:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800556a:	2300      	movs	r3, #0
 800556c:	617b      	str	r3, [r7, #20]
 800556e:	4b8d      	ldr	r3, [pc, #564]	; (80057a4 <MX_GPIO_Init+0x26c>)
 8005570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005572:	4a8c      	ldr	r2, [pc, #560]	; (80057a4 <MX_GPIO_Init+0x26c>)
 8005574:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005578:	6313      	str	r3, [r2, #48]	; 0x30
 800557a:	4b8a      	ldr	r3, [pc, #552]	; (80057a4 <MX_GPIO_Init+0x26c>)
 800557c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800557e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005582:	617b      	str	r3, [r7, #20]
 8005584:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005586:	2300      	movs	r3, #0
 8005588:	613b      	str	r3, [r7, #16]
 800558a:	4b86      	ldr	r3, [pc, #536]	; (80057a4 <MX_GPIO_Init+0x26c>)
 800558c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800558e:	4a85      	ldr	r2, [pc, #532]	; (80057a4 <MX_GPIO_Init+0x26c>)
 8005590:	f043 0304 	orr.w	r3, r3, #4
 8005594:	6313      	str	r3, [r2, #48]	; 0x30
 8005596:	4b83      	ldr	r3, [pc, #524]	; (80057a4 <MX_GPIO_Init+0x26c>)
 8005598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800559a:	f003 0304 	and.w	r3, r3, #4
 800559e:	613b      	str	r3, [r7, #16]
 80055a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80055a2:	2300      	movs	r3, #0
 80055a4:	60fb      	str	r3, [r7, #12]
 80055a6:	4b7f      	ldr	r3, [pc, #508]	; (80057a4 <MX_GPIO_Init+0x26c>)
 80055a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055aa:	4a7e      	ldr	r2, [pc, #504]	; (80057a4 <MX_GPIO_Init+0x26c>)
 80055ac:	f043 0301 	orr.w	r3, r3, #1
 80055b0:	6313      	str	r3, [r2, #48]	; 0x30
 80055b2:	4b7c      	ldr	r3, [pc, #496]	; (80057a4 <MX_GPIO_Init+0x26c>)
 80055b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055b6:	f003 0301 	and.w	r3, r3, #1
 80055ba:	60fb      	str	r3, [r7, #12]
 80055bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80055be:	2300      	movs	r3, #0
 80055c0:	60bb      	str	r3, [r7, #8]
 80055c2:	4b78      	ldr	r3, [pc, #480]	; (80057a4 <MX_GPIO_Init+0x26c>)
 80055c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c6:	4a77      	ldr	r2, [pc, #476]	; (80057a4 <MX_GPIO_Init+0x26c>)
 80055c8:	f043 0302 	orr.w	r3, r3, #2
 80055cc:	6313      	str	r3, [r2, #48]	; 0x30
 80055ce:	4b75      	ldr	r3, [pc, #468]	; (80057a4 <MX_GPIO_Init+0x26c>)
 80055d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055d2:	f003 0302 	and.w	r3, r3, #2
 80055d6:	60bb      	str	r3, [r7, #8]
 80055d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80055da:	2300      	movs	r3, #0
 80055dc:	607b      	str	r3, [r7, #4]
 80055de:	4b71      	ldr	r3, [pc, #452]	; (80057a4 <MX_GPIO_Init+0x26c>)
 80055e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055e2:	4a70      	ldr	r2, [pc, #448]	; (80057a4 <MX_GPIO_Init+0x26c>)
 80055e4:	f043 0308 	orr.w	r3, r3, #8
 80055e8:	6313      	str	r3, [r2, #48]	; 0x30
 80055ea:	4b6e      	ldr	r3, [pc, #440]	; (80057a4 <MX_GPIO_Init+0x26c>)
 80055ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ee:	f003 0308 	and.w	r3, r3, #8
 80055f2:	607b      	str	r3, [r7, #4]
 80055f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 80055f6:	2200      	movs	r2, #0
 80055f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80055fc:	486a      	ldr	r0, [pc, #424]	; (80057a8 <MX_GPIO_Init+0x270>)
 80055fe:	f003 fbdb 	bl	8008db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8005602:	2200      	movs	r2, #0
 8005604:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005608:	4868      	ldr	r0, [pc, #416]	; (80057ac <MX_GPIO_Init+0x274>)
 800560a:	f003 fbd5 	bl	8008db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 800560e:	2200      	movs	r2, #0
 8005610:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005614:	4866      	ldr	r0, [pc, #408]	; (80057b0 <MX_GPIO_Init+0x278>)
 8005616:	f003 fbcf 	bl	8008db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800561a:	2200      	movs	r2, #0
 800561c:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 8005620:	4864      	ldr	r0, [pc, #400]	; (80057b4 <MX_GPIO_Init+0x27c>)
 8005622:	f003 fbc9 	bl	8008db8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005626:	2304      	movs	r3, #4
 8005628:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800562a:	2300      	movs	r3, #0
 800562c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800562e:	2300      	movs	r3, #0
 8005630:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005632:	f107 031c 	add.w	r3, r7, #28
 8005636:	4619      	mov	r1, r3
 8005638:	485b      	ldr	r0, [pc, #364]	; (80057a8 <MX_GPIO_Init+0x270>)
 800563a:	f003 f9fb 	bl	8008a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800563e:	230f      	movs	r3, #15
 8005640:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005642:	2303      	movs	r3, #3
 8005644:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005646:	2300      	movs	r3, #0
 8005648:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800564a:	f107 031c 	add.w	r3, r7, #28
 800564e:	4619      	mov	r1, r3
 8005650:	4859      	ldr	r0, [pc, #356]	; (80057b8 <MX_GPIO_Init+0x280>)
 8005652:	f003 f9ef 	bl	8008a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005656:	23e1      	movs	r3, #225	; 0xe1
 8005658:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800565a:	2303      	movs	r3, #3
 800565c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800565e:	2300      	movs	r3, #0
 8005660:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005662:	f107 031c 	add.w	r3, r7, #28
 8005666:	4619      	mov	r1, r3
 8005668:	4852      	ldr	r0, [pc, #328]	; (80057b4 <MX_GPIO_Init+0x27c>)
 800566a:	f003 f9e3 	bl	8008a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800566e:	2303      	movs	r3, #3
 8005670:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005672:	2303      	movs	r3, #3
 8005674:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005676:	2300      	movs	r3, #0
 8005678:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800567a:	f107 031c 	add.w	r3, r7, #28
 800567e:	4619      	mov	r1, r3
 8005680:	484a      	ldr	r0, [pc, #296]	; (80057ac <MX_GPIO_Init+0x274>)
 8005682:	f003 f9d7 	bl	8008a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005686:	2304      	movs	r3, #4
 8005688:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800568a:	2300      	movs	r3, #0
 800568c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800568e:	2301      	movs	r3, #1
 8005690:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005692:	f107 031c 	add.w	r3, r7, #28
 8005696:	4619      	mov	r1, r3
 8005698:	4844      	ldr	r0, [pc, #272]	; (80057ac <MX_GPIO_Init+0x274>)
 800569a:	f003 f9cb 	bl	8008a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 800569e:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 80056a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80056a4:	2300      	movs	r3, #0
 80056a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80056a8:	2301      	movs	r3, #1
 80056aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80056ac:	f107 031c 	add.w	r3, r7, #28
 80056b0:	4619      	mov	r1, r3
 80056b2:	483d      	ldr	r0, [pc, #244]	; (80057a8 <MX_GPIO_Init+0x270>)
 80056b4:	f003 f9be 	bl	8008a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80056b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80056bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056be:	2301      	movs	r3, #1
 80056c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056c2:	2300      	movs	r3, #0
 80056c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056c6:	2300      	movs	r3, #0
 80056c8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80056ca:	f107 031c 	add.w	r3, r7, #28
 80056ce:	4619      	mov	r1, r3
 80056d0:	4835      	ldr	r0, [pc, #212]	; (80057a8 <MX_GPIO_Init+0x270>)
 80056d2:	f003 f9af 	bl	8008a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80056d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80056da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056dc:	2301      	movs	r3, #1
 80056de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056e0:	2300      	movs	r3, #0
 80056e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056e4:	2300      	movs	r3, #0
 80056e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056e8:	f107 031c 	add.w	r3, r7, #28
 80056ec:	4619      	mov	r1, r3
 80056ee:	482f      	ldr	r0, [pc, #188]	; (80057ac <MX_GPIO_Init+0x274>)
 80056f0:	f003 f9a0 	bl	8008a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80056f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80056f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80056fa:	2300      	movs	r3, #0
 80056fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056fe:	2300      	movs	r3, #0
 8005700:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005702:	f107 031c 	add.w	r3, r7, #28
 8005706:	4619      	mov	r1, r3
 8005708:	4829      	ldr	r0, [pc, #164]	; (80057b0 <MX_GPIO_Init+0x278>)
 800570a:	f003 f993 	bl	8008a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800570e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005712:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005714:	2301      	movs	r3, #1
 8005716:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005718:	2300      	movs	r3, #0
 800571a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800571c:	2300      	movs	r3, #0
 800571e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005720:	f107 031c 	add.w	r3, r7, #28
 8005724:	4619      	mov	r1, r3
 8005726:	4822      	ldr	r0, [pc, #136]	; (80057b0 <MX_GPIO_Init+0x278>)
 8005728:	f003 f984 	bl	8008a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800572c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005730:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005732:	2301      	movs	r3, #1
 8005734:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005736:	2301      	movs	r3, #1
 8005738:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800573a:	2300      	movs	r3, #0
 800573c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800573e:	f107 031c 	add.w	r3, r7, #28
 8005742:	4619      	mov	r1, r3
 8005744:	481a      	ldr	r0, [pc, #104]	; (80057b0 <MX_GPIO_Init+0x278>)
 8005746:	f003 f975 	bl	8008a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800574a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800574e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005750:	2301      	movs	r3, #1
 8005752:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005754:	2300      	movs	r3, #0
 8005756:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005758:	2300      	movs	r3, #0
 800575a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800575c:	f107 031c 	add.w	r3, r7, #28
 8005760:	4619      	mov	r1, r3
 8005762:	4814      	ldr	r0, [pc, #80]	; (80057b4 <MX_GPIO_Init+0x27c>)
 8005764:	f003 f966 	bl	8008a34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005768:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800576c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800576e:	2300      	movs	r3, #0
 8005770:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005772:	2300      	movs	r3, #0
 8005774:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005776:	f107 031c 	add.w	r3, r7, #28
 800577a:	4619      	mov	r1, r3
 800577c:	480d      	ldr	r0, [pc, #52]	; (80057b4 <MX_GPIO_Init+0x27c>)
 800577e:	f003 f959 	bl	8008a34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8005782:	239b      	movs	r3, #155	; 0x9b
 8005784:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005786:	2300      	movs	r3, #0
 8005788:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800578a:	2301      	movs	r3, #1
 800578c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800578e:	f107 031c 	add.w	r3, r7, #28
 8005792:	4619      	mov	r1, r3
 8005794:	4806      	ldr	r0, [pc, #24]	; (80057b0 <MX_GPIO_Init+0x278>)
 8005796:	f003 f94d 	bl	8008a34 <HAL_GPIO_Init>

}
 800579a:	bf00      	nop
 800579c:	3730      	adds	r7, #48	; 0x30
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	40023800 	.word	0x40023800
 80057a8:	40021000 	.word	0x40021000
 80057ac:	40020400 	.word	0x40020400
 80057b0:	40020c00 	.word	0x40020c00
 80057b4:	40020000 	.word	0x40020000
 80057b8:	40020800 	.word	0x40020800

080057bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80057bc:	b480      	push	{r7}
 80057be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80057c0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80057c2:	e7fe      	b.n	80057c2 <Error_Handler+0x6>

080057c4 <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 80057c4:	b480      	push	{r7}
 80057c6:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 80057c8:	bf00      	nop
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
	...

080057d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057da:	2300      	movs	r3, #0
 80057dc:	607b      	str	r3, [r7, #4]
 80057de:	4b10      	ldr	r3, [pc, #64]	; (8005820 <HAL_MspInit+0x4c>)
 80057e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057e2:	4a0f      	ldr	r2, [pc, #60]	; (8005820 <HAL_MspInit+0x4c>)
 80057e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80057e8:	6453      	str	r3, [r2, #68]	; 0x44
 80057ea:	4b0d      	ldr	r3, [pc, #52]	; (8005820 <HAL_MspInit+0x4c>)
 80057ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057f2:	607b      	str	r3, [r7, #4]
 80057f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80057f6:	2300      	movs	r3, #0
 80057f8:	603b      	str	r3, [r7, #0]
 80057fa:	4b09      	ldr	r3, [pc, #36]	; (8005820 <HAL_MspInit+0x4c>)
 80057fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fe:	4a08      	ldr	r2, [pc, #32]	; (8005820 <HAL_MspInit+0x4c>)
 8005800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005804:	6413      	str	r3, [r2, #64]	; 0x40
 8005806:	4b06      	ldr	r3, [pc, #24]	; (8005820 <HAL_MspInit+0x4c>)
 8005808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800580e:	603b      	str	r3, [r7, #0]
 8005810:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005812:	bf00      	nop
 8005814:	370c      	adds	r7, #12
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr
 800581e:	bf00      	nop
 8005820:	40023800 	.word	0x40023800

08005824 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b08c      	sub	sp, #48	; 0x30
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800582c:	f107 031c 	add.w	r3, r7, #28
 8005830:	2200      	movs	r2, #0
 8005832:	601a      	str	r2, [r3, #0]
 8005834:	605a      	str	r2, [r3, #4]
 8005836:	609a      	str	r2, [r3, #8]
 8005838:	60da      	str	r2, [r3, #12]
 800583a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a4a      	ldr	r2, [pc, #296]	; (800596c <HAL_ADC_MspInit+0x148>)
 8005842:	4293      	cmp	r3, r2
 8005844:	f040 808e 	bne.w	8005964 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005848:	2300      	movs	r3, #0
 800584a:	61bb      	str	r3, [r7, #24]
 800584c:	4b48      	ldr	r3, [pc, #288]	; (8005970 <HAL_ADC_MspInit+0x14c>)
 800584e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005850:	4a47      	ldr	r2, [pc, #284]	; (8005970 <HAL_ADC_MspInit+0x14c>)
 8005852:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005856:	6453      	str	r3, [r2, #68]	; 0x44
 8005858:	4b45      	ldr	r3, [pc, #276]	; (8005970 <HAL_ADC_MspInit+0x14c>)
 800585a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800585c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005860:	61bb      	str	r3, [r7, #24]
 8005862:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005864:	2300      	movs	r3, #0
 8005866:	617b      	str	r3, [r7, #20]
 8005868:	4b41      	ldr	r3, [pc, #260]	; (8005970 <HAL_ADC_MspInit+0x14c>)
 800586a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800586c:	4a40      	ldr	r2, [pc, #256]	; (8005970 <HAL_ADC_MspInit+0x14c>)
 800586e:	f043 0304 	orr.w	r3, r3, #4
 8005872:	6313      	str	r3, [r2, #48]	; 0x30
 8005874:	4b3e      	ldr	r3, [pc, #248]	; (8005970 <HAL_ADC_MspInit+0x14c>)
 8005876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005878:	f003 0304 	and.w	r3, r3, #4
 800587c:	617b      	str	r3, [r7, #20]
 800587e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005880:	2300      	movs	r3, #0
 8005882:	613b      	str	r3, [r7, #16]
 8005884:	4b3a      	ldr	r3, [pc, #232]	; (8005970 <HAL_ADC_MspInit+0x14c>)
 8005886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005888:	4a39      	ldr	r2, [pc, #228]	; (8005970 <HAL_ADC_MspInit+0x14c>)
 800588a:	f043 0301 	orr.w	r3, r3, #1
 800588e:	6313      	str	r3, [r2, #48]	; 0x30
 8005890:	4b37      	ldr	r3, [pc, #220]	; (8005970 <HAL_ADC_MspInit+0x14c>)
 8005892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005894:	f003 0301 	and.w	r3, r3, #1
 8005898:	613b      	str	r3, [r7, #16]
 800589a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800589c:	2300      	movs	r3, #0
 800589e:	60fb      	str	r3, [r7, #12]
 80058a0:	4b33      	ldr	r3, [pc, #204]	; (8005970 <HAL_ADC_MspInit+0x14c>)
 80058a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a4:	4a32      	ldr	r2, [pc, #200]	; (8005970 <HAL_ADC_MspInit+0x14c>)
 80058a6:	f043 0302 	orr.w	r3, r3, #2
 80058aa:	6313      	str	r3, [r2, #48]	; 0x30
 80058ac:	4b30      	ldr	r3, [pc, #192]	; (8005970 <HAL_ADC_MspInit+0x14c>)
 80058ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058b0:	f003 0302 	and.w	r3, r3, #2
 80058b4:	60fb      	str	r3, [r7, #12]
 80058b6:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80058b8:	230f      	movs	r3, #15
 80058ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80058bc:	2303      	movs	r3, #3
 80058be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058c0:	2300      	movs	r3, #0
 80058c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80058c4:	f107 031c 	add.w	r3, r7, #28
 80058c8:	4619      	mov	r1, r3
 80058ca:	482a      	ldr	r0, [pc, #168]	; (8005974 <HAL_ADC_MspInit+0x150>)
 80058cc:	f003 f8b2 	bl	8008a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80058d0:	23ff      	movs	r3, #255	; 0xff
 80058d2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80058d4:	2303      	movs	r3, #3
 80058d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058d8:	2300      	movs	r3, #0
 80058da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058dc:	f107 031c 	add.w	r3, r7, #28
 80058e0:	4619      	mov	r1, r3
 80058e2:	4825      	ldr	r0, [pc, #148]	; (8005978 <HAL_ADC_MspInit+0x154>)
 80058e4:	f003 f8a6 	bl	8008a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80058e8:	2303      	movs	r3, #3
 80058ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80058ec:	2303      	movs	r3, #3
 80058ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058f0:	2300      	movs	r3, #0
 80058f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058f4:	f107 031c 	add.w	r3, r7, #28
 80058f8:	4619      	mov	r1, r3
 80058fa:	4820      	ldr	r0, [pc, #128]	; (800597c <HAL_ADC_MspInit+0x158>)
 80058fc:	f003 f89a 	bl	8008a34 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8005900:	4b1f      	ldr	r3, [pc, #124]	; (8005980 <HAL_ADC_MspInit+0x15c>)
 8005902:	4a20      	ldr	r2, [pc, #128]	; (8005984 <HAL_ADC_MspInit+0x160>)
 8005904:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8005906:	4b1e      	ldr	r3, [pc, #120]	; (8005980 <HAL_ADC_MspInit+0x15c>)
 8005908:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800590c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800590e:	4b1c      	ldr	r3, [pc, #112]	; (8005980 <HAL_ADC_MspInit+0x15c>)
 8005910:	2200      	movs	r2, #0
 8005912:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005914:	4b1a      	ldr	r3, [pc, #104]	; (8005980 <HAL_ADC_MspInit+0x15c>)
 8005916:	2200      	movs	r2, #0
 8005918:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800591a:	4b19      	ldr	r3, [pc, #100]	; (8005980 <HAL_ADC_MspInit+0x15c>)
 800591c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005920:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005922:	4b17      	ldr	r3, [pc, #92]	; (8005980 <HAL_ADC_MspInit+0x15c>)
 8005924:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005928:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800592a:	4b15      	ldr	r3, [pc, #84]	; (8005980 <HAL_ADC_MspInit+0x15c>)
 800592c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005930:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005932:	4b13      	ldr	r3, [pc, #76]	; (8005980 <HAL_ADC_MspInit+0x15c>)
 8005934:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005938:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 800593a:	4b11      	ldr	r3, [pc, #68]	; (8005980 <HAL_ADC_MspInit+0x15c>)
 800593c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005940:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005942:	4b0f      	ldr	r3, [pc, #60]	; (8005980 <HAL_ADC_MspInit+0x15c>)
 8005944:	2200      	movs	r2, #0
 8005946:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005948:	480d      	ldr	r0, [pc, #52]	; (8005980 <HAL_ADC_MspInit+0x15c>)
 800594a:	f002 fcd7 	bl	80082fc <HAL_DMA_Init>
 800594e:	4603      	mov	r3, r0
 8005950:	2b00      	cmp	r3, #0
 8005952:	d001      	beq.n	8005958 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8005954:	f7ff ff32 	bl	80057bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a09      	ldr	r2, [pc, #36]	; (8005980 <HAL_ADC_MspInit+0x15c>)
 800595c:	639a      	str	r2, [r3, #56]	; 0x38
 800595e:	4a08      	ldr	r2, [pc, #32]	; (8005980 <HAL_ADC_MspInit+0x15c>)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005964:	bf00      	nop
 8005966:	3730      	adds	r7, #48	; 0x30
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}
 800596c:	40012100 	.word	0x40012100
 8005970:	40023800 	.word	0x40023800
 8005974:	40020800 	.word	0x40020800
 8005978:	40020000 	.word	0x40020000
 800597c:	40020400 	.word	0x40020400
 8005980:	2003bbfc 	.word	0x2003bbfc
 8005984:	40026440 	.word	0x40026440

08005988 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b08c      	sub	sp, #48	; 0x30
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005990:	f107 031c 	add.w	r3, r7, #28
 8005994:	2200      	movs	r2, #0
 8005996:	601a      	str	r2, [r3, #0]
 8005998:	605a      	str	r2, [r3, #4]
 800599a:	609a      	str	r2, [r3, #8]
 800599c:	60da      	str	r2, [r3, #12]
 800599e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a32      	ldr	r2, [pc, #200]	; (8005a70 <HAL_I2C_MspInit+0xe8>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d12c      	bne.n	8005a04 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059aa:	2300      	movs	r3, #0
 80059ac:	61bb      	str	r3, [r7, #24]
 80059ae:	4b31      	ldr	r3, [pc, #196]	; (8005a74 <HAL_I2C_MspInit+0xec>)
 80059b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b2:	4a30      	ldr	r2, [pc, #192]	; (8005a74 <HAL_I2C_MspInit+0xec>)
 80059b4:	f043 0302 	orr.w	r3, r3, #2
 80059b8:	6313      	str	r3, [r2, #48]	; 0x30
 80059ba:	4b2e      	ldr	r3, [pc, #184]	; (8005a74 <HAL_I2C_MspInit+0xec>)
 80059bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059be:	f003 0302 	and.w	r3, r3, #2
 80059c2:	61bb      	str	r3, [r7, #24]
 80059c4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80059c6:	23c0      	movs	r3, #192	; 0xc0
 80059c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80059ca:	2312      	movs	r3, #18
 80059cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80059ce:	2301      	movs	r3, #1
 80059d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059d2:	2303      	movs	r3, #3
 80059d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80059d6:	2304      	movs	r3, #4
 80059d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059da:	f107 031c 	add.w	r3, r7, #28
 80059de:	4619      	mov	r1, r3
 80059e0:	4825      	ldr	r0, [pc, #148]	; (8005a78 <HAL_I2C_MspInit+0xf0>)
 80059e2:	f003 f827 	bl	8008a34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80059e6:	2300      	movs	r3, #0
 80059e8:	617b      	str	r3, [r7, #20]
 80059ea:	4b22      	ldr	r3, [pc, #136]	; (8005a74 <HAL_I2C_MspInit+0xec>)
 80059ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ee:	4a21      	ldr	r2, [pc, #132]	; (8005a74 <HAL_I2C_MspInit+0xec>)
 80059f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80059f4:	6413      	str	r3, [r2, #64]	; 0x40
 80059f6:	4b1f      	ldr	r3, [pc, #124]	; (8005a74 <HAL_I2C_MspInit+0xec>)
 80059f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059fe:	617b      	str	r3, [r7, #20]
 8005a00:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8005a02:	e031      	b.n	8005a68 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a1c      	ldr	r2, [pc, #112]	; (8005a7c <HAL_I2C_MspInit+0xf4>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d12c      	bne.n	8005a68 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a0e:	2300      	movs	r3, #0
 8005a10:	613b      	str	r3, [r7, #16]
 8005a12:	4b18      	ldr	r3, [pc, #96]	; (8005a74 <HAL_I2C_MspInit+0xec>)
 8005a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a16:	4a17      	ldr	r2, [pc, #92]	; (8005a74 <HAL_I2C_MspInit+0xec>)
 8005a18:	f043 0302 	orr.w	r3, r3, #2
 8005a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8005a1e:	4b15      	ldr	r3, [pc, #84]	; (8005a74 <HAL_I2C_MspInit+0xec>)
 8005a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a22:	f003 0302 	and.w	r3, r3, #2
 8005a26:	613b      	str	r3, [r7, #16]
 8005a28:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005a2a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005a30:	2312      	movs	r3, #18
 8005a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005a34:	2301      	movs	r3, #1
 8005a36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005a3c:	2304      	movs	r3, #4
 8005a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a40:	f107 031c 	add.w	r3, r7, #28
 8005a44:	4619      	mov	r1, r3
 8005a46:	480c      	ldr	r0, [pc, #48]	; (8005a78 <HAL_I2C_MspInit+0xf0>)
 8005a48:	f002 fff4 	bl	8008a34 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	60fb      	str	r3, [r7, #12]
 8005a50:	4b08      	ldr	r3, [pc, #32]	; (8005a74 <HAL_I2C_MspInit+0xec>)
 8005a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a54:	4a07      	ldr	r2, [pc, #28]	; (8005a74 <HAL_I2C_MspInit+0xec>)
 8005a56:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005a5a:	6413      	str	r3, [r2, #64]	; 0x40
 8005a5c:	4b05      	ldr	r3, [pc, #20]	; (8005a74 <HAL_I2C_MspInit+0xec>)
 8005a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a64:	60fb      	str	r3, [r7, #12]
 8005a66:	68fb      	ldr	r3, [r7, #12]
}
 8005a68:	bf00      	nop
 8005a6a:	3730      	adds	r7, #48	; 0x30
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	40005400 	.word	0x40005400
 8005a74:	40023800 	.word	0x40023800
 8005a78:	40020400 	.word	0x40020400
 8005a7c:	40005800 	.word	0x40005800

08005a80 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b08a      	sub	sp, #40	; 0x28
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a88:	f107 0314 	add.w	r3, r7, #20
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	601a      	str	r2, [r3, #0]
 8005a90:	605a      	str	r2, [r3, #4]
 8005a92:	609a      	str	r2, [r3, #8]
 8005a94:	60da      	str	r2, [r3, #12]
 8005a96:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a69      	ldr	r2, [pc, #420]	; (8005c44 <HAL_SD_MspInit+0x1c4>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	f040 80cb 	bne.w	8005c3a <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	613b      	str	r3, [r7, #16]
 8005aa8:	4b67      	ldr	r3, [pc, #412]	; (8005c48 <HAL_SD_MspInit+0x1c8>)
 8005aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aac:	4a66      	ldr	r2, [pc, #408]	; (8005c48 <HAL_SD_MspInit+0x1c8>)
 8005aae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005ab2:	6453      	str	r3, [r2, #68]	; 0x44
 8005ab4:	4b64      	ldr	r3, [pc, #400]	; (8005c48 <HAL_SD_MspInit+0x1c8>)
 8005ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ab8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005abc:	613b      	str	r3, [r7, #16]
 8005abe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	60fb      	str	r3, [r7, #12]
 8005ac4:	4b60      	ldr	r3, [pc, #384]	; (8005c48 <HAL_SD_MspInit+0x1c8>)
 8005ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ac8:	4a5f      	ldr	r2, [pc, #380]	; (8005c48 <HAL_SD_MspInit+0x1c8>)
 8005aca:	f043 0304 	orr.w	r3, r3, #4
 8005ace:	6313      	str	r3, [r2, #48]	; 0x30
 8005ad0:	4b5d      	ldr	r3, [pc, #372]	; (8005c48 <HAL_SD_MspInit+0x1c8>)
 8005ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad4:	f003 0304 	and.w	r3, r3, #4
 8005ad8:	60fb      	str	r3, [r7, #12]
 8005ada:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005adc:	2300      	movs	r3, #0
 8005ade:	60bb      	str	r3, [r7, #8]
 8005ae0:	4b59      	ldr	r3, [pc, #356]	; (8005c48 <HAL_SD_MspInit+0x1c8>)
 8005ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae4:	4a58      	ldr	r2, [pc, #352]	; (8005c48 <HAL_SD_MspInit+0x1c8>)
 8005ae6:	f043 0308 	orr.w	r3, r3, #8
 8005aea:	6313      	str	r3, [r2, #48]	; 0x30
 8005aec:	4b56      	ldr	r3, [pc, #344]	; (8005c48 <HAL_SD_MspInit+0x1c8>)
 8005aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005af0:	f003 0308 	and.w	r3, r3, #8
 8005af4:	60bb      	str	r3, [r7, #8]
 8005af6:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005af8:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8005afc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005afe:	2302      	movs	r3, #2
 8005b00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b02:	2300      	movs	r3, #0
 8005b04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b06:	2303      	movs	r3, #3
 8005b08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005b0a:	230c      	movs	r3, #12
 8005b0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b0e:	f107 0314 	add.w	r3, r7, #20
 8005b12:	4619      	mov	r1, r3
 8005b14:	484d      	ldr	r0, [pc, #308]	; (8005c4c <HAL_SD_MspInit+0x1cc>)
 8005b16:	f002 ff8d 	bl	8008a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005b1a:	2304      	movs	r3, #4
 8005b1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b1e:	2302      	movs	r3, #2
 8005b20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b22:	2300      	movs	r3, #0
 8005b24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b26:	2303      	movs	r3, #3
 8005b28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005b2a:	230c      	movs	r3, #12
 8005b2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b2e:	f107 0314 	add.w	r3, r7, #20
 8005b32:	4619      	mov	r1, r3
 8005b34:	4846      	ldr	r0, [pc, #280]	; (8005c50 <HAL_SD_MspInit+0x1d0>)
 8005b36:	f002 ff7d 	bl	8008a34 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8005b3a:	4b46      	ldr	r3, [pc, #280]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b3c:	4a46      	ldr	r2, [pc, #280]	; (8005c58 <HAL_SD_MspInit+0x1d8>)
 8005b3e:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8005b40:	4b44      	ldr	r3, [pc, #272]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b42:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005b46:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005b48:	4b42      	ldr	r3, [pc, #264]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b4e:	4b41      	ldr	r3, [pc, #260]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b50:	2200      	movs	r2, #0
 8005b52:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b54:	4b3f      	ldr	r3, [pc, #252]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b56:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005b5a:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005b5c:	4b3d      	ldr	r3, [pc, #244]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b5e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005b62:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005b64:	4b3b      	ldr	r3, [pc, #236]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b66:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005b6a:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8005b6c:	4b39      	ldr	r3, [pc, #228]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b6e:	2220      	movs	r2, #32
 8005b70:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005b72:	4b38      	ldr	r3, [pc, #224]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b74:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005b78:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005b7a:	4b36      	ldr	r3, [pc, #216]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b7c:	2204      	movs	r2, #4
 8005b7e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005b80:	4b34      	ldr	r3, [pc, #208]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b82:	2203      	movs	r2, #3
 8005b84:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8005b86:	4b33      	ldr	r3, [pc, #204]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b88:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005b8c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005b8e:	4b31      	ldr	r3, [pc, #196]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b90:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005b94:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8005b96:	482f      	ldr	r0, [pc, #188]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005b98:	f002 fbb0 	bl	80082fc <HAL_DMA_Init>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d001      	beq.n	8005ba6 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8005ba2:	f7ff fe0b 	bl	80057bc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a2a      	ldr	r2, [pc, #168]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005baa:	641a      	str	r2, [r3, #64]	; 0x40
 8005bac:	4a29      	ldr	r2, [pc, #164]	; (8005c54 <HAL_SD_MspInit+0x1d4>)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8005bb2:	4b2a      	ldr	r3, [pc, #168]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005bb4:	4a2a      	ldr	r2, [pc, #168]	; (8005c60 <HAL_SD_MspInit+0x1e0>)
 8005bb6:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8005bb8:	4b28      	ldr	r3, [pc, #160]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005bba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005bbe:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005bc0:	4b26      	ldr	r3, [pc, #152]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005bc2:	2240      	movs	r2, #64	; 0x40
 8005bc4:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005bc6:	4b25      	ldr	r3, [pc, #148]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005bc8:	2200      	movs	r2, #0
 8005bca:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005bcc:	4b23      	ldr	r3, [pc, #140]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005bce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005bd2:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005bd4:	4b21      	ldr	r3, [pc, #132]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005bd6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005bda:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005bdc:	4b1f      	ldr	r3, [pc, #124]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005bde:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005be2:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8005be4:	4b1d      	ldr	r3, [pc, #116]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005be6:	2220      	movs	r2, #32
 8005be8:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005bea:	4b1c      	ldr	r3, [pc, #112]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005bec:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005bf0:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005bf2:	4b1a      	ldr	r3, [pc, #104]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005bf4:	2204      	movs	r2, #4
 8005bf6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005bf8:	4b18      	ldr	r3, [pc, #96]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005bfa:	2203      	movs	r2, #3
 8005bfc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8005bfe:	4b17      	ldr	r3, [pc, #92]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005c00:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005c04:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005c06:	4b15      	ldr	r3, [pc, #84]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005c08:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005c0c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8005c0e:	4813      	ldr	r0, [pc, #76]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005c10:	f002 fb74 	bl	80082fc <HAL_DMA_Init>
 8005c14:	4603      	mov	r3, r0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d001      	beq.n	8005c1e <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8005c1a:	f7ff fdcf 	bl	80057bc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	4a0e      	ldr	r2, [pc, #56]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005c22:	63da      	str	r2, [r3, #60]	; 0x3c
 8005c24:	4a0d      	ldr	r2, [pc, #52]	; (8005c5c <HAL_SD_MspInit+0x1dc>)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	2100      	movs	r1, #0
 8005c2e:	2031      	movs	r0, #49	; 0x31
 8005c30:	f002 fb2d 	bl	800828e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8005c34:	2031      	movs	r0, #49	; 0x31
 8005c36:	f002 fb46 	bl	80082c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8005c3a:	bf00      	nop
 8005c3c:	3728      	adds	r7, #40	; 0x28
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	40012c00 	.word	0x40012c00
 8005c48:	40023800 	.word	0x40023800
 8005c4c:	40020800 	.word	0x40020800
 8005c50:	40020c00 	.word	0x40020c00
 8005c54:	2003b724 	.word	0x2003b724
 8005c58:	40026458 	.word	0x40026458
 8005c5c:	2003ba58 	.word	0x2003ba58
 8005c60:	400264a0 	.word	0x400264a0

08005c64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b08a      	sub	sp, #40	; 0x28
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c6c:	f107 0314 	add.w	r3, r7, #20
 8005c70:	2200      	movs	r2, #0
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	605a      	str	r2, [r3, #4]
 8005c76:	609a      	str	r2, [r3, #8]
 8005c78:	60da      	str	r2, [r3, #12]
 8005c7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a19      	ldr	r2, [pc, #100]	; (8005ce8 <HAL_SPI_MspInit+0x84>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d12c      	bne.n	8005ce0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005c86:	2300      	movs	r3, #0
 8005c88:	613b      	str	r3, [r7, #16]
 8005c8a:	4b18      	ldr	r3, [pc, #96]	; (8005cec <HAL_SPI_MspInit+0x88>)
 8005c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8e:	4a17      	ldr	r2, [pc, #92]	; (8005cec <HAL_SPI_MspInit+0x88>)
 8005c90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c94:	6413      	str	r3, [r2, #64]	; 0x40
 8005c96:	4b15      	ldr	r3, [pc, #84]	; (8005cec <HAL_SPI_MspInit+0x88>)
 8005c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c9e:	613b      	str	r3, [r7, #16]
 8005ca0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	60fb      	str	r3, [r7, #12]
 8005ca6:	4b11      	ldr	r3, [pc, #68]	; (8005cec <HAL_SPI_MspInit+0x88>)
 8005ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005caa:	4a10      	ldr	r2, [pc, #64]	; (8005cec <HAL_SPI_MspInit+0x88>)
 8005cac:	f043 0302 	orr.w	r3, r3, #2
 8005cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8005cb2:	4b0e      	ldr	r3, [pc, #56]	; (8005cec <HAL_SPI_MspInit+0x88>)
 8005cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb6:	f003 0302 	and.w	r3, r3, #2
 8005cba:	60fb      	str	r3, [r7, #12]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005cbe:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005cc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cc4:	2302      	movs	r3, #2
 8005cc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005cd0:	2305      	movs	r3, #5
 8005cd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cd4:	f107 0314 	add.w	r3, r7, #20
 8005cd8:	4619      	mov	r1, r3
 8005cda:	4805      	ldr	r0, [pc, #20]	; (8005cf0 <HAL_SPI_MspInit+0x8c>)
 8005cdc:	f002 feaa 	bl	8008a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005ce0:	bf00      	nop
 8005ce2:	3728      	adds	r7, #40	; 0x28
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	40003800 	.word	0x40003800
 8005cec:	40023800 	.word	0x40023800
 8005cf0:	40020400 	.word	0x40020400

08005cf4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b08c      	sub	sp, #48	; 0x30
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cfc:	f107 031c 	add.w	r3, r7, #28
 8005d00:	2200      	movs	r2, #0
 8005d02:	601a      	str	r2, [r3, #0]
 8005d04:	605a      	str	r2, [r3, #4]
 8005d06:	609a      	str	r2, [r3, #8]
 8005d08:	60da      	str	r2, [r3, #12]
 8005d0a:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a2d      	ldr	r2, [pc, #180]	; (8005dc8 <HAL_TIM_PWM_MspInit+0xd4>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d12d      	bne.n	8005d72 <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005d16:	2300      	movs	r3, #0
 8005d18:	61bb      	str	r3, [r7, #24]
 8005d1a:	4b2c      	ldr	r3, [pc, #176]	; (8005dcc <HAL_TIM_PWM_MspInit+0xd8>)
 8005d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d1e:	4a2b      	ldr	r2, [pc, #172]	; (8005dcc <HAL_TIM_PWM_MspInit+0xd8>)
 8005d20:	f043 0301 	orr.w	r3, r3, #1
 8005d24:	6453      	str	r3, [r2, #68]	; 0x44
 8005d26:	4b29      	ldr	r3, [pc, #164]	; (8005dcc <HAL_TIM_PWM_MspInit+0xd8>)
 8005d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d2a:	f003 0301 	and.w	r3, r3, #1
 8005d2e:	61bb      	str	r3, [r7, #24]
 8005d30:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005d32:	2300      	movs	r3, #0
 8005d34:	617b      	str	r3, [r7, #20]
 8005d36:	4b25      	ldr	r3, [pc, #148]	; (8005dcc <HAL_TIM_PWM_MspInit+0xd8>)
 8005d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d3a:	4a24      	ldr	r2, [pc, #144]	; (8005dcc <HAL_TIM_PWM_MspInit+0xd8>)
 8005d3c:	f043 0310 	orr.w	r3, r3, #16
 8005d40:	6313      	str	r3, [r2, #48]	; 0x30
 8005d42:	4b22      	ldr	r3, [pc, #136]	; (8005dcc <HAL_TIM_PWM_MspInit+0xd8>)
 8005d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d46:	f003 0310 	and.w	r3, r3, #16
 8005d4a:	617b      	str	r3, [r7, #20]
 8005d4c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8005d4e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8005d52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d54:	2302      	movs	r3, #2
 8005d56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005d60:	2301      	movs	r3, #1
 8005d62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005d64:	f107 031c 	add.w	r3, r7, #28
 8005d68:	4619      	mov	r1, r3
 8005d6a:	4819      	ldr	r0, [pc, #100]	; (8005dd0 <HAL_TIM_PWM_MspInit+0xdc>)
 8005d6c:	f002 fe62 	bl	8008a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005d70:	e026      	b.n	8005dc0 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a17      	ldr	r2, [pc, #92]	; (8005dd4 <HAL_TIM_PWM_MspInit+0xe0>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d10e      	bne.n	8005d9a <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	613b      	str	r3, [r7, #16]
 8005d80:	4b12      	ldr	r3, [pc, #72]	; (8005dcc <HAL_TIM_PWM_MspInit+0xd8>)
 8005d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d84:	4a11      	ldr	r2, [pc, #68]	; (8005dcc <HAL_TIM_PWM_MspInit+0xd8>)
 8005d86:	f043 0302 	orr.w	r3, r3, #2
 8005d8a:	6413      	str	r3, [r2, #64]	; 0x40
 8005d8c:	4b0f      	ldr	r3, [pc, #60]	; (8005dcc <HAL_TIM_PWM_MspInit+0xd8>)
 8005d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d90:	f003 0302 	and.w	r3, r3, #2
 8005d94:	613b      	str	r3, [r7, #16]
 8005d96:	693b      	ldr	r3, [r7, #16]
}
 8005d98:	e012      	b.n	8005dc0 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a0e      	ldr	r2, [pc, #56]	; (8005dd8 <HAL_TIM_PWM_MspInit+0xe4>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d10d      	bne.n	8005dc0 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005da4:	2300      	movs	r3, #0
 8005da6:	60fb      	str	r3, [r7, #12]
 8005da8:	4b08      	ldr	r3, [pc, #32]	; (8005dcc <HAL_TIM_PWM_MspInit+0xd8>)
 8005daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dac:	4a07      	ldr	r2, [pc, #28]	; (8005dcc <HAL_TIM_PWM_MspInit+0xd8>)
 8005dae:	f043 0304 	orr.w	r3, r3, #4
 8005db2:	6413      	str	r3, [r2, #64]	; 0x40
 8005db4:	4b05      	ldr	r3, [pc, #20]	; (8005dcc <HAL_TIM_PWM_MspInit+0xd8>)
 8005db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db8:	f003 0304 	and.w	r3, r3, #4
 8005dbc:	60fb      	str	r3, [r7, #12]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
}
 8005dc0:	bf00      	nop
 8005dc2:	3730      	adds	r7, #48	; 0x30
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	40010000 	.word	0x40010000
 8005dcc:	40023800 	.word	0x40023800
 8005dd0:	40021000 	.word	0x40021000
 8005dd4:	40000400 	.word	0x40000400
 8005dd8:	40000800 	.word	0x40000800

08005ddc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b088      	sub	sp, #32
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a3e      	ldr	r2, [pc, #248]	; (8005ee4 <HAL_TIM_Base_MspInit+0x108>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d116      	bne.n	8005e1c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005dee:	2300      	movs	r3, #0
 8005df0:	61fb      	str	r3, [r7, #28]
 8005df2:	4b3d      	ldr	r3, [pc, #244]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df6:	4a3c      	ldr	r2, [pc, #240]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005df8:	f043 0310 	orr.w	r3, r3, #16
 8005dfc:	6413      	str	r3, [r2, #64]	; 0x40
 8005dfe:	4b3a      	ldr	r3, [pc, #232]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e02:	f003 0310 	and.w	r3, r3, #16
 8005e06:	61fb      	str	r3, [r7, #28]
 8005e08:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	2101      	movs	r1, #1
 8005e0e:	2036      	movs	r0, #54	; 0x36
 8005e10:	f002 fa3d 	bl	800828e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005e14:	2036      	movs	r0, #54	; 0x36
 8005e16:	f002 fa56 	bl	80082c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8005e1a:	e05e      	b.n	8005eda <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a32      	ldr	r2, [pc, #200]	; (8005eec <HAL_TIM_Base_MspInit+0x110>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d116      	bne.n	8005e54 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005e26:	2300      	movs	r3, #0
 8005e28:	61bb      	str	r3, [r7, #24]
 8005e2a:	4b2f      	ldr	r3, [pc, #188]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2e:	4a2e      	ldr	r2, [pc, #184]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005e30:	f043 0320 	orr.w	r3, r3, #32
 8005e34:	6413      	str	r3, [r2, #64]	; 0x40
 8005e36:	4b2c      	ldr	r3, [pc, #176]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3a:	f003 0320 	and.w	r3, r3, #32
 8005e3e:	61bb      	str	r3, [r7, #24]
 8005e40:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005e42:	2200      	movs	r2, #0
 8005e44:	2100      	movs	r1, #0
 8005e46:	2037      	movs	r0, #55	; 0x37
 8005e48:	f002 fa21 	bl	800828e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005e4c:	2037      	movs	r0, #55	; 0x37
 8005e4e:	f002 fa3a 	bl	80082c6 <HAL_NVIC_EnableIRQ>
}
 8005e52:	e042      	b.n	8005eda <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a25      	ldr	r2, [pc, #148]	; (8005ef0 <HAL_TIM_Base_MspInit+0x114>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d10e      	bne.n	8005e7c <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005e5e:	2300      	movs	r3, #0
 8005e60:	617b      	str	r3, [r7, #20]
 8005e62:	4b21      	ldr	r3, [pc, #132]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e66:	4a20      	ldr	r2, [pc, #128]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005e68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e6c:	6453      	str	r3, [r2, #68]	; 0x44
 8005e6e:	4b1e      	ldr	r3, [pc, #120]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e76:	617b      	str	r3, [r7, #20]
 8005e78:	697b      	ldr	r3, [r7, #20]
}
 8005e7a:	e02e      	b.n	8005eda <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a1c      	ldr	r2, [pc, #112]	; (8005ef4 <HAL_TIM_Base_MspInit+0x118>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d10e      	bne.n	8005ea4 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8005e86:	2300      	movs	r3, #0
 8005e88:	613b      	str	r3, [r7, #16]
 8005e8a:	4b17      	ldr	r3, [pc, #92]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e8e:	4a16      	ldr	r2, [pc, #88]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005e90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e94:	6453      	str	r3, [r2, #68]	; 0x44
 8005e96:	4b14      	ldr	r3, [pc, #80]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e9e:	613b      	str	r3, [r7, #16]
 8005ea0:	693b      	ldr	r3, [r7, #16]
}
 8005ea2:	e01a      	b.n	8005eda <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a13      	ldr	r2, [pc, #76]	; (8005ef8 <HAL_TIM_Base_MspInit+0x11c>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d115      	bne.n	8005eda <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8005eae:	2300      	movs	r3, #0
 8005eb0:	60fb      	str	r3, [r7, #12]
 8005eb2:	4b0d      	ldr	r3, [pc, #52]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb6:	4a0c      	ldr	r2, [pc, #48]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005eb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ebc:	6413      	str	r3, [r2, #64]	; 0x40
 8005ebe:	4b0a      	ldr	r3, [pc, #40]	; (8005ee8 <HAL_TIM_Base_MspInit+0x10c>)
 8005ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ec6:	60fb      	str	r3, [r7, #12]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8005eca:	2200      	movs	r2, #0
 8005ecc:	2100      	movs	r1, #0
 8005ece:	202c      	movs	r0, #44	; 0x2c
 8005ed0:	f002 f9dd 	bl	800828e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005ed4:	202c      	movs	r0, #44	; 0x2c
 8005ed6:	f002 f9f6 	bl	80082c6 <HAL_NVIC_EnableIRQ>
}
 8005eda:	bf00      	nop
 8005edc:	3720      	adds	r7, #32
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	40001000 	.word	0x40001000
 8005ee8:	40023800 	.word	0x40023800
 8005eec:	40001400 	.word	0x40001400
 8005ef0:	40014400 	.word	0x40014400
 8005ef4:	40014800 	.word	0x40014800
 8005ef8:	40001c00 	.word	0x40001c00

08005efc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b08a      	sub	sp, #40	; 0x28
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f04:	f107 0314 	add.w	r3, r7, #20
 8005f08:	2200      	movs	r2, #0
 8005f0a:	601a      	str	r2, [r3, #0]
 8005f0c:	605a      	str	r2, [r3, #4]
 8005f0e:	609a      	str	r2, [r3, #8]
 8005f10:	60da      	str	r2, [r3, #12]
 8005f12:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a1d      	ldr	r2, [pc, #116]	; (8005f90 <HAL_TIM_Encoder_MspInit+0x94>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d133      	bne.n	8005f86 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005f1e:	2300      	movs	r3, #0
 8005f20:	613b      	str	r3, [r7, #16]
 8005f22:	4b1c      	ldr	r3, [pc, #112]	; (8005f94 <HAL_TIM_Encoder_MspInit+0x98>)
 8005f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f26:	4a1b      	ldr	r2, [pc, #108]	; (8005f94 <HAL_TIM_Encoder_MspInit+0x98>)
 8005f28:	f043 0302 	orr.w	r3, r3, #2
 8005f2c:	6453      	str	r3, [r2, #68]	; 0x44
 8005f2e:	4b19      	ldr	r3, [pc, #100]	; (8005f94 <HAL_TIM_Encoder_MspInit+0x98>)
 8005f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f32:	f003 0302 	and.w	r3, r3, #2
 8005f36:	613b      	str	r3, [r7, #16]
 8005f38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	60fb      	str	r3, [r7, #12]
 8005f3e:	4b15      	ldr	r3, [pc, #84]	; (8005f94 <HAL_TIM_Encoder_MspInit+0x98>)
 8005f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f42:	4a14      	ldr	r2, [pc, #80]	; (8005f94 <HAL_TIM_Encoder_MspInit+0x98>)
 8005f44:	f043 0304 	orr.w	r3, r3, #4
 8005f48:	6313      	str	r3, [r2, #48]	; 0x30
 8005f4a:	4b12      	ldr	r3, [pc, #72]	; (8005f94 <HAL_TIM_Encoder_MspInit+0x98>)
 8005f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4e:	f003 0304 	and.w	r3, r3, #4
 8005f52:	60fb      	str	r3, [r7, #12]
 8005f54:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005f56:	23c0      	movs	r3, #192	; 0xc0
 8005f58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f5a:	2302      	movs	r3, #2
 8005f5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f62:	2300      	movs	r3, #0
 8005f64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005f66:	2303      	movs	r3, #3
 8005f68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f6a:	f107 0314 	add.w	r3, r7, #20
 8005f6e:	4619      	mov	r1, r3
 8005f70:	4809      	ldr	r0, [pc, #36]	; (8005f98 <HAL_TIM_Encoder_MspInit+0x9c>)
 8005f72:	f002 fd5f 	bl	8008a34 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8005f76:	2200      	movs	r2, #0
 8005f78:	2100      	movs	r1, #0
 8005f7a:	202c      	movs	r0, #44	; 0x2c
 8005f7c:	f002 f987 	bl	800828e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005f80:	202c      	movs	r0, #44	; 0x2c
 8005f82:	f002 f9a0 	bl	80082c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005f86:	bf00      	nop
 8005f88:	3728      	adds	r7, #40	; 0x28
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	40010400 	.word	0x40010400
 8005f94:	40023800 	.word	0x40023800
 8005f98:	40020800 	.word	0x40020800

08005f9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b08c      	sub	sp, #48	; 0x30
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fa4:	f107 031c 	add.w	r3, r7, #28
 8005fa8:	2200      	movs	r2, #0
 8005faa:	601a      	str	r2, [r3, #0]
 8005fac:	605a      	str	r2, [r3, #4]
 8005fae:	609a      	str	r2, [r3, #8]
 8005fb0:	60da      	str	r2, [r3, #12]
 8005fb2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a5c      	ldr	r2, [pc, #368]	; (800612c <HAL_TIM_MspPostInit+0x190>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d11f      	bne.n	8005ffe <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	61bb      	str	r3, [r7, #24]
 8005fc2:	4b5b      	ldr	r3, [pc, #364]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 8005fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc6:	4a5a      	ldr	r2, [pc, #360]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 8005fc8:	f043 0310 	orr.w	r3, r3, #16
 8005fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8005fce:	4b58      	ldr	r3, [pc, #352]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 8005fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fd2:	f003 0310 	and.w	r3, r3, #16
 8005fd6:	61bb      	str	r3, [r7, #24]
 8005fd8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8005fda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005fde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fe0:	2302      	movs	r3, #2
 8005fe2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005fec:	2301      	movs	r3, #1
 8005fee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005ff0:	f107 031c 	add.w	r3, r7, #28
 8005ff4:	4619      	mov	r1, r3
 8005ff6:	484f      	ldr	r0, [pc, #316]	; (8006134 <HAL_TIM_MspPostInit+0x198>)
 8005ff8:	f002 fd1c 	bl	8008a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8005ffc:	e091      	b.n	8006122 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a4d      	ldr	r2, [pc, #308]	; (8006138 <HAL_TIM_MspPostInit+0x19c>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d11e      	bne.n	8006046 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006008:	2300      	movs	r3, #0
 800600a:	617b      	str	r3, [r7, #20]
 800600c:	4b48      	ldr	r3, [pc, #288]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 800600e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006010:	4a47      	ldr	r2, [pc, #284]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 8006012:	f043 0302 	orr.w	r3, r3, #2
 8006016:	6313      	str	r3, [r2, #48]	; 0x30
 8006018:	4b45      	ldr	r3, [pc, #276]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 800601a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800601c:	f003 0302 	and.w	r3, r3, #2
 8006020:	617b      	str	r3, [r7, #20]
 8006022:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006024:	2330      	movs	r3, #48	; 0x30
 8006026:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006028:	2302      	movs	r3, #2
 800602a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800602c:	2300      	movs	r3, #0
 800602e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006030:	2300      	movs	r3, #0
 8006032:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006034:	2302      	movs	r3, #2
 8006036:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006038:	f107 031c 	add.w	r3, r7, #28
 800603c:	4619      	mov	r1, r3
 800603e:	483f      	ldr	r0, [pc, #252]	; (800613c <HAL_TIM_MspPostInit+0x1a0>)
 8006040:	f002 fcf8 	bl	8008a34 <HAL_GPIO_Init>
}
 8006044:	e06d      	b.n	8006122 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a3d      	ldr	r2, [pc, #244]	; (8006140 <HAL_TIM_MspPostInit+0x1a4>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d11f      	bne.n	8006090 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006050:	2300      	movs	r3, #0
 8006052:	613b      	str	r3, [r7, #16]
 8006054:	4b36      	ldr	r3, [pc, #216]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 8006056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006058:	4a35      	ldr	r2, [pc, #212]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 800605a:	f043 0308 	orr.w	r3, r3, #8
 800605e:	6313      	str	r3, [r2, #48]	; 0x30
 8006060:	4b33      	ldr	r3, [pc, #204]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 8006062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006064:	f003 0308 	and.w	r3, r3, #8
 8006068:	613b      	str	r3, [r7, #16]
 800606a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800606c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8006070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006072:	2302      	movs	r3, #2
 8006074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006076:	2300      	movs	r3, #0
 8006078:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800607a:	2300      	movs	r3, #0
 800607c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800607e:	2302      	movs	r3, #2
 8006080:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006082:	f107 031c 	add.w	r3, r7, #28
 8006086:	4619      	mov	r1, r3
 8006088:	482e      	ldr	r0, [pc, #184]	; (8006144 <HAL_TIM_MspPostInit+0x1a8>)
 800608a:	f002 fcd3 	bl	8008a34 <HAL_GPIO_Init>
}
 800608e:	e048      	b.n	8006122 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a2c      	ldr	r2, [pc, #176]	; (8006148 <HAL_TIM_MspPostInit+0x1ac>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d11f      	bne.n	80060da <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800609a:	2300      	movs	r3, #0
 800609c:	60fb      	str	r3, [r7, #12]
 800609e:	4b24      	ldr	r3, [pc, #144]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 80060a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060a2:	4a23      	ldr	r2, [pc, #140]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 80060a4:	f043 0302 	orr.w	r3, r3, #2
 80060a8:	6313      	str	r3, [r2, #48]	; 0x30
 80060aa:	4b21      	ldr	r3, [pc, #132]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 80060ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ae:	f003 0302 	and.w	r3, r3, #2
 80060b2:	60fb      	str	r3, [r7, #12]
 80060b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80060b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80060ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060bc:	2302      	movs	r3, #2
 80060be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060c0:	2300      	movs	r3, #0
 80060c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80060c4:	2300      	movs	r3, #0
 80060c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80060c8:	2303      	movs	r3, #3
 80060ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80060cc:	f107 031c 	add.w	r3, r7, #28
 80060d0:	4619      	mov	r1, r3
 80060d2:	481a      	ldr	r0, [pc, #104]	; (800613c <HAL_TIM_MspPostInit+0x1a0>)
 80060d4:	f002 fcae 	bl	8008a34 <HAL_GPIO_Init>
}
 80060d8:	e023      	b.n	8006122 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a1b      	ldr	r2, [pc, #108]	; (800614c <HAL_TIM_MspPostInit+0x1b0>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d11e      	bne.n	8006122 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80060e4:	2300      	movs	r3, #0
 80060e6:	60bb      	str	r3, [r7, #8]
 80060e8:	4b11      	ldr	r3, [pc, #68]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 80060ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ec:	4a10      	ldr	r2, [pc, #64]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 80060ee:	f043 0302 	orr.w	r3, r3, #2
 80060f2:	6313      	str	r3, [r2, #48]	; 0x30
 80060f4:	4b0e      	ldr	r3, [pc, #56]	; (8006130 <HAL_TIM_MspPostInit+0x194>)
 80060f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060f8:	f003 0302 	and.w	r3, r3, #2
 80060fc:	60bb      	str	r3, [r7, #8]
 80060fe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006100:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006106:	2302      	movs	r3, #2
 8006108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800610a:	2300      	movs	r3, #0
 800610c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800610e:	2300      	movs	r3, #0
 8006110:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8006112:	2303      	movs	r3, #3
 8006114:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006116:	f107 031c 	add.w	r3, r7, #28
 800611a:	4619      	mov	r1, r3
 800611c:	4807      	ldr	r0, [pc, #28]	; (800613c <HAL_TIM_MspPostInit+0x1a0>)
 800611e:	f002 fc89 	bl	8008a34 <HAL_GPIO_Init>
}
 8006122:	bf00      	nop
 8006124:	3730      	adds	r7, #48	; 0x30
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	40010000 	.word	0x40010000
 8006130:	40023800 	.word	0x40023800
 8006134:	40021000 	.word	0x40021000
 8006138:	40000400 	.word	0x40000400
 800613c:	40020400 	.word	0x40020400
 8006140:	40000800 	.word	0x40000800
 8006144:	40020c00 	.word	0x40020c00
 8006148:	40014400 	.word	0x40014400
 800614c:	40014800 	.word	0x40014800

08006150 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b08a      	sub	sp, #40	; 0x28
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006158:	f107 0314 	add.w	r3, r7, #20
 800615c:	2200      	movs	r2, #0
 800615e:	601a      	str	r2, [r3, #0]
 8006160:	605a      	str	r2, [r3, #4]
 8006162:	609a      	str	r2, [r3, #8]
 8006164:	60da      	str	r2, [r3, #12]
 8006166:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a19      	ldr	r2, [pc, #100]	; (80061d4 <HAL_UART_MspInit+0x84>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d12b      	bne.n	80061ca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006172:	2300      	movs	r3, #0
 8006174:	613b      	str	r3, [r7, #16]
 8006176:	4b18      	ldr	r3, [pc, #96]	; (80061d8 <HAL_UART_MspInit+0x88>)
 8006178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617a:	4a17      	ldr	r2, [pc, #92]	; (80061d8 <HAL_UART_MspInit+0x88>)
 800617c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006180:	6413      	str	r3, [r2, #64]	; 0x40
 8006182:	4b15      	ldr	r3, [pc, #84]	; (80061d8 <HAL_UART_MspInit+0x88>)
 8006184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800618a:	613b      	str	r3, [r7, #16]
 800618c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800618e:	2300      	movs	r3, #0
 8006190:	60fb      	str	r3, [r7, #12]
 8006192:	4b11      	ldr	r3, [pc, #68]	; (80061d8 <HAL_UART_MspInit+0x88>)
 8006194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006196:	4a10      	ldr	r2, [pc, #64]	; (80061d8 <HAL_UART_MspInit+0x88>)
 8006198:	f043 0308 	orr.w	r3, r3, #8
 800619c:	6313      	str	r3, [r2, #48]	; 0x30
 800619e:	4b0e      	ldr	r3, [pc, #56]	; (80061d8 <HAL_UART_MspInit+0x88>)
 80061a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061a2:	f003 0308 	and.w	r3, r3, #8
 80061a6:	60fb      	str	r3, [r7, #12]
 80061a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80061aa:	2360      	movs	r3, #96	; 0x60
 80061ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061ae:	2302      	movs	r3, #2
 80061b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061b2:	2300      	movs	r3, #0
 80061b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061b6:	2303      	movs	r3, #3
 80061b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80061ba:	2307      	movs	r3, #7
 80061bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80061be:	f107 0314 	add.w	r3, r7, #20
 80061c2:	4619      	mov	r1, r3
 80061c4:	4805      	ldr	r0, [pc, #20]	; (80061dc <HAL_UART_MspInit+0x8c>)
 80061c6:	f002 fc35 	bl	8008a34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80061ca:	bf00      	nop
 80061cc:	3728      	adds	r7, #40	; 0x28
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	40004400 	.word	0x40004400
 80061d8:	40023800 	.word	0x40023800
 80061dc:	40020c00 	.word	0x40020c00

080061e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80061e0:	b480      	push	{r7}
 80061e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80061e4:	e7fe      	b.n	80061e4 <NMI_Handler+0x4>

080061e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80061e6:	b480      	push	{r7}
 80061e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80061ea:	e7fe      	b.n	80061ea <HardFault_Handler+0x4>

080061ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80061ec:	b480      	push	{r7}
 80061ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80061f0:	e7fe      	b.n	80061f0 <MemManage_Handler+0x4>

080061f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80061f2:	b480      	push	{r7}
 80061f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80061f6:	e7fe      	b.n	80061f6 <BusFault_Handler+0x4>

080061f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80061f8:	b480      	push	{r7}
 80061fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80061fc:	e7fe      	b.n	80061fc <UsageFault_Handler+0x4>

080061fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80061fe:	b480      	push	{r7}
 8006200:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006202:	bf00      	nop
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800620c:	b480      	push	{r7}
 800620e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006210:	bf00      	nop
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr

0800621a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800621a:	b480      	push	{r7}
 800621c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800621e:	bf00      	nop
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr

08006228 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800622c:	f001 fb0e 	bl	800784c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006230:	bf00      	nop
 8006232:	bd80      	pop	{r7, pc}

08006234 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8006238:	4803      	ldr	r0, [pc, #12]	; (8006248 <TIM8_UP_TIM13_IRQHandler+0x14>)
 800623a:	f006 fdde 	bl	800cdfa <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 800623e:	4803      	ldr	r0, [pc, #12]	; (800624c <TIM8_UP_TIM13_IRQHandler+0x18>)
 8006240:	f006 fddb 	bl	800cdfa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8006244:	bf00      	nop
 8006246:	bd80      	pop	{r7, pc}
 8006248:	2003b7dc 	.word	0x2003b7dc
 800624c:	2003b9d8 	.word	0x2003b9d8

08006250 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8006254:	4802      	ldr	r0, [pc, #8]	; (8006260 <SDIO_IRQHandler+0x10>)
 8006256:	f004 fe77 	bl	800af48 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800625a:	bf00      	nop
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	2003bb38 	.word	0x2003bb38

08006264 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006268:	4802      	ldr	r0, [pc, #8]	; (8006274 <TIM6_DAC_IRQHandler+0x10>)
 800626a:	f006 fdc6 	bl	800cdfa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800626e:	bf00      	nop
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	2003bab8 	.word	0x2003bab8

08006278 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800627c:	4802      	ldr	r0, [pc, #8]	; (8006288 <TIM7_IRQHandler+0x10>)
 800627e:	f006 fdbc 	bl	800cdfa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8006282:	bf00      	nop
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	2003bc5c 	.word	0x2003bc5c

0800628c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8006290:	4802      	ldr	r0, [pc, #8]	; (800629c <DMA2_Stream2_IRQHandler+0x10>)
 8006292:	f002 f95b 	bl	800854c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8006296:	bf00      	nop
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	2003bbfc 	.word	0x2003bbfc

080062a0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80062a4:	4802      	ldr	r0, [pc, #8]	; (80062b0 <DMA2_Stream3_IRQHandler+0x10>)
 80062a6:	f002 f951 	bl	800854c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80062aa:	bf00      	nop
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	2003b724 	.word	0x2003b724

080062b4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80062b8:	4802      	ldr	r0, [pc, #8]	; (80062c4 <DMA2_Stream6_IRQHandler+0x10>)
 80062ba:	f002 f947 	bl	800854c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80062be:	bf00      	nop
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	2003ba58 	.word	0x2003ba58

080062c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b086      	sub	sp, #24
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80062d0:	4a14      	ldr	r2, [pc, #80]	; (8006324 <_sbrk+0x5c>)
 80062d2:	4b15      	ldr	r3, [pc, #84]	; (8006328 <_sbrk+0x60>)
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80062dc:	4b13      	ldr	r3, [pc, #76]	; (800632c <_sbrk+0x64>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d102      	bne.n	80062ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80062e4:	4b11      	ldr	r3, [pc, #68]	; (800632c <_sbrk+0x64>)
 80062e6:	4a12      	ldr	r2, [pc, #72]	; (8006330 <_sbrk+0x68>)
 80062e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80062ea:	4b10      	ldr	r3, [pc, #64]	; (800632c <_sbrk+0x64>)
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	4413      	add	r3, r2
 80062f2:	693a      	ldr	r2, [r7, #16]
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d207      	bcs.n	8006308 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80062f8:	f00d f814 	bl	8013324 <__errno>
 80062fc:	4602      	mov	r2, r0
 80062fe:	230c      	movs	r3, #12
 8006300:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8006302:	f04f 33ff 	mov.w	r3, #4294967295
 8006306:	e009      	b.n	800631c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006308:	4b08      	ldr	r3, [pc, #32]	; (800632c <_sbrk+0x64>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800630e:	4b07      	ldr	r3, [pc, #28]	; (800632c <_sbrk+0x64>)
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4413      	add	r3, r2
 8006316:	4a05      	ldr	r2, [pc, #20]	; (800632c <_sbrk+0x64>)
 8006318:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800631a:	68fb      	ldr	r3, [r7, #12]
}
 800631c:	4618      	mov	r0, r3
 800631e:	3718      	adds	r7, #24
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}
 8006324:	20050000 	.word	0x20050000
 8006328:	00000800 	.word	0x00000800
 800632c:	200002b8 	.word	0x200002b8
 8006330:	2003ddb0 	.word	0x2003ddb0

08006334 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006334:	b480      	push	{r7}
 8006336:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006338:	4b08      	ldr	r3, [pc, #32]	; (800635c <SystemInit+0x28>)
 800633a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800633e:	4a07      	ldr	r2, [pc, #28]	; (800635c <SystemInit+0x28>)
 8006340:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006344:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006348:	4b04      	ldr	r3, [pc, #16]	; (800635c <SystemInit+0x28>)
 800634a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800634e:	609a      	str	r2, [r3, #8]
#endif
}
 8006350:	bf00      	nop
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	e000ed00 	.word	0xe000ed00

08006360 <cppInit>:
		}
	}
}

void cppInit(void)
{
 8006360:	b598      	push	{r3, r4, r7, lr}
 8006362:	af00      	add	r7, sp, #0
	lcd_init();
 8006364:	f7fa fe58 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 8006368:	483a      	ldr	r0, [pc, #232]	; (8006454 <cppInit+0xf4>)
 800636a:	f7fd fe0b 	bl	8003f84 <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 800636e:	2064      	movs	r0, #100	; 0x64
 8006370:	f001 fa8c 	bl	800788c <HAL_Delay>
	power_sensor.updateValues();
 8006374:	4837      	ldr	r0, [pc, #220]	; (8006454 <cppInit+0xf4>)
 8006376:	f7fd fe13 	bl	8003fa0 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 800637a:	f7fa fe91 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 800637e:	2100      	movs	r1, #0
 8006380:	2000      	movs	r0, #0
 8006382:	f7fa fe9d 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 8006386:	4834      	ldr	r0, [pc, #208]	; (8006458 <cppInit+0xf8>)
 8006388:	f7fa fec4 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 800638c:	2101      	movs	r1, #1
 800638e:	2000      	movs	r0, #0
 8006390:	f7fa fe96 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 8006394:	482f      	ldr	r0, [pc, #188]	; (8006454 <cppInit+0xf4>)
 8006396:	f7fd fe2d 	bl	8003ff4 <_ZN11PowerSensor17getButteryVoltageEv>
 800639a:	ee10 3a10 	vmov	r3, s0
 800639e:	4618      	mov	r0, r3
 80063a0:	f7fa f8ea 	bl	8000578 <__aeabi_f2d>
 80063a4:	4603      	mov	r3, r0
 80063a6:	460c      	mov	r4, r1
 80063a8:	461a      	mov	r2, r3
 80063aa:	4623      	mov	r3, r4
 80063ac:	482b      	ldr	r0, [pc, #172]	; (800645c <cppInit+0xfc>)
 80063ae:	f7fa feb1 	bl	8001114 <lcd_printf>
	HAL_Delay(1000);
 80063b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80063b6:	f001 fa69 	bl	800788c <HAL_Delay>

	//if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 80063ba:	4829      	ldr	r0, [pc, #164]	; (8006460 <cppInit+0x100>)
 80063bc:	f7fd f870 	bl	80034a0 <_ZN6Logger10sdCardInitEv>
 80063c0:	4603      	mov	r3, r0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d007      	beq.n	80063d6 <cppInit+0x76>
		led.fullColor('G');
 80063c6:	2147      	movs	r1, #71	; 0x47
 80063c8:	4826      	ldr	r0, [pc, #152]	; (8006464 <cppInit+0x104>)
 80063ca:	f7fb fd87 	bl	8001edc <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 80063ce:	2064      	movs	r0, #100	; 0x64
 80063d0:	f001 fa5c 	bl	800788c <HAL_Delay>
 80063d4:	e006      	b.n	80063e4 <cppInit+0x84>
	}
	else{ //sd mount fali
		led.fullColor('R');
 80063d6:	2152      	movs	r1, #82	; 0x52
 80063d8:	4822      	ldr	r0, [pc, #136]	; (8006464 <cppInit+0x104>)
 80063da:	f7fb fd7f 	bl	8001edc <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 80063de:	2064      	movs	r0, #100	; 0x64
 80063e0:	f001 fa54 	bl	800788c <HAL_Delay>
	}

	line_sensor.ADCStart();
 80063e4:	4820      	ldr	r0, [pc, #128]	; (8006468 <cppInit+0x108>)
 80063e6:	f7fb fed5 	bl	8002194 <_ZN10LineSensor8ADCStartEv>
	motor.init();
 80063ea:	4820      	ldr	r0, [pc, #128]	; (800646c <cppInit+0x10c>)
 80063ec:	f7fd fa9c 	bl	8003928 <_ZN5Motor4initEv>
	encoder.init();
 80063f0:	481f      	ldr	r0, [pc, #124]	; (8006470 <cppInit+0x110>)
 80063f2:	f7fa fedb 	bl	80011ac <_ZN7Encoder4initEv>
	imu.init();
 80063f6:	481f      	ldr	r0, [pc, #124]	; (8006474 <cppInit+0x114>)
 80063f8:	f7fb fb2e 	bl	8001a58 <_ZN3IMU4initEv>
	line_trace.init();
 80063fc:	481e      	ldr	r0, [pc, #120]	; (8006478 <cppInit+0x118>)
 80063fe:	f7fc fd23 	bl	8002e48 <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 8006402:	4819      	ldr	r0, [pc, #100]	; (8006468 <cppInit+0x108>)
 8006404:	f7fc f806 	bl	8002414 <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 8006408:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800640c:	f001 fa3e 	bl	800788c <HAL_Delay>

	led.fullColor('M');
 8006410:	214d      	movs	r1, #77	; 0x4d
 8006412:	4814      	ldr	r0, [pc, #80]	; (8006464 <cppInit+0x104>)
 8006414:	f7fb fd62 	bl	8001edc <_ZN3LED9fullColorEc>
	imu.calibration();
 8006418:	4816      	ldr	r0, [pc, #88]	; (8006474 <cppInit+0x114>)
 800641a:	f7fb fbe7 	bl	8001bec <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	//line_trace.setGain(0.0005, 0.000002, 0);

	//velocity_ctrl.setVelocityGain(1.5, 20, 0);
	velocity_ctrl.setVelocityGain(1.8295, 16.1174, 0.025243);
 800641e:	ed9f 1a17 	vldr	s2, [pc, #92]	; 800647c <cppInit+0x11c>
 8006422:	eddf 0a17 	vldr	s1, [pc, #92]	; 8006480 <cppInit+0x120>
 8006426:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8006484 <cppInit+0x124>
 800642a:	4817      	ldr	r0, [pc, #92]	; (8006488 <cppInit+0x128>)
 800642c:	f7fe f9dc 	bl	80047e8 <_ZN12VelocityCtrl15setVelocityGainEfff>
	//velocity_ctrl.setVelocityGain(1.9842, 22.9078, 0.02079);
	//velocity_ctrl.setOmegaGain(0.5, 5, 0);
	//velocity_ctrl.setOmegaGain(0.05, 7, 0);
	velocity_ctrl.setOmegaGain(0.069793, 0.86816, 0.0014027);
 8006430:	ed9f 1a16 	vldr	s2, [pc, #88]	; 800648c <cppInit+0x12c>
 8006434:	eddf 0a16 	vldr	s1, [pc, #88]	; 8006490 <cppInit+0x130>
 8006438:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8006494 <cppInit+0x134>
 800643c:	4812      	ldr	r0, [pc, #72]	; (8006488 <cppInit+0x128>)
 800643e:	f7fe f9ec 	bl	800481a <_ZN12VelocityCtrl12setOmegaGainEfff>
	//velocity_ctrl.setOmegaGain(0.12175, 1.0604, 0.002614);
	//velocity_ctrl.setOmegaGain(0.0, 0, 0);


	//encoder.clearDistance();
	odometry.clearPotition();
 8006442:	4815      	ldr	r0, [pc, #84]	; (8006498 <cppInit+0x138>)
 8006444:	f7fd fca8 	bl	8003d98 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 8006448:	4814      	ldr	r0, [pc, #80]	; (800649c <cppInit+0x13c>)
 800644a:	f7fd fd3f 	bl	8003ecc <_ZN13PathFollowing4initEv>

}
 800644e:	bf00      	nop
 8006450:	bd98      	pop	{r3, r4, r7, pc}
 8006452:	bf00      	nop
 8006454:	200005cc 	.word	0x200005cc
 8006458:	08017ae8 	.word	0x08017ae8
 800645c:	08017af0 	.word	0x08017af0
 8006460:	200005ec 	.word	0x200005ec
 8006464:	200005c8 	.word	0x200005c8
 8006468:	200002bc 	.word	0x200002bc
 800646c:	200005c4 	.word	0x200005c4
 8006470:	20015db4 	.word	0x20015db4
 8006474:	200005d8 	.word	0x200005d8
 8006478:	20015e50 	.word	0x20015e50
 800647c:	3cceca68 	.word	0x3cceca68
 8006480:	4180f06f 	.word	0x4180f06f
 8006484:	3fea2d0e 	.word	0x3fea2d0e
 8006488:	20015dd4 	.word	0x20015dd4
 800648c:	3ab7dacd 	.word	0x3ab7dacd
 8006490:	3f5e3fbc 	.word	0x3f5e3fbc
 8006494:	3d8eefa2 	.word	0x3d8eefa2
 8006498:	20015e10 	.word	0x20015e10
 800649c:	20021c70 	.word	0x20021c70

080064a0 <cppFlip1ms>:

void cppFlip1ms(void)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 80064a4:	4819      	ldr	r0, [pc, #100]	; (800650c <cppFlip1ms+0x6c>)
 80064a6:	f7fb fed3 	bl	8002250 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 80064aa:	4819      	ldr	r0, [pc, #100]	; (8006510 <cppFlip1ms+0x70>)
 80064ac:	f7fb fafc 	bl	8001aa8 <_ZN3IMU12updateValuesEv>
	encoder.update();
 80064b0:	4818      	ldr	r0, [pc, #96]	; (8006514 <cppFlip1ms+0x74>)
 80064b2:	f7fa fe9d 	bl	80011f0 <_ZN7Encoder6updateEv>

	line_trace.flip();
 80064b6:	4818      	ldr	r0, [pc, #96]	; (8006518 <cppFlip1ms+0x78>)
 80064b8:	f7fc fdda 	bl	8003070 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 80064bc:	4817      	ldr	r0, [pc, #92]	; (800651c <cppFlip1ms+0x7c>)
 80064be:	f7fe f9c5 	bl	800484c <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 80064c2:	4817      	ldr	r0, [pc, #92]	; (8006520 <cppFlip1ms+0x80>)
 80064c4:	f7fd fc4c 	bl	8003d60 <_ZN8Odometry4flipEv>
	side_sensor.updateStatus();
 80064c8:	4816      	ldr	r0, [pc, #88]	; (8006524 <cppFlip1ms+0x84>)
 80064ca:	f7fd fe09 	bl	80040e0 <_ZN10SideSensor12updateStatusEv>

	motor.motorCtrl();
 80064ce:	4816      	ldr	r0, [pc, #88]	; (8006528 <cppFlip1ms+0x88>)
 80064d0:	f7fd fa3c 	bl	800394c <_ZN5Motor9motorCtrlEv>

	//logger.storeLog(velocity_ctrl.getCurrentVelocity());
	//logger.storeLog(imu.getOmega());

	static uint16_t twice_cnt;
	twice_cnt++;
 80064d4:	4b15      	ldr	r3, [pc, #84]	; (800652c <cppFlip1ms+0x8c>)
 80064d6:	881b      	ldrh	r3, [r3, #0]
 80064d8:	3301      	adds	r3, #1
 80064da:	b29a      	uxth	r2, r3
 80064dc:	4b13      	ldr	r3, [pc, #76]	; (800652c <cppFlip1ms+0x8c>)
 80064de:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 2){ //2ms
 80064e0:	4b12      	ldr	r3, [pc, #72]	; (800652c <cppFlip1ms+0x8c>)
 80064e2:	881b      	ldrh	r3, [r3, #0]
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d90c      	bls.n	8006502 <cppFlip1ms+0x62>
		sys_ident.inOutputStore(imu.getOmega());
 80064e8:	4809      	ldr	r0, [pc, #36]	; (8006510 <cppFlip1ms+0x70>)
 80064ea:	f7fb fb35 	bl	8001b58 <_ZN3IMU8getOmegaEv>
 80064ee:	eef0 7a40 	vmov.f32	s15, s0
 80064f2:	eeb0 0a67 	vmov.f32	s0, s15
 80064f6:	480e      	ldr	r0, [pc, #56]	; (8006530 <cppFlip1ms+0x90>)
 80064f8:	f7fd ff48 	bl	800438c <_ZN20SystemIdentification13inOutputStoreEf>
		twice_cnt = 0;
 80064fc:	4b0b      	ldr	r3, [pc, #44]	; (800652c <cppFlip1ms+0x8c>)
 80064fe:	2200      	movs	r2, #0
 8006500:	801a      	strh	r2, [r3, #0]

	//mon_cnt = twice_cnt;
	/*
	*/

	encoder.clear();
 8006502:	4804      	ldr	r0, [pc, #16]	; (8006514 <cppFlip1ms+0x74>)
 8006504:	f7fa ff5e 	bl	80013c4 <_ZN7Encoder5clearEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 8006508:	bf00      	nop
 800650a:	bd80      	pop	{r7, pc}
 800650c:	200002bc 	.word	0x200002bc
 8006510:	200005d8 	.word	0x200005d8
 8006514:	20015db4 	.word	0x20015db4
 8006518:	20015e50 	.word	0x20015e50
 800651c:	20015dd4 	.word	0x20015dd4
 8006520:	20015e10 	.word	0x20015e10
 8006524:	200005b4 	.word	0x200005b4
 8006528:	200005c4 	.word	0x200005c4
 800652c:	2003939a 	.word	0x2003939a
 8006530:	20021a60 	.word	0x20021a60

08006534 <cppFlip100ns>:

void cppFlip100ns(void)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 8006538:	4802      	ldr	r0, [pc, #8]	; (8006544 <cppFlip100ns+0x10>)
 800653a:	f7fb fe3b 	bl	80021b4 <_ZN10LineSensor17storeSensorValuesEv>
	//line_trace.flip100ns();
}
 800653e:	bf00      	nop
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop
 8006544:	200002bc 	.word	0x200002bc

08006548 <cppFlip10ms>:

void cppFlip10ms(void)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	af00      	add	r7, sp, #0
	static uint16_t twice_cnt;
	twice_cnt++;
 800654c:	4b0a      	ldr	r3, [pc, #40]	; (8006578 <cppFlip10ms+0x30>)
 800654e:	881b      	ldrh	r3, [r3, #0]
 8006550:	3301      	adds	r3, #1
 8006552:	b29a      	uxth	r2, r3
 8006554:	4b08      	ldr	r3, [pc, #32]	; (8006578 <cppFlip10ms+0x30>)
 8006556:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 7){ //70ms
 8006558:	4b07      	ldr	r3, [pc, #28]	; (8006578 <cppFlip10ms+0x30>)
 800655a:	881b      	ldrh	r3, [r3, #0]
 800655c:	2b06      	cmp	r3, #6
 800655e:	d905      	bls.n	800656c <cppFlip10ms+0x24>
		sys_ident.updateMsig();
 8006560:	4806      	ldr	r0, [pc, #24]	; (800657c <cppFlip10ms+0x34>)
 8006562:	f7fd ff4f 	bl	8004404 <_ZN20SystemIdentification10updateMsigEv>
		twice_cnt = 0;
 8006566:	4b04      	ldr	r3, [pc, #16]	; (8006578 <cppFlip10ms+0x30>)
 8006568:	2200      	movs	r2, #0
 800656a:	801a      	strh	r2, [r3, #0]
	}

	mon_cnt = twice_cnt;
 800656c:	4b02      	ldr	r3, [pc, #8]	; (8006578 <cppFlip10ms+0x30>)
 800656e:	881a      	ldrh	r2, [r3, #0]
 8006570:	4b03      	ldr	r3, [pc, #12]	; (8006580 <cppFlip10ms+0x38>)
 8006572:	801a      	strh	r2, [r3, #0]
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 8006574:	bf00      	nop
 8006576:	bd80      	pop	{r7, pc}
 8006578:	2003939c 	.word	0x2003939c
 800657c:	20021a60 	.word	0x20021a60
 8006580:	20039398 	.word	0x20039398
 8006584:	00000000 	.word	0x00000000

08006588 <cppLoop>:
{
	//side_sensor.updateStatus(gpio_pin);
}

void cppLoop(void)
{
 8006588:	b5f0      	push	{r4, r5, r6, r7, lr}
 800658a:	b087      	sub	sp, #28
 800658c:	af02      	add	r7, sp, #8
	static int16_t selector;

	static float adj_kp = line_trace.getKp();
 800658e:	4bbc      	ldr	r3, [pc, #752]	; (8006880 <cppLoop+0x2f8>)
 8006590:	781b      	ldrb	r3, [r3, #0]
 8006592:	f3bf 8f5b 	dmb	ish
 8006596:	b2db      	uxtb	r3, r3
 8006598:	f003 0301 	and.w	r3, r3, #1
 800659c:	2b00      	cmp	r3, #0
 800659e:	bf0c      	ite	eq
 80065a0:	2301      	moveq	r3, #1
 80065a2:	2300      	movne	r3, #0
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d015      	beq.n	80065d6 <cppLoop+0x4e>
 80065aa:	48b5      	ldr	r0, [pc, #724]	; (8006880 <cppLoop+0x2f8>)
 80065ac:	f00b fe53 	bl	8012256 <__cxa_guard_acquire>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	bf14      	ite	ne
 80065b6:	2301      	movne	r3, #1
 80065b8:	2300      	moveq	r3, #0
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d00a      	beq.n	80065d6 <cppLoop+0x4e>
 80065c0:	48b0      	ldr	r0, [pc, #704]	; (8006884 <cppLoop+0x2fc>)
 80065c2:	f7fc fcbe 	bl	8002f42 <_ZN9LineTrace5getKpEv>
 80065c6:	eef0 7a40 	vmov.f32	s15, s0
 80065ca:	4baf      	ldr	r3, [pc, #700]	; (8006888 <cppLoop+0x300>)
 80065cc:	edc3 7a00 	vstr	s15, [r3]
 80065d0:	48ab      	ldr	r0, [pc, #684]	; (8006880 <cppLoop+0x2f8>)
 80065d2:	f00b fe4c 	bl	801226e <__cxa_guard_release>
	static float adj_ki= line_trace.getKi();
 80065d6:	4bad      	ldr	r3, [pc, #692]	; (800688c <cppLoop+0x304>)
 80065d8:	781b      	ldrb	r3, [r3, #0]
 80065da:	f3bf 8f5b 	dmb	ish
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	f003 0301 	and.w	r3, r3, #1
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	bf0c      	ite	eq
 80065e8:	2301      	moveq	r3, #1
 80065ea:	2300      	movne	r3, #0
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d015      	beq.n	800661e <cppLoop+0x96>
 80065f2:	48a6      	ldr	r0, [pc, #664]	; (800688c <cppLoop+0x304>)
 80065f4:	f00b fe2f 	bl	8012256 <__cxa_guard_acquire>
 80065f8:	4603      	mov	r3, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	bf14      	ite	ne
 80065fe:	2301      	movne	r3, #1
 8006600:	2300      	moveq	r3, #0
 8006602:	b2db      	uxtb	r3, r3
 8006604:	2b00      	cmp	r3, #0
 8006606:	d00a      	beq.n	800661e <cppLoop+0x96>
 8006608:	489e      	ldr	r0, [pc, #632]	; (8006884 <cppLoop+0x2fc>)
 800660a:	f7fc fca9 	bl	8002f60 <_ZN9LineTrace5getKiEv>
 800660e:	eef0 7a40 	vmov.f32	s15, s0
 8006612:	4b9f      	ldr	r3, [pc, #636]	; (8006890 <cppLoop+0x308>)
 8006614:	edc3 7a00 	vstr	s15, [r3]
 8006618:	489c      	ldr	r0, [pc, #624]	; (800688c <cppLoop+0x304>)
 800661a:	f00b fe28 	bl	801226e <__cxa_guard_release>
	static float adj_kd = line_trace.getKd();
 800661e:	4b9d      	ldr	r3, [pc, #628]	; (8006894 <cppLoop+0x30c>)
 8006620:	781b      	ldrb	r3, [r3, #0]
 8006622:	f3bf 8f5b 	dmb	ish
 8006626:	b2db      	uxtb	r3, r3
 8006628:	f003 0301 	and.w	r3, r3, #1
 800662c:	2b00      	cmp	r3, #0
 800662e:	bf0c      	ite	eq
 8006630:	2301      	moveq	r3, #1
 8006632:	2300      	movne	r3, #0
 8006634:	b2db      	uxtb	r3, r3
 8006636:	2b00      	cmp	r3, #0
 8006638:	d015      	beq.n	8006666 <cppLoop+0xde>
 800663a:	4896      	ldr	r0, [pc, #600]	; (8006894 <cppLoop+0x30c>)
 800663c:	f00b fe0b 	bl	8012256 <__cxa_guard_acquire>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	bf14      	ite	ne
 8006646:	2301      	movne	r3, #1
 8006648:	2300      	moveq	r3, #0
 800664a:	b2db      	uxtb	r3, r3
 800664c:	2b00      	cmp	r3, #0
 800664e:	d00a      	beq.n	8006666 <cppLoop+0xde>
 8006650:	488c      	ldr	r0, [pc, #560]	; (8006884 <cppLoop+0x2fc>)
 8006652:	f7fc fc94 	bl	8002f7e <_ZN9LineTrace5getKdEv>
 8006656:	eef0 7a40 	vmov.f32	s15, s0
 800665a:	4b8f      	ldr	r3, [pc, #572]	; (8006898 <cppLoop+0x310>)
 800665c:	edc3 7a00 	vstr	s15, [r3]
 8006660:	488c      	ldr	r0, [pc, #560]	; (8006894 <cppLoop+0x30c>)
 8006662:	f00b fe04 	bl	801226e <__cxa_guard_release>

	static float adj_velocity = line_trace.getTargetVelocity();
 8006666:	4b8d      	ldr	r3, [pc, #564]	; (800689c <cppLoop+0x314>)
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	f3bf 8f5b 	dmb	ish
 800666e:	b2db      	uxtb	r3, r3
 8006670:	f003 0301 	and.w	r3, r3, #1
 8006674:	2b00      	cmp	r3, #0
 8006676:	bf0c      	ite	eq
 8006678:	2301      	moveq	r3, #1
 800667a:	2300      	movne	r3, #0
 800667c:	b2db      	uxtb	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d015      	beq.n	80066ae <cppLoop+0x126>
 8006682:	4886      	ldr	r0, [pc, #536]	; (800689c <cppLoop+0x314>)
 8006684:	f00b fde7 	bl	8012256 <__cxa_guard_acquire>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	bf14      	ite	ne
 800668e:	2301      	movne	r3, #1
 8006690:	2300      	moveq	r3, #0
 8006692:	b2db      	uxtb	r3, r3
 8006694:	2b00      	cmp	r3, #0
 8006696:	d00a      	beq.n	80066ae <cppLoop+0x126>
 8006698:	487a      	ldr	r0, [pc, #488]	; (8006884 <cppLoop+0x2fc>)
 800669a:	f7fc fcbb 	bl	8003014 <_ZN9LineTrace17getTargetVelocityEv>
 800669e:	eef0 7a40 	vmov.f32	s15, s0
 80066a2:	4b7f      	ldr	r3, [pc, #508]	; (80068a0 <cppLoop+0x318>)
 80066a4:	edc3 7a00 	vstr	s15, [r3]
 80066a8:	487c      	ldr	r0, [pc, #496]	; (800689c <cppLoop+0x314>)
 80066aa:	f00b fde0 	bl	801226e <__cxa_guard_release>
	static float adj_max_velocity = line_trace.getMaxVelocity();
 80066ae:	4b7d      	ldr	r3, [pc, #500]	; (80068a4 <cppLoop+0x31c>)
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	f3bf 8f5b 	dmb	ish
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	f003 0301 	and.w	r3, r3, #1
 80066bc:	2b00      	cmp	r3, #0
 80066be:	bf0c      	ite	eq
 80066c0:	2301      	moveq	r3, #1
 80066c2:	2300      	movne	r3, #0
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d015      	beq.n	80066f6 <cppLoop+0x16e>
 80066ca:	4876      	ldr	r0, [pc, #472]	; (80068a4 <cppLoop+0x31c>)
 80066cc:	f00b fdc3 	bl	8012256 <__cxa_guard_acquire>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	bf14      	ite	ne
 80066d6:	2301      	movne	r3, #1
 80066d8:	2300      	moveq	r3, #0
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d00a      	beq.n	80066f6 <cppLoop+0x16e>
 80066e0:	4868      	ldr	r0, [pc, #416]	; (8006884 <cppLoop+0x2fc>)
 80066e2:	f7fc fca6 	bl	8003032 <_ZN9LineTrace14getMaxVelocityEv>
 80066e6:	eef0 7a40 	vmov.f32	s15, s0
 80066ea:	4b6f      	ldr	r3, [pc, #444]	; (80068a8 <cppLoop+0x320>)
 80066ec:	edc3 7a00 	vstr	s15, [r3]
 80066f0:	486c      	ldr	r0, [pc, #432]	; (80068a4 <cppLoop+0x31c>)
 80066f2:	f00b fdbc 	bl	801226e <__cxa_guard_release>
	static float adj_max_velocity2 = line_trace.getMaxVelocity2();
 80066f6:	4b6d      	ldr	r3, [pc, #436]	; (80068ac <cppLoop+0x324>)
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	f3bf 8f5b 	dmb	ish
 80066fe:	b2db      	uxtb	r3, r3
 8006700:	f003 0301 	and.w	r3, r3, #1
 8006704:	2b00      	cmp	r3, #0
 8006706:	bf0c      	ite	eq
 8006708:	2301      	moveq	r3, #1
 800670a:	2300      	movne	r3, #0
 800670c:	b2db      	uxtb	r3, r3
 800670e:	2b00      	cmp	r3, #0
 8006710:	d015      	beq.n	800673e <cppLoop+0x1b6>
 8006712:	4866      	ldr	r0, [pc, #408]	; (80068ac <cppLoop+0x324>)
 8006714:	f00b fd9f 	bl	8012256 <__cxa_guard_acquire>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	bf14      	ite	ne
 800671e:	2301      	movne	r3, #1
 8006720:	2300      	moveq	r3, #0
 8006722:	b2db      	uxtb	r3, r3
 8006724:	2b00      	cmp	r3, #0
 8006726:	d00a      	beq.n	800673e <cppLoop+0x1b6>
 8006728:	4856      	ldr	r0, [pc, #344]	; (8006884 <cppLoop+0x2fc>)
 800672a:	f7fc fc91 	bl	8003050 <_ZN9LineTrace15getMaxVelocity2Ev>
 800672e:	eef0 7a40 	vmov.f32	s15, s0
 8006732:	4b5f      	ldr	r3, [pc, #380]	; (80068b0 <cppLoop+0x328>)
 8006734:	edc3 7a00 	vstr	s15, [r3]
 8006738:	485c      	ldr	r0, [pc, #368]	; (80068ac <cppLoop+0x324>)
 800673a:	f00b fd98 	bl	801226e <__cxa_guard_release>

	switch(rotary_switch.getValue()){
 800673e:	485d      	ldr	r0, [pc, #372]	; (80068b4 <cppLoop+0x32c>)
 8006740:	f7fd fc68 	bl	8004014 <_ZN12RotarySwitch8getValueEv>
 8006744:	4603      	mov	r3, r0
 8006746:	2b0f      	cmp	r3, #15
 8006748:	f200 8765 	bhi.w	8007616 <cppLoop+0x108e>
 800674c:	a201      	add	r2, pc, #4	; (adr r2, 8006754 <cppLoop+0x1cc>)
 800674e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006752:	bf00      	nop
 8006754:	08006795 	.word	0x08006795
 8006758:	08006bd5 	.word	0x08006bd5
 800675c:	08006c69 	.word	0x08006c69
 8006760:	08006dbb 	.word	0x08006dbb
 8006764:	08006e95 	.word	0x08006e95
 8006768:	08006fe7 	.word	0x08006fe7
 800676c:	08007089 	.word	0x08007089
 8006770:	0800720f 	.word	0x0800720f
 8006774:	08007239 	.word	0x08007239
 8006778:	08007263 	.word	0x08007263
 800677c:	0800728d 	.word	0x0800728d
 8006780:	080072b7 	.word	0x080072b7
 8006784:	08007353 	.word	0x08007353
 8006788:	080073ed 	.word	0x080073ed
 800678c:	080074f5 	.word	0x080074f5
 8006790:	080075b1 	.word	0x080075b1
	case 0:
		led.fullColor('W');
 8006794:	2157      	movs	r1, #87	; 0x57
 8006796:	4848      	ldr	r0, [pc, #288]	; (80068b8 <cppLoop+0x330>)
 8006798:	f7fb fba0 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 800679c:	f7fa fc80 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80067a0:	2100      	movs	r1, #0
 80067a2:	2000      	movs	r0, #0
 80067a4:	f7fa fc8c 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", line_trace.getKp()*1000);
 80067a8:	4836      	ldr	r0, [pc, #216]	; (8006884 <cppLoop+0x2fc>)
 80067aa:	f7fc fbca 	bl	8002f42 <_ZN9LineTrace5getKpEv>
 80067ae:	eeb0 7a40 	vmov.f32	s14, s0
 80067b2:	eddf 7a42 	vldr	s15, [pc, #264]	; 80068bc <cppLoop+0x334>
 80067b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ba:	ee17 0a90 	vmov	r0, s15
 80067be:	f7f9 fedb 	bl	8000578 <__aeabi_f2d>
 80067c2:	4603      	mov	r3, r0
 80067c4:	460c      	mov	r4, r1
 80067c6:	461a      	mov	r2, r3
 80067c8:	4623      	mov	r3, r4
 80067ca:	483d      	ldr	r0, [pc, #244]	; (80068c0 <cppLoop+0x338>)
 80067cc:	f7fa fca2 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80067d0:	2101      	movs	r1, #1
 80067d2:	2000      	movs	r0, #0
 80067d4:	f7fa fc74 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", line_trace.getKi()*100, line_trace.getKd()*10000);
 80067d8:	482a      	ldr	r0, [pc, #168]	; (8006884 <cppLoop+0x2fc>)
 80067da:	f7fc fbc1 	bl	8002f60 <_ZN9LineTrace5getKiEv>
 80067de:	eeb0 7a40 	vmov.f32	s14, s0
 80067e2:	eddf 7a38 	vldr	s15, [pc, #224]	; 80068c4 <cppLoop+0x33c>
 80067e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ea:	ee17 0a90 	vmov	r0, s15
 80067ee:	f7f9 fec3 	bl	8000578 <__aeabi_f2d>
 80067f2:	4605      	mov	r5, r0
 80067f4:	460e      	mov	r6, r1
 80067f6:	4823      	ldr	r0, [pc, #140]	; (8006884 <cppLoop+0x2fc>)
 80067f8:	f7fc fbc1 	bl	8002f7e <_ZN9LineTrace5getKdEv>
 80067fc:	eeb0 7a40 	vmov.f32	s14, s0
 8006800:	eddf 7a31 	vldr	s15, [pc, #196]	; 80068c8 <cppLoop+0x340>
 8006804:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006808:	ee17 0a90 	vmov	r0, s15
 800680c:	f7f9 feb4 	bl	8000578 <__aeabi_f2d>
 8006810:	4603      	mov	r3, r0
 8006812:	460c      	mov	r4, r1
 8006814:	e9cd 3400 	strd	r3, r4, [sp]
 8006818:	462a      	mov	r2, r5
 800681a:	4633      	mov	r3, r6
 800681c:	482b      	ldr	r0, [pc, #172]	; (80068cc <cppLoop+0x344>)
 800681e:	f7fa fc79 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8006822:	482b      	ldr	r0, [pc, #172]	; (80068d0 <cppLoop+0x348>)
 8006824:	f7fb faf6 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006828:	4603      	mov	r3, r0
 800682a:	2b08      	cmp	r3, #8
 800682c:	bf0c      	ite	eq
 800682e:	2301      	moveq	r3, #1
 8006830:	2300      	movne	r3, #0
 8006832:	b2db      	uxtb	r3, r3
 8006834:	2b00      	cmp	r3, #0
 8006836:	d04f      	beq.n	80068d8 <cppLoop+0x350>
			led.LR(-1, 1);
 8006838:	2201      	movs	r2, #1
 800683a:	f04f 31ff 	mov.w	r1, #4294967295
 800683e:	481e      	ldr	r0, [pc, #120]	; (80068b8 <cppLoop+0x330>)
 8006840:	f7fb fc08 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006844:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006848:	f001 f820 	bl	800788c <HAL_Delay>

			selector++;
 800684c:	4b21      	ldr	r3, [pc, #132]	; (80068d4 <cppLoop+0x34c>)
 800684e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006852:	b29b      	uxth	r3, r3
 8006854:	3301      	adds	r3, #1
 8006856:	b29b      	uxth	r3, r3
 8006858:	b21a      	sxth	r2, r3
 800685a:	4b1e      	ldr	r3, [pc, #120]	; (80068d4 <cppLoop+0x34c>)
 800685c:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 800685e:	4b1d      	ldr	r3, [pc, #116]	; (80068d4 <cppLoop+0x34c>)
 8006860:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006864:	2b02      	cmp	r3, #2
 8006866:	dd02      	ble.n	800686e <cppLoop+0x2e6>
 8006868:	4b1a      	ldr	r3, [pc, #104]	; (80068d4 <cppLoop+0x34c>)
 800686a:	2200      	movs	r2, #0
 800686c:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 800686e:	2200      	movs	r2, #0
 8006870:	f04f 31ff 	mov.w	r1, #4294967295
 8006874:	4810      	ldr	r0, [pc, #64]	; (80068b8 <cppLoop+0x330>)
 8006876:	f7fb fbed 	bl	8002054 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
			line_trace.setGain(adj_kp, adj_ki, adj_kd);

			led.LR(-1, 0);
		}
		break;
 800687a:	f000 bece 	b.w	800761a <cppLoop+0x1092>
 800687e:	bf00      	nop
 8006880:	200393a4 	.word	0x200393a4
 8006884:	20015e50 	.word	0x20015e50
 8006888:	200393a0 	.word	0x200393a0
 800688c:	200393ac 	.word	0x200393ac
 8006890:	200393a8 	.word	0x200393a8
 8006894:	200393b4 	.word	0x200393b4
 8006898:	200393b0 	.word	0x200393b0
 800689c:	200393bc 	.word	0x200393bc
 80068a0:	200393b8 	.word	0x200393b8
 80068a4:	200393c4 	.word	0x200393c4
 80068a8:	200393c0 	.word	0x200393c0
 80068ac:	200393cc 	.word	0x200393cc
 80068b0:	200393c8 	.word	0x200393c8
 80068b4:	200005c0 	.word	0x200005c0
 80068b8:	200005c8 	.word	0x200005c8
 80068bc:	447a0000 	.word	0x447a0000
 80068c0:	08017af4 	.word	0x08017af4
 80068c4:	42c80000 	.word	0x42c80000
 80068c8:	461c4000 	.word	0x461c4000
 80068cc:	08017b00 	.word	0x08017b00
 80068d0:	200005bc 	.word	0x200005bc
 80068d4:	2003939e 	.word	0x2003939e
		else if(joy_stick.getValue() == JOY_R){
 80068d8:	48b3      	ldr	r0, [pc, #716]	; (8006ba8 <cppLoop+0x620>)
 80068da:	f7fb fa9b 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80068de:	4603      	mov	r3, r0
 80068e0:	2b10      	cmp	r3, #16
 80068e2:	bf0c      	ite	eq
 80068e4:	2301      	moveq	r3, #1
 80068e6:	2300      	movne	r3, #0
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d059      	beq.n	80069a2 <cppLoop+0x41a>
			led.LR(-1, 1);
 80068ee:	2201      	movs	r2, #1
 80068f0:	f04f 31ff 	mov.w	r1, #4294967295
 80068f4:	48ad      	ldr	r0, [pc, #692]	; (8006bac <cppLoop+0x624>)
 80068f6:	f7fb fbad 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80068fa:	2064      	movs	r0, #100	; 0x64
 80068fc:	f000 ffc6 	bl	800788c <HAL_Delay>
			if(selector == 0){
 8006900:	4bab      	ldr	r3, [pc, #684]	; (8006bb0 <cppLoop+0x628>)
 8006902:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d113      	bne.n	8006932 <cppLoop+0x3aa>
				adj_kp = adj_kp + 0.00001;
 800690a:	4baa      	ldr	r3, [pc, #680]	; (8006bb4 <cppLoop+0x62c>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4618      	mov	r0, r3
 8006910:	f7f9 fe32 	bl	8000578 <__aeabi_f2d>
 8006914:	a39e      	add	r3, pc, #632	; (adr r3, 8006b90 <cppLoop+0x608>)
 8006916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800691a:	f7f9 fccf 	bl	80002bc <__adddf3>
 800691e:	4603      	mov	r3, r0
 8006920:	460c      	mov	r4, r1
 8006922:	4618      	mov	r0, r3
 8006924:	4621      	mov	r1, r4
 8006926:	f7fa f977 	bl	8000c18 <__aeabi_d2f>
 800692a:	4602      	mov	r2, r0
 800692c:	4ba1      	ldr	r3, [pc, #644]	; (8006bb4 <cppLoop+0x62c>)
 800692e:	601a      	str	r2, [r3, #0]
 8006930:	e02b      	b.n	800698a <cppLoop+0x402>
			else if(selector == 1){
 8006932:	4b9f      	ldr	r3, [pc, #636]	; (8006bb0 <cppLoop+0x628>)
 8006934:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006938:	2b01      	cmp	r3, #1
 800693a:	d113      	bne.n	8006964 <cppLoop+0x3dc>
				adj_ki = adj_ki + 0.0001;
 800693c:	4b9e      	ldr	r3, [pc, #632]	; (8006bb8 <cppLoop+0x630>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4618      	mov	r0, r3
 8006942:	f7f9 fe19 	bl	8000578 <__aeabi_f2d>
 8006946:	a394      	add	r3, pc, #592	; (adr r3, 8006b98 <cppLoop+0x610>)
 8006948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800694c:	f7f9 fcb6 	bl	80002bc <__adddf3>
 8006950:	4603      	mov	r3, r0
 8006952:	460c      	mov	r4, r1
 8006954:	4618      	mov	r0, r3
 8006956:	4621      	mov	r1, r4
 8006958:	f7fa f95e 	bl	8000c18 <__aeabi_d2f>
 800695c:	4602      	mov	r2, r0
 800695e:	4b96      	ldr	r3, [pc, #600]	; (8006bb8 <cppLoop+0x630>)
 8006960:	601a      	str	r2, [r3, #0]
 8006962:	e012      	b.n	800698a <cppLoop+0x402>
				adj_kd = adj_kd + 0.000001;
 8006964:	4b95      	ldr	r3, [pc, #596]	; (8006bbc <cppLoop+0x634>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4618      	mov	r0, r3
 800696a:	f7f9 fe05 	bl	8000578 <__aeabi_f2d>
 800696e:	a38c      	add	r3, pc, #560	; (adr r3, 8006ba0 <cppLoop+0x618>)
 8006970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006974:	f7f9 fca2 	bl	80002bc <__adddf3>
 8006978:	4603      	mov	r3, r0
 800697a:	460c      	mov	r4, r1
 800697c:	4618      	mov	r0, r3
 800697e:	4621      	mov	r1, r4
 8006980:	f7fa f94a 	bl	8000c18 <__aeabi_d2f>
 8006984:	4602      	mov	r2, r0
 8006986:	4b8d      	ldr	r3, [pc, #564]	; (8006bbc <cppLoop+0x634>)
 8006988:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 800698a:	2152      	movs	r1, #82	; 0x52
 800698c:	4887      	ldr	r0, [pc, #540]	; (8006bac <cppLoop+0x624>)
 800698e:	f7fb faa5 	bl	8001edc <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8006992:	2200      	movs	r2, #0
 8006994:	f04f 31ff 	mov.w	r1, #4294967295
 8006998:	4884      	ldr	r0, [pc, #528]	; (8006bac <cppLoop+0x624>)
 800699a:	f7fb fb5b 	bl	8002054 <_ZN3LED2LREaa>
		break;
 800699e:	f000 be3c 	b.w	800761a <cppLoop+0x1092>
		else if(joy_stick.getValue() == JOY_L){
 80069a2:	4881      	ldr	r0, [pc, #516]	; (8006ba8 <cppLoop+0x620>)
 80069a4:	f7fb fa36 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80069a8:	4603      	mov	r3, r0
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	bf0c      	ite	eq
 80069ae:	2301      	moveq	r3, #1
 80069b0:	2300      	movne	r3, #0
 80069b2:	b2db      	uxtb	r3, r3
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d059      	beq.n	8006a6c <cppLoop+0x4e4>
			led.LR(-1, 1);
 80069b8:	2201      	movs	r2, #1
 80069ba:	f04f 31ff 	mov.w	r1, #4294967295
 80069be:	487b      	ldr	r0, [pc, #492]	; (8006bac <cppLoop+0x624>)
 80069c0:	f7fb fb48 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80069c4:	2064      	movs	r0, #100	; 0x64
 80069c6:	f000 ff61 	bl	800788c <HAL_Delay>
			if(selector == 0){
 80069ca:	4b79      	ldr	r3, [pc, #484]	; (8006bb0 <cppLoop+0x628>)
 80069cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d113      	bne.n	80069fc <cppLoop+0x474>
				adj_kp = adj_kp - 0.00001;
 80069d4:	4b77      	ldr	r3, [pc, #476]	; (8006bb4 <cppLoop+0x62c>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4618      	mov	r0, r3
 80069da:	f7f9 fdcd 	bl	8000578 <__aeabi_f2d>
 80069de:	a36c      	add	r3, pc, #432	; (adr r3, 8006b90 <cppLoop+0x608>)
 80069e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e4:	f7f9 fc68 	bl	80002b8 <__aeabi_dsub>
 80069e8:	4603      	mov	r3, r0
 80069ea:	460c      	mov	r4, r1
 80069ec:	4618      	mov	r0, r3
 80069ee:	4621      	mov	r1, r4
 80069f0:	f7fa f912 	bl	8000c18 <__aeabi_d2f>
 80069f4:	4602      	mov	r2, r0
 80069f6:	4b6f      	ldr	r3, [pc, #444]	; (8006bb4 <cppLoop+0x62c>)
 80069f8:	601a      	str	r2, [r3, #0]
 80069fa:	e02b      	b.n	8006a54 <cppLoop+0x4cc>
			else if(selector == 1){
 80069fc:	4b6c      	ldr	r3, [pc, #432]	; (8006bb0 <cppLoop+0x628>)
 80069fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a02:	2b01      	cmp	r3, #1
 8006a04:	d113      	bne.n	8006a2e <cppLoop+0x4a6>
				adj_ki = adj_ki - 0.0001;
 8006a06:	4b6c      	ldr	r3, [pc, #432]	; (8006bb8 <cppLoop+0x630>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f7f9 fdb4 	bl	8000578 <__aeabi_f2d>
 8006a10:	a361      	add	r3, pc, #388	; (adr r3, 8006b98 <cppLoop+0x610>)
 8006a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a16:	f7f9 fc4f 	bl	80002b8 <__aeabi_dsub>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	460c      	mov	r4, r1
 8006a1e:	4618      	mov	r0, r3
 8006a20:	4621      	mov	r1, r4
 8006a22:	f7fa f8f9 	bl	8000c18 <__aeabi_d2f>
 8006a26:	4602      	mov	r2, r0
 8006a28:	4b63      	ldr	r3, [pc, #396]	; (8006bb8 <cppLoop+0x630>)
 8006a2a:	601a      	str	r2, [r3, #0]
 8006a2c:	e012      	b.n	8006a54 <cppLoop+0x4cc>
				adj_kd = adj_kd - 0.000001;
 8006a2e:	4b63      	ldr	r3, [pc, #396]	; (8006bbc <cppLoop+0x634>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7f9 fda0 	bl	8000578 <__aeabi_f2d>
 8006a38:	a359      	add	r3, pc, #356	; (adr r3, 8006ba0 <cppLoop+0x618>)
 8006a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a3e:	f7f9 fc3b 	bl	80002b8 <__aeabi_dsub>
 8006a42:	4603      	mov	r3, r0
 8006a44:	460c      	mov	r4, r1
 8006a46:	4618      	mov	r0, r3
 8006a48:	4621      	mov	r1, r4
 8006a4a:	f7fa f8e5 	bl	8000c18 <__aeabi_d2f>
 8006a4e:	4602      	mov	r2, r0
 8006a50:	4b5a      	ldr	r3, [pc, #360]	; (8006bbc <cppLoop+0x634>)
 8006a52:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8006a54:	2152      	movs	r1, #82	; 0x52
 8006a56:	4855      	ldr	r0, [pc, #340]	; (8006bac <cppLoop+0x624>)
 8006a58:	f7fb fa40 	bl	8001edc <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	f04f 31ff 	mov.w	r1, #4294967295
 8006a62:	4852      	ldr	r0, [pc, #328]	; (8006bac <cppLoop+0x624>)
 8006a64:	f7fb faf6 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006a68:	f000 bdd7 	b.w	800761a <cppLoop+0x1092>
		else if(joy_stick.getValue() == JOY_D){
 8006a6c:	484e      	ldr	r0, [pc, #312]	; (8006ba8 <cppLoop+0x620>)
 8006a6e:	f7fb f9d1 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b04      	cmp	r3, #4
 8006a76:	bf0c      	ite	eq
 8006a78:	2301      	moveq	r3, #1
 8006a7a:	2300      	movne	r3, #0
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d03d      	beq.n	8006afe <cppLoop+0x576>
			led.LR(-1, 1);
 8006a82:	2201      	movs	r2, #1
 8006a84:	f04f 31ff 	mov.w	r1, #4294967295
 8006a88:	4848      	ldr	r0, [pc, #288]	; (8006bac <cppLoop+0x624>)
 8006a8a:	f7fb fae3 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006a8e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006a92:	f000 fefb 	bl	800788c <HAL_Delay>
			sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 8006a96:	f107 030c 	add.w	r3, r7, #12
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	4948      	ldr	r1, [pc, #288]	; (8006bc0 <cppLoop+0x638>)
 8006a9e:	4849      	ldr	r0, [pc, #292]	; (8006bc4 <cppLoop+0x63c>)
 8006aa0:	f7fa fe06 	bl	80016b0 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 8006aa4:	f107 0308 	add.w	r3, r7, #8
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	4947      	ldr	r1, [pc, #284]	; (8006bc8 <cppLoop+0x640>)
 8006aac:	4845      	ldr	r0, [pc, #276]	; (8006bc4 <cppLoop+0x63c>)
 8006aae:	f7fa fdff 	bl	80016b0 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 8006ab2:	1d3b      	adds	r3, r7, #4
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	4945      	ldr	r1, [pc, #276]	; (8006bcc <cppLoop+0x644>)
 8006ab8:	4842      	ldr	r0, [pc, #264]	; (8006bc4 <cppLoop+0x63c>)
 8006aba:	f7fa fdf9 	bl	80016b0 <sd_read_array_float>
			line_trace.setGain(temp_kp, temp_ki, temp_kd);
 8006abe:	edd7 7a03 	vldr	s15, [r7, #12]
 8006ac2:	ed97 7a02 	vldr	s14, [r7, #8]
 8006ac6:	edd7 6a01 	vldr	s13, [r7, #4]
 8006aca:	eeb0 1a66 	vmov.f32	s2, s13
 8006ace:	eef0 0a47 	vmov.f32	s1, s14
 8006ad2:	eeb0 0a67 	vmov.f32	s0, s15
 8006ad6:	483e      	ldr	r0, [pc, #248]	; (8006bd0 <cppLoop+0x648>)
 8006ad8:	f7fc fa1a 	bl	8002f10 <_ZN9LineTrace7setGainEfff>
			adj_kp = temp_kp;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	4a35      	ldr	r2, [pc, #212]	; (8006bb4 <cppLoop+0x62c>)
 8006ae0:	6013      	str	r3, [r2, #0]
			adj_ki = temp_kp;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	4a34      	ldr	r2, [pc, #208]	; (8006bb8 <cppLoop+0x630>)
 8006ae6:	6013      	str	r3, [r2, #0]
			adj_kd = temp_kp;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	4a34      	ldr	r2, [pc, #208]	; (8006bbc <cppLoop+0x634>)
 8006aec:	6013      	str	r3, [r2, #0]
			led.LR(-1, 0);
 8006aee:	2200      	movs	r2, #0
 8006af0:	f04f 31ff 	mov.w	r1, #4294967295
 8006af4:	482d      	ldr	r0, [pc, #180]	; (8006bac <cppLoop+0x624>)
 8006af6:	f7fb faad 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006afa:	f000 bd8e 	b.w	800761a <cppLoop+0x1092>
		else if(joy_stick.getValue() == JOY_C){
 8006afe:	482a      	ldr	r0, [pc, #168]	; (8006ba8 <cppLoop+0x620>)
 8006b00:	f7fb f988 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006b04:	4603      	mov	r3, r0
 8006b06:	2b02      	cmp	r3, #2
 8006b08:	bf0c      	ite	eq
 8006b0a:	2301      	moveq	r3, #1
 8006b0c:	2300      	movne	r3, #0
 8006b0e:	b2db      	uxtb	r3, r3
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f000 8582 	beq.w	800761a <cppLoop+0x1092>
			led.LR(-1, 1);
 8006b16:	2201      	movs	r2, #1
 8006b18:	f04f 31ff 	mov.w	r1, #4294967295
 8006b1c:	4823      	ldr	r0, [pc, #140]	; (8006bac <cppLoop+0x624>)
 8006b1e:	f7fb fa99 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006b22:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006b26:	f000 feb1 	bl	800788c <HAL_Delay>
			sd_write_array_float("PARAMS", "KP.TXT", 1, &adj_kp, OVER_WRITE);
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	9300      	str	r3, [sp, #0]
 8006b2e:	4b21      	ldr	r3, [pc, #132]	; (8006bb4 <cppLoop+0x62c>)
 8006b30:	2201      	movs	r2, #1
 8006b32:	4923      	ldr	r1, [pc, #140]	; (8006bc0 <cppLoop+0x638>)
 8006b34:	4823      	ldr	r0, [pc, #140]	; (8006bc4 <cppLoop+0x63c>)
 8006b36:	f7fa fd55 	bl	80015e4 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI.TXT", 1, &adj_ki, OVER_WRITE);
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	9300      	str	r3, [sp, #0]
 8006b3e:	4b1e      	ldr	r3, [pc, #120]	; (8006bb8 <cppLoop+0x630>)
 8006b40:	2201      	movs	r2, #1
 8006b42:	4921      	ldr	r1, [pc, #132]	; (8006bc8 <cppLoop+0x640>)
 8006b44:	481f      	ldr	r0, [pc, #124]	; (8006bc4 <cppLoop+0x63c>)
 8006b46:	f7fa fd4d 	bl	80015e4 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	9300      	str	r3, [sp, #0]
 8006b4e:	4b1b      	ldr	r3, [pc, #108]	; (8006bbc <cppLoop+0x634>)
 8006b50:	2201      	movs	r2, #1
 8006b52:	491e      	ldr	r1, [pc, #120]	; (8006bcc <cppLoop+0x644>)
 8006b54:	481b      	ldr	r0, [pc, #108]	; (8006bc4 <cppLoop+0x63c>)
 8006b56:	f7fa fd45 	bl	80015e4 <sd_write_array_float>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 8006b5a:	4b16      	ldr	r3, [pc, #88]	; (8006bb4 <cppLoop+0x62c>)
 8006b5c:	edd3 7a00 	vldr	s15, [r3]
 8006b60:	4b15      	ldr	r3, [pc, #84]	; (8006bb8 <cppLoop+0x630>)
 8006b62:	ed93 7a00 	vldr	s14, [r3]
 8006b66:	4b15      	ldr	r3, [pc, #84]	; (8006bbc <cppLoop+0x634>)
 8006b68:	edd3 6a00 	vldr	s13, [r3]
 8006b6c:	eeb0 1a66 	vmov.f32	s2, s13
 8006b70:	eef0 0a47 	vmov.f32	s1, s14
 8006b74:	eeb0 0a67 	vmov.f32	s0, s15
 8006b78:	4815      	ldr	r0, [pc, #84]	; (8006bd0 <cppLoop+0x648>)
 8006b7a:	f7fc f9c9 	bl	8002f10 <_ZN9LineTrace7setGainEfff>
			led.LR(-1, 0);
 8006b7e:	2200      	movs	r2, #0
 8006b80:	f04f 31ff 	mov.w	r1, #4294967295
 8006b84:	4809      	ldr	r0, [pc, #36]	; (8006bac <cppLoop+0x624>)
 8006b86:	f7fb fa65 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006b8a:	f000 bd46 	b.w	800761a <cppLoop+0x1092>
 8006b8e:	bf00      	nop
 8006b90:	88e368f1 	.word	0x88e368f1
 8006b94:	3ee4f8b5 	.word	0x3ee4f8b5
 8006b98:	eb1c432d 	.word	0xeb1c432d
 8006b9c:	3f1a36e2 	.word	0x3f1a36e2
 8006ba0:	a0b5ed8d 	.word	0xa0b5ed8d
 8006ba4:	3eb0c6f7 	.word	0x3eb0c6f7
 8006ba8:	200005bc 	.word	0x200005bc
 8006bac:	200005c8 	.word	0x200005c8
 8006bb0:	2003939e 	.word	0x2003939e
 8006bb4:	200393a0 	.word	0x200393a0
 8006bb8:	200393a8 	.word	0x200393a8
 8006bbc:	200393b0 	.word	0x200393b0
 8006bc0:	08017b10 	.word	0x08017b10
 8006bc4:	08017b18 	.word	0x08017b18
 8006bc8:	08017b20 	.word	0x08017b20
 8006bcc:	08017b28 	.word	0x08017b28
 8006bd0:	20015e50 	.word	0x20015e50

	case 1:
		led.fullColor('C');
 8006bd4:	2143      	movs	r1, #67	; 0x43
 8006bd6:	48a4      	ldr	r0, [pc, #656]	; (8006e68 <cppLoop+0x8e0>)
 8006bd8:	f7fb f980 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006bdc:	f7fa fa60 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006be0:	2100      	movs	r1, #0
 8006be2:	2000      	movs	r0, #0
 8006be4:	f7fa fa6c 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8006be8:	48a0      	ldr	r0, [pc, #640]	; (8006e6c <cppLoop+0x8e4>)
 8006bea:	f7fa fa93 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006bee:	2101      	movs	r1, #1
 8006bf0:	2000      	movs	r0, #0
 8006bf2:	f7fa fa65 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_velocity);
 8006bf6:	4b9e      	ldr	r3, [pc, #632]	; (8006e70 <cppLoop+0x8e8>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f7f9 fcbc 	bl	8000578 <__aeabi_f2d>
 8006c00:	4603      	mov	r3, r0
 8006c02:	460c      	mov	r4, r1
 8006c04:	461a      	mov	r2, r3
 8006c06:	4623      	mov	r3, r4
 8006c08:	489a      	ldr	r0, [pc, #616]	; (8006e74 <cppLoop+0x8ec>)
 8006c0a:	f7fa fa83 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006c0e:	489a      	ldr	r0, [pc, #616]	; (8006e78 <cppLoop+0x8f0>)
 8006c10:	f7fb f900 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006c14:	4603      	mov	r3, r0
 8006c16:	2b02      	cmp	r3, #2
 8006c18:	bf0c      	ite	eq
 8006c1a:	2301      	moveq	r3, #1
 8006c1c:	2300      	movne	r3, #0
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 84fc 	beq.w	800761e <cppLoop+0x1096>
			HAL_Delay(500);
 8006c26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006c2a:	f000 fe2f 	bl	800788c <HAL_Delay>

			line_trace.setTargetVelocity(adj_velocity);
 8006c2e:	4b90      	ldr	r3, [pc, #576]	; (8006e70 <cppLoop+0x8e8>)
 8006c30:	edd3 7a00 	vldr	s15, [r3]
 8006c34:	eeb0 0a67 	vmov.f32	s0, s15
 8006c38:	4890      	ldr	r0, [pc, #576]	; (8006e7c <cppLoop+0x8f4>)
 8006c3a:	f7fc f9be 	bl	8002fba <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 8006c3e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c42:	2101      	movs	r1, #1
 8006c44:	4888      	ldr	r0, [pc, #544]	; (8006e68 <cppLoop+0x8e0>)
 8006c46:	f7fb fa05 	bl	8002054 <_ZN3LED2LREaa>

			line_trace.setMode(FIRST_RUNNING);
 8006c4a:	2100      	movs	r1, #0
 8006c4c:	488b      	ldr	r0, [pc, #556]	; (8006e7c <cppLoop+0x8f4>)
 8006c4e:	f7fc fbcb 	bl	80033e8 <_ZN9LineTrace7setModeEs>
			line_trace.running();
 8006c52:	488a      	ldr	r0, [pc, #552]	; (8006e7c <cppLoop+0x8f4>)
 8006c54:	f7fc faf4 	bl	8003240 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8006c58:	f04f 32ff 	mov.w	r2, #4294967295
 8006c5c:	2100      	movs	r1, #0
 8006c5e:	4882      	ldr	r0, [pc, #520]	; (8006e68 <cppLoop+0x8e0>)
 8006c60:	f7fb f9f8 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 8006c64:	f000 bcdb 	b.w	800761e <cppLoop+0x1096>

	case 2:
		led.fullColor('B');
 8006c68:	2142      	movs	r1, #66	; 0x42
 8006c6a:	487f      	ldr	r0, [pc, #508]	; (8006e68 <cppLoop+0x8e0>)
 8006c6c:	f7fb f936 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006c70:	f7fa fa16 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006c74:	2100      	movs	r1, #0
 8006c76:	2000      	movs	r0, #0
 8006c78:	f7fa fa22 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8006c7c:	487b      	ldr	r0, [pc, #492]	; (8006e6c <cppLoop+0x8e4>)
 8006c7e:	f7fa fa49 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006c82:	2101      	movs	r1, #1
 8006c84:	2000      	movs	r0, #0
 8006c86:	f7fa fa1b 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", adj_velocity);
 8006c8a:	4b79      	ldr	r3, [pc, #484]	; (8006e70 <cppLoop+0x8e8>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4618      	mov	r0, r3
 8006c90:	f7f9 fc72 	bl	8000578 <__aeabi_f2d>
 8006c94:	4603      	mov	r3, r0
 8006c96:	460c      	mov	r4, r1
 8006c98:	461a      	mov	r2, r3
 8006c9a:	4623      	mov	r3, r4
 8006c9c:	4878      	ldr	r0, [pc, #480]	; (8006e80 <cppLoop+0x8f8>)
 8006c9e:	f7fa fa39 	bl	8001114 <lcd_printf>


		if(joy_stick.getValue() == JOY_R){
 8006ca2:	4875      	ldr	r0, [pc, #468]	; (8006e78 <cppLoop+0x8f0>)
 8006ca4:	f7fb f8b6 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b10      	cmp	r3, #16
 8006cac:	bf0c      	ite	eq
 8006cae:	2301      	moveq	r3, #1
 8006cb0:	2300      	movne	r3, #0
 8006cb2:	b2db      	uxtb	r3, r3
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d023      	beq.n	8006d00 <cppLoop+0x778>
			led.LR(-1, 1);
 8006cb8:	2201      	movs	r2, #1
 8006cba:	f04f 31ff 	mov.w	r1, #4294967295
 8006cbe:	486a      	ldr	r0, [pc, #424]	; (8006e68 <cppLoop+0x8e0>)
 8006cc0:	f7fb f9c8 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8006cc4:	2064      	movs	r0, #100	; 0x64
 8006cc6:	f000 fde1 	bl	800788c <HAL_Delay>

			adj_velocity = adj_velocity + 0.1;
 8006cca:	4b69      	ldr	r3, [pc, #420]	; (8006e70 <cppLoop+0x8e8>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7f9 fc52 	bl	8000578 <__aeabi_f2d>
 8006cd4:	a362      	add	r3, pc, #392	; (adr r3, 8006e60 <cppLoop+0x8d8>)
 8006cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cda:	f7f9 faef 	bl	80002bc <__adddf3>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	460c      	mov	r4, r1
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	4621      	mov	r1, r4
 8006ce6:	f7f9 ff97 	bl	8000c18 <__aeabi_d2f>
 8006cea:	4602      	mov	r2, r0
 8006cec:	4b60      	ldr	r3, [pc, #384]	; (8006e70 <cppLoop+0x8e8>)
 8006cee:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f04f 31ff 	mov.w	r1, #4294967295
 8006cf6:	485c      	ldr	r0, [pc, #368]	; (8006e68 <cppLoop+0x8e0>)
 8006cf8:	f7fb f9ac 	bl	8002054 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
			line_trace.setTargetVelocity(adj_velocity);

			led.LR(-1, 0);
		}
		break;
 8006cfc:	f000 bc91 	b.w	8007622 <cppLoop+0x109a>
		else if(joy_stick.getValue() == JOY_L){
 8006d00:	485d      	ldr	r0, [pc, #372]	; (8006e78 <cppLoop+0x8f0>)
 8006d02:	f7fb f887 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	bf0c      	ite	eq
 8006d0c:	2301      	moveq	r3, #1
 8006d0e:	2300      	movne	r3, #0
 8006d10:	b2db      	uxtb	r3, r3
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d023      	beq.n	8006d5e <cppLoop+0x7d6>
			led.LR(-1, 1);
 8006d16:	2201      	movs	r2, #1
 8006d18:	f04f 31ff 	mov.w	r1, #4294967295
 8006d1c:	4852      	ldr	r0, [pc, #328]	; (8006e68 <cppLoop+0x8e0>)
 8006d1e:	f7fb f999 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8006d22:	2064      	movs	r0, #100	; 0x64
 8006d24:	f000 fdb2 	bl	800788c <HAL_Delay>
			adj_velocity = adj_velocity - 0.1;
 8006d28:	4b51      	ldr	r3, [pc, #324]	; (8006e70 <cppLoop+0x8e8>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7f9 fc23 	bl	8000578 <__aeabi_f2d>
 8006d32:	a34b      	add	r3, pc, #300	; (adr r3, 8006e60 <cppLoop+0x8d8>)
 8006d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d38:	f7f9 fabe 	bl	80002b8 <__aeabi_dsub>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	460c      	mov	r4, r1
 8006d40:	4618      	mov	r0, r3
 8006d42:	4621      	mov	r1, r4
 8006d44:	f7f9 ff68 	bl	8000c18 <__aeabi_d2f>
 8006d48:	4602      	mov	r2, r0
 8006d4a:	4b49      	ldr	r3, [pc, #292]	; (8006e70 <cppLoop+0x8e8>)
 8006d4c:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8006d4e:	2200      	movs	r2, #0
 8006d50:	f04f 31ff 	mov.w	r1, #4294967295
 8006d54:	4844      	ldr	r0, [pc, #272]	; (8006e68 <cppLoop+0x8e0>)
 8006d56:	f7fb f97d 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006d5a:	f000 bc62 	b.w	8007622 <cppLoop+0x109a>
		else if(joy_stick.getValue() == JOY_C){
 8006d5e:	4846      	ldr	r0, [pc, #280]	; (8006e78 <cppLoop+0x8f0>)
 8006d60:	f7fb f858 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	bf0c      	ite	eq
 8006d6a:	2301      	moveq	r3, #1
 8006d6c:	2300      	movne	r3, #0
 8006d6e:	b2db      	uxtb	r3, r3
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f000 8456 	beq.w	8007622 <cppLoop+0x109a>
			led.LR(-1, 1);
 8006d76:	2201      	movs	r2, #1
 8006d78:	f04f 31ff 	mov.w	r1, #4294967295
 8006d7c:	483a      	ldr	r0, [pc, #232]	; (8006e68 <cppLoop+0x8e0>)
 8006d7e:	f7fb f969 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006d82:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006d86:	f000 fd81 	bl	800788c <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	9300      	str	r3, [sp, #0]
 8006d8e:	4b38      	ldr	r3, [pc, #224]	; (8006e70 <cppLoop+0x8e8>)
 8006d90:	2201      	movs	r2, #1
 8006d92:	493c      	ldr	r1, [pc, #240]	; (8006e84 <cppLoop+0x8fc>)
 8006d94:	483c      	ldr	r0, [pc, #240]	; (8006e88 <cppLoop+0x900>)
 8006d96:	f7fa fc25 	bl	80015e4 <sd_write_array_float>
			line_trace.setTargetVelocity(adj_velocity);
 8006d9a:	4b35      	ldr	r3, [pc, #212]	; (8006e70 <cppLoop+0x8e8>)
 8006d9c:	edd3 7a00 	vldr	s15, [r3]
 8006da0:	eeb0 0a67 	vmov.f32	s0, s15
 8006da4:	4835      	ldr	r0, [pc, #212]	; (8006e7c <cppLoop+0x8f4>)
 8006da6:	f7fc f908 	bl	8002fba <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(-1, 0);
 8006daa:	2200      	movs	r2, #0
 8006dac:	f04f 31ff 	mov.w	r1, #4294967295
 8006db0:	482d      	ldr	r0, [pc, #180]	; (8006e68 <cppLoop+0x8e0>)
 8006db2:	f7fb f94f 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006db6:	f000 bc34 	b.w	8007622 <cppLoop+0x109a>

	case 3:
		led.fullColor('Y');
 8006dba:	2159      	movs	r1, #89	; 0x59
 8006dbc:	482a      	ldr	r0, [pc, #168]	; (8006e68 <cppLoop+0x8e0>)
 8006dbe:	f7fb f88d 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006dc2:	f7fa f96d 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006dc6:	2100      	movs	r1, #0
 8006dc8:	2000      	movs	r0, #0
 8006dca:	f7fa f979 	bl	80010c0 <lcd_locate>
		lcd_printf("SeconRun");
 8006dce:	482f      	ldr	r0, [pc, #188]	; (8006e8c <cppLoop+0x904>)
 8006dd0:	f7fa f9a0 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006dd4:	2101      	movs	r1, #1
 8006dd6:	2000      	movs	r0, #0
 8006dd8:	f7fa f972 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 8006ddc:	4b2c      	ldr	r3, [pc, #176]	; (8006e90 <cppLoop+0x908>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4618      	mov	r0, r3
 8006de2:	f7f9 fbc9 	bl	8000578 <__aeabi_f2d>
 8006de6:	4603      	mov	r3, r0
 8006de8:	460c      	mov	r4, r1
 8006dea:	461a      	mov	r2, r3
 8006dec:	4623      	mov	r3, r4
 8006dee:	4821      	ldr	r0, [pc, #132]	; (8006e74 <cppLoop+0x8ec>)
 8006df0:	f7fa f990 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006df4:	4820      	ldr	r0, [pc, #128]	; (8006e78 <cppLoop+0x8f0>)
 8006df6:	f7fb f80d 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2b02      	cmp	r3, #2
 8006dfe:	bf0c      	ite	eq
 8006e00:	2301      	moveq	r3, #1
 8006e02:	2300      	movne	r3, #0
 8006e04:	b2db      	uxtb	r3, r3
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	f000 840d 	beq.w	8007626 <cppLoop+0x109e>
			HAL_Delay(500);
 8006e0c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006e10:	f000 fd3c 	bl	800788c <HAL_Delay>

			line_trace.setTargetVelocity(adj_max_velocity);
 8006e14:	4b1e      	ldr	r3, [pc, #120]	; (8006e90 <cppLoop+0x908>)
 8006e16:	edd3 7a00 	vldr	s15, [r3]
 8006e1a:	eeb0 0a67 	vmov.f32	s0, s15
 8006e1e:	4817      	ldr	r0, [pc, #92]	; (8006e7c <cppLoop+0x8f4>)
 8006e20:	f7fc f8cb 	bl	8002fba <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8006e24:	4b1a      	ldr	r3, [pc, #104]	; (8006e90 <cppLoop+0x908>)
 8006e26:	edd3 7a00 	vldr	s15, [r3]
 8006e2a:	eeb0 0a67 	vmov.f32	s0, s15
 8006e2e:	4813      	ldr	r0, [pc, #76]	; (8006e7c <cppLoop+0x8f4>)
 8006e30:	f7fc f8d2 	bl	8002fd8 <_ZN9LineTrace14setMaxVelocityEf>
			led.LR(1, -1);
 8006e34:	f04f 32ff 	mov.w	r2, #4294967295
 8006e38:	2101      	movs	r1, #1
 8006e3a:	480b      	ldr	r0, [pc, #44]	; (8006e68 <cppLoop+0x8e0>)
 8006e3c:	f7fb f90a 	bl	8002054 <_ZN3LED2LREaa>

			line_trace.setMode(SECOND_RUNNING);
 8006e40:	2101      	movs	r1, #1
 8006e42:	480e      	ldr	r0, [pc, #56]	; (8006e7c <cppLoop+0x8f4>)
 8006e44:	f7fc fad0 	bl	80033e8 <_ZN9LineTrace7setModeEs>
			line_trace.running();
 8006e48:	480c      	ldr	r0, [pc, #48]	; (8006e7c <cppLoop+0x8f4>)
 8006e4a:	f7fc f9f9 	bl	8003240 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 8006e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e52:	2100      	movs	r1, #0
 8006e54:	4804      	ldr	r0, [pc, #16]	; (8006e68 <cppLoop+0x8e0>)
 8006e56:	f7fb f8fd 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 8006e5a:	e3e4      	b.n	8007626 <cppLoop+0x109e>
 8006e5c:	f3af 8000 	nop.w
 8006e60:	9999999a 	.word	0x9999999a
 8006e64:	3fb99999 	.word	0x3fb99999
 8006e68:	200005c8 	.word	0x200005c8
 8006e6c:	08017b30 	.word	0x08017b30
 8006e70:	200393b8 	.word	0x200393b8
 8006e74:	08017b3c 	.word	0x08017b3c
 8006e78:	200005bc 	.word	0x200005bc
 8006e7c:	20015e50 	.word	0x20015e50
 8006e80:	08017b48 	.word	0x08017b48
 8006e84:	08017b54 	.word	0x08017b54
 8006e88:	08017b18 	.word	0x08017b18
 8006e8c:	08017b60 	.word	0x08017b60
 8006e90:	200393c0 	.word	0x200393c0

	case 4:
		led.fullColor('G');
 8006e94:	2147      	movs	r1, #71	; 0x47
 8006e96:	48bc      	ldr	r0, [pc, #752]	; (8007188 <cppLoop+0xc00>)
 8006e98:	f7fb f820 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006e9c:	f7fa f900 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006ea0:	2100      	movs	r1, #0
 8006ea2:	2000      	movs	r0, #0
 8006ea4:	f7fa f90c 	bl	80010c0 <lcd_locate>
		lcd_printf("SeconRun");
 8006ea8:	48b8      	ldr	r0, [pc, #736]	; (800718c <cppLoop+0xc04>)
 8006eaa:	f7fa f933 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006eae:	2101      	movs	r1, #1
 8006eb0:	2000      	movs	r0, #0
 8006eb2:	f7fa f905 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMaxVelocity());
 8006eb6:	48b6      	ldr	r0, [pc, #728]	; (8007190 <cppLoop+0xc08>)
 8006eb8:	f7fc f8bb 	bl	8003032 <_ZN9LineTrace14getMaxVelocityEv>
 8006ebc:	ee10 3a10 	vmov	r3, s0
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	f7f9 fb59 	bl	8000578 <__aeabi_f2d>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	460c      	mov	r4, r1
 8006eca:	461a      	mov	r2, r3
 8006ecc:	4623      	mov	r3, r4
 8006ece:	48b1      	ldr	r0, [pc, #708]	; (8007194 <cppLoop+0xc0c>)
 8006ed0:	f7fa f920 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_R){
 8006ed4:	48b0      	ldr	r0, [pc, #704]	; (8007198 <cppLoop+0xc10>)
 8006ed6:	f7fa ff9d 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006eda:	4603      	mov	r3, r0
 8006edc:	2b10      	cmp	r3, #16
 8006ede:	bf0c      	ite	eq
 8006ee0:	2301      	moveq	r3, #1
 8006ee2:	2300      	movne	r3, #0
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d022      	beq.n	8006f30 <cppLoop+0x9a8>
			led.LR(-1, 1);
 8006eea:	2201      	movs	r2, #1
 8006eec:	f04f 31ff 	mov.w	r1, #4294967295
 8006ef0:	48a5      	ldr	r0, [pc, #660]	; (8007188 <cppLoop+0xc00>)
 8006ef2:	f7fb f8af 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8006ef6:	2064      	movs	r0, #100	; 0x64
 8006ef8:	f000 fcc8 	bl	800788c <HAL_Delay>

			adj_max_velocity = adj_max_velocity + 0.1;
 8006efc:	4ba7      	ldr	r3, [pc, #668]	; (800719c <cppLoop+0xc14>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4618      	mov	r0, r3
 8006f02:	f7f9 fb39 	bl	8000578 <__aeabi_f2d>
 8006f06:	a39e      	add	r3, pc, #632	; (adr r3, 8007180 <cppLoop+0xbf8>)
 8006f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0c:	f7f9 f9d6 	bl	80002bc <__adddf3>
 8006f10:	4603      	mov	r3, r0
 8006f12:	460c      	mov	r4, r1
 8006f14:	4618      	mov	r0, r3
 8006f16:	4621      	mov	r1, r4
 8006f18:	f7f9 fe7e 	bl	8000c18 <__aeabi_d2f>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	4b9f      	ldr	r3, [pc, #636]	; (800719c <cppLoop+0xc14>)
 8006f20:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 8006f22:	2200      	movs	r2, #0
 8006f24:	f04f 31ff 	mov.w	r1, #4294967295
 8006f28:	4897      	ldr	r0, [pc, #604]	; (8007188 <cppLoop+0xc00>)
 8006f2a:	f7fb f893 	bl	8002054 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
			line_trace.setMaxVelocity(adj_max_velocity);

			led.LR(-1, 0);
		}
		break;
 8006f2e:	e37c      	b.n	800762a <cppLoop+0x10a2>
		else if(joy_stick.getValue() == JOY_L){
 8006f30:	4899      	ldr	r0, [pc, #612]	; (8007198 <cppLoop+0xc10>)
 8006f32:	f7fa ff6f 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b01      	cmp	r3, #1
 8006f3a:	bf0c      	ite	eq
 8006f3c:	2301      	moveq	r3, #1
 8006f3e:	2300      	movne	r3, #0
 8006f40:	b2db      	uxtb	r3, r3
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d022      	beq.n	8006f8c <cppLoop+0xa04>
			led.LR(-1, 1);
 8006f46:	2201      	movs	r2, #1
 8006f48:	f04f 31ff 	mov.w	r1, #4294967295
 8006f4c:	488e      	ldr	r0, [pc, #568]	; (8007188 <cppLoop+0xc00>)
 8006f4e:	f7fb f881 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8006f52:	2064      	movs	r0, #100	; 0x64
 8006f54:	f000 fc9a 	bl	800788c <HAL_Delay>
			adj_max_velocity = adj_max_velocity - 0.1;
 8006f58:	4b90      	ldr	r3, [pc, #576]	; (800719c <cppLoop+0xc14>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7f9 fb0b 	bl	8000578 <__aeabi_f2d>
 8006f62:	a387      	add	r3, pc, #540	; (adr r3, 8007180 <cppLoop+0xbf8>)
 8006f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f68:	f7f9 f9a6 	bl	80002b8 <__aeabi_dsub>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	460c      	mov	r4, r1
 8006f70:	4618      	mov	r0, r3
 8006f72:	4621      	mov	r1, r4
 8006f74:	f7f9 fe50 	bl	8000c18 <__aeabi_d2f>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	4b88      	ldr	r3, [pc, #544]	; (800719c <cppLoop+0xc14>)
 8006f7c:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8006f7e:	2200      	movs	r2, #0
 8006f80:	f04f 31ff 	mov.w	r1, #4294967295
 8006f84:	4880      	ldr	r0, [pc, #512]	; (8007188 <cppLoop+0xc00>)
 8006f86:	f7fb f865 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006f8a:	e34e      	b.n	800762a <cppLoop+0x10a2>
		else if(joy_stick.getValue() == JOY_C){
 8006f8c:	4882      	ldr	r0, [pc, #520]	; (8007198 <cppLoop+0xc10>)
 8006f8e:	f7fa ff41 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8006f92:	4603      	mov	r3, r0
 8006f94:	2b02      	cmp	r3, #2
 8006f96:	bf0c      	ite	eq
 8006f98:	2301      	moveq	r3, #1
 8006f9a:	2300      	movne	r3, #0
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	f000 8343 	beq.w	800762a <cppLoop+0x10a2>
			led.LR(-1, 1);
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	f04f 31ff 	mov.w	r1, #4294967295
 8006faa:	4877      	ldr	r0, [pc, #476]	; (8007188 <cppLoop+0xc00>)
 8006fac:	f7fb f852 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006fb0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006fb4:	f000 fc6a 	bl	800788c <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
 8006fb8:	2300      	movs	r3, #0
 8006fba:	9300      	str	r3, [sp, #0]
 8006fbc:	4b77      	ldr	r3, [pc, #476]	; (800719c <cppLoop+0xc14>)
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	4977      	ldr	r1, [pc, #476]	; (80071a0 <cppLoop+0xc18>)
 8006fc2:	4878      	ldr	r0, [pc, #480]	; (80071a4 <cppLoop+0xc1c>)
 8006fc4:	f7fa fb0e 	bl	80015e4 <sd_write_array_float>
			line_trace.setMaxVelocity(adj_max_velocity);
 8006fc8:	4b74      	ldr	r3, [pc, #464]	; (800719c <cppLoop+0xc14>)
 8006fca:	edd3 7a00 	vldr	s15, [r3]
 8006fce:	eeb0 0a67 	vmov.f32	s0, s15
 8006fd2:	486f      	ldr	r0, [pc, #444]	; (8007190 <cppLoop+0xc08>)
 8006fd4:	f7fc f800 	bl	8002fd8 <_ZN9LineTrace14setMaxVelocityEf>
			led.LR(-1, 0);
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f04f 31ff 	mov.w	r1, #4294967295
 8006fde:	486a      	ldr	r0, [pc, #424]	; (8007188 <cppLoop+0xc00>)
 8006fe0:	f7fb f838 	bl	8002054 <_ZN3LED2LREaa>
		break;
 8006fe4:	e321      	b.n	800762a <cppLoop+0x10a2>

	case 5:
		led.fullColor('M');
 8006fe6:	214d      	movs	r1, #77	; 0x4d
 8006fe8:	4867      	ldr	r0, [pc, #412]	; (8007188 <cppLoop+0xc00>)
 8006fea:	f7fa ff77 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8006fee:	f7fa f857 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006ff2:	2100      	movs	r1, #0
 8006ff4:	2000      	movs	r0, #0
 8006ff6:	f7fa f863 	bl	80010c0 <lcd_locate>
		lcd_printf("ThirdRun");
 8006ffa:	486b      	ldr	r0, [pc, #428]	; (80071a8 <cppLoop+0xc20>)
 8006ffc:	f7fa f88a 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007000:	2101      	movs	r1, #1
 8007002:	2000      	movs	r0, #0
 8007004:	f7fa f85c 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 8007008:	4b68      	ldr	r3, [pc, #416]	; (80071ac <cppLoop+0xc24>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4618      	mov	r0, r3
 800700e:	f7f9 fab3 	bl	8000578 <__aeabi_f2d>
 8007012:	4603      	mov	r3, r0
 8007014:	460c      	mov	r4, r1
 8007016:	461a      	mov	r2, r3
 8007018:	4623      	mov	r3, r4
 800701a:	4865      	ldr	r0, [pc, #404]	; (80071b0 <cppLoop+0xc28>)
 800701c:	f7fa f87a 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007020:	485d      	ldr	r0, [pc, #372]	; (8007198 <cppLoop+0xc10>)
 8007022:	f7fa fef7 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007026:	4603      	mov	r3, r0
 8007028:	2b02      	cmp	r3, #2
 800702a:	bf0c      	ite	eq
 800702c:	2301      	moveq	r3, #1
 800702e:	2300      	movne	r3, #0
 8007030:	b2db      	uxtb	r3, r3
 8007032:	2b00      	cmp	r3, #0
 8007034:	f000 82fb 	beq.w	800762e <cppLoop+0x10a6>
			HAL_Delay(500);
 8007038:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800703c:	f000 fc26 	bl	800788c <HAL_Delay>

			line_trace.setTargetVelocity(adj_max_velocity2);
 8007040:	4b5a      	ldr	r3, [pc, #360]	; (80071ac <cppLoop+0xc24>)
 8007042:	edd3 7a00 	vldr	s15, [r3]
 8007046:	eeb0 0a67 	vmov.f32	s0, s15
 800704a:	4851      	ldr	r0, [pc, #324]	; (8007190 <cppLoop+0xc08>)
 800704c:	f7fb ffb5 	bl	8002fba <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 8007050:	4b56      	ldr	r3, [pc, #344]	; (80071ac <cppLoop+0xc24>)
 8007052:	edd3 7a00 	vldr	s15, [r3]
 8007056:	eeb0 0a67 	vmov.f32	s0, s15
 800705a:	484d      	ldr	r0, [pc, #308]	; (8007190 <cppLoop+0xc08>)
 800705c:	f7fb ffcb 	bl	8002ff6 <_ZN9LineTrace15setMaxVelocity2Ef>
			led.LR(1, -1);
 8007060:	f04f 32ff 	mov.w	r2, #4294967295
 8007064:	2101      	movs	r1, #1
 8007066:	4848      	ldr	r0, [pc, #288]	; (8007188 <cppLoop+0xc00>)
 8007068:	f7fa fff4 	bl	8002054 <_ZN3LED2LREaa>

			line_trace.setMode(SECOND_RUNNING);
 800706c:	2101      	movs	r1, #1
 800706e:	4848      	ldr	r0, [pc, #288]	; (8007190 <cppLoop+0xc08>)
 8007070:	f7fc f9ba 	bl	80033e8 <_ZN9LineTrace7setModeEs>
			line_trace.running();
 8007074:	4846      	ldr	r0, [pc, #280]	; (8007190 <cppLoop+0xc08>)
 8007076:	f7fc f8e3 	bl	8003240 <_ZN9LineTrace7runningEv>

			led.LR(0, -1);
 800707a:	f04f 32ff 	mov.w	r2, #4294967295
 800707e:	2100      	movs	r1, #0
 8007080:	4841      	ldr	r0, [pc, #260]	; (8007188 <cppLoop+0xc00>)
 8007082:	f7fa ffe7 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 8007086:	e2d2      	b.n	800762e <cppLoop+0x10a6>

	case 6:
		led.fullColor('R');
 8007088:	2152      	movs	r1, #82	; 0x52
 800708a:	483f      	ldr	r0, [pc, #252]	; (8007188 <cppLoop+0xc00>)
 800708c:	f7fa ff26 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007090:	f7fa f806 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007094:	2100      	movs	r1, #0
 8007096:	2000      	movs	r0, #0
 8007098:	f7fa f812 	bl	80010c0 <lcd_locate>
		lcd_printf("ThirdRun");
 800709c:	4842      	ldr	r0, [pc, #264]	; (80071a8 <cppLoop+0xc20>)
 800709e:	f7fa f839 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80070a2:	2101      	movs	r1, #1
 80070a4:	2000      	movs	r0, #0
 80070a6:	f7fa f80b 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMaxVelocity2());
 80070aa:	4839      	ldr	r0, [pc, #228]	; (8007190 <cppLoop+0xc08>)
 80070ac:	f7fb ffd0 	bl	8003050 <_ZN9LineTrace15getMaxVelocity2Ev>
 80070b0:	ee10 3a10 	vmov	r3, s0
 80070b4:	4618      	mov	r0, r3
 80070b6:	f7f9 fa5f 	bl	8000578 <__aeabi_f2d>
 80070ba:	4603      	mov	r3, r0
 80070bc:	460c      	mov	r4, r1
 80070be:	461a      	mov	r2, r3
 80070c0:	4623      	mov	r3, r4
 80070c2:	4834      	ldr	r0, [pc, #208]	; (8007194 <cppLoop+0xc0c>)
 80070c4:	f7fa f826 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_R){
 80070c8:	4833      	ldr	r0, [pc, #204]	; (8007198 <cppLoop+0xc10>)
 80070ca:	f7fa fea3 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b10      	cmp	r3, #16
 80070d2:	bf0c      	ite	eq
 80070d4:	2301      	moveq	r3, #1
 80070d6:	2300      	movne	r3, #0
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d022      	beq.n	8007124 <cppLoop+0xb9c>
			led.LR(-1, 1);
 80070de:	2201      	movs	r2, #1
 80070e0:	f04f 31ff 	mov.w	r1, #4294967295
 80070e4:	4828      	ldr	r0, [pc, #160]	; (8007188 <cppLoop+0xc00>)
 80070e6:	f7fa ffb5 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80070ea:	2064      	movs	r0, #100	; 0x64
 80070ec:	f000 fbce 	bl	800788c <HAL_Delay>

			adj_max_velocity2 = adj_max_velocity2 + 0.1;
 80070f0:	4b2e      	ldr	r3, [pc, #184]	; (80071ac <cppLoop+0xc24>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4618      	mov	r0, r3
 80070f6:	f7f9 fa3f 	bl	8000578 <__aeabi_f2d>
 80070fa:	a321      	add	r3, pc, #132	; (adr r3, 8007180 <cppLoop+0xbf8>)
 80070fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007100:	f7f9 f8dc 	bl	80002bc <__adddf3>
 8007104:	4603      	mov	r3, r0
 8007106:	460c      	mov	r4, r1
 8007108:	4618      	mov	r0, r3
 800710a:	4621      	mov	r1, r4
 800710c:	f7f9 fd84 	bl	8000c18 <__aeabi_d2f>
 8007110:	4602      	mov	r2, r0
 8007112:	4b26      	ldr	r3, [pc, #152]	; (80071ac <cppLoop+0xc24>)
 8007114:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 8007116:	2200      	movs	r2, #0
 8007118:	f04f 31ff 	mov.w	r1, #4294967295
 800711c:	481a      	ldr	r0, [pc, #104]	; (8007188 <cppLoop+0xc00>)
 800711e:	f7fa ff99 	bl	8002054 <_ZN3LED2LREaa>
			line_trace.setMaxVelocity2(adj_max_velocity2);

			led.LR(-1, 0);
		}

		break;
 8007122:	e286      	b.n	8007632 <cppLoop+0x10aa>
		else if(joy_stick.getValue() == JOY_L){
 8007124:	481c      	ldr	r0, [pc, #112]	; (8007198 <cppLoop+0xc10>)
 8007126:	f7fa fe75 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 800712a:	4603      	mov	r3, r0
 800712c:	2b01      	cmp	r3, #1
 800712e:	bf0c      	ite	eq
 8007130:	2301      	moveq	r3, #1
 8007132:	2300      	movne	r3, #0
 8007134:	b2db      	uxtb	r3, r3
 8007136:	2b00      	cmp	r3, #0
 8007138:	d03c      	beq.n	80071b4 <cppLoop+0xc2c>
			led.LR(-1, 1);
 800713a:	2201      	movs	r2, #1
 800713c:	f04f 31ff 	mov.w	r1, #4294967295
 8007140:	4811      	ldr	r0, [pc, #68]	; (8007188 <cppLoop+0xc00>)
 8007142:	f7fa ff87 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007146:	2064      	movs	r0, #100	; 0x64
 8007148:	f000 fba0 	bl	800788c <HAL_Delay>
			adj_max_velocity2 = adj_max_velocity2 - 0.1;
 800714c:	4b17      	ldr	r3, [pc, #92]	; (80071ac <cppLoop+0xc24>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4618      	mov	r0, r3
 8007152:	f7f9 fa11 	bl	8000578 <__aeabi_f2d>
 8007156:	a30a      	add	r3, pc, #40	; (adr r3, 8007180 <cppLoop+0xbf8>)
 8007158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715c:	f7f9 f8ac 	bl	80002b8 <__aeabi_dsub>
 8007160:	4603      	mov	r3, r0
 8007162:	460c      	mov	r4, r1
 8007164:	4618      	mov	r0, r3
 8007166:	4621      	mov	r1, r4
 8007168:	f7f9 fd56 	bl	8000c18 <__aeabi_d2f>
 800716c:	4602      	mov	r2, r0
 800716e:	4b0f      	ldr	r3, [pc, #60]	; (80071ac <cppLoop+0xc24>)
 8007170:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8007172:	2200      	movs	r2, #0
 8007174:	f04f 31ff 	mov.w	r1, #4294967295
 8007178:	4803      	ldr	r0, [pc, #12]	; (8007188 <cppLoop+0xc00>)
 800717a:	f7fa ff6b 	bl	8002054 <_ZN3LED2LREaa>
		break;
 800717e:	e258      	b.n	8007632 <cppLoop+0x10aa>
 8007180:	9999999a 	.word	0x9999999a
 8007184:	3fb99999 	.word	0x3fb99999
 8007188:	200005c8 	.word	0x200005c8
 800718c:	08017b60 	.word	0x08017b60
 8007190:	20015e50 	.word	0x20015e50
 8007194:	08017b48 	.word	0x08017b48
 8007198:	200005bc 	.word	0x200005bc
 800719c:	200393c0 	.word	0x200393c0
 80071a0:	08017b6c 	.word	0x08017b6c
 80071a4:	08017b18 	.word	0x08017b18
 80071a8:	08017b78 	.word	0x08017b78
 80071ac:	200393c8 	.word	0x200393c8
 80071b0:	08017b3c 	.word	0x08017b3c
		else if(joy_stick.getValue() == JOY_C){
 80071b4:	48b6      	ldr	r0, [pc, #728]	; (8007490 <cppLoop+0xf08>)
 80071b6:	f7fa fe2d 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b02      	cmp	r3, #2
 80071be:	bf0c      	ite	eq
 80071c0:	2301      	moveq	r3, #1
 80071c2:	2300      	movne	r3, #0
 80071c4:	b2db      	uxtb	r3, r3
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	f000 8233 	beq.w	8007632 <cppLoop+0x10aa>
			led.LR(-1, 1);
 80071cc:	2201      	movs	r2, #1
 80071ce:	f04f 31ff 	mov.w	r1, #4294967295
 80071d2:	48b0      	ldr	r0, [pc, #704]	; (8007494 <cppLoop+0xf0c>)
 80071d4:	f7fa ff3e 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(300);
 80071d8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80071dc:	f000 fb56 	bl	800788c <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL3.TXT", 1, &adj_max_velocity2, OVER_WRITE);
 80071e0:	2300      	movs	r3, #0
 80071e2:	9300      	str	r3, [sp, #0]
 80071e4:	4bac      	ldr	r3, [pc, #688]	; (8007498 <cppLoop+0xf10>)
 80071e6:	2201      	movs	r2, #1
 80071e8:	49ac      	ldr	r1, [pc, #688]	; (800749c <cppLoop+0xf14>)
 80071ea:	48ad      	ldr	r0, [pc, #692]	; (80074a0 <cppLoop+0xf18>)
 80071ec:	f7fa f9fa 	bl	80015e4 <sd_write_array_float>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 80071f0:	4ba9      	ldr	r3, [pc, #676]	; (8007498 <cppLoop+0xf10>)
 80071f2:	edd3 7a00 	vldr	s15, [r3]
 80071f6:	eeb0 0a67 	vmov.f32	s0, s15
 80071fa:	48aa      	ldr	r0, [pc, #680]	; (80074a4 <cppLoop+0xf1c>)
 80071fc:	f7fb fefb 	bl	8002ff6 <_ZN9LineTrace15setMaxVelocity2Ef>
			led.LR(-1, 0);
 8007200:	2200      	movs	r2, #0
 8007202:	f04f 31ff 	mov.w	r1, #4294967295
 8007206:	48a3      	ldr	r0, [pc, #652]	; (8007494 <cppLoop+0xf0c>)
 8007208:	f7fa ff24 	bl	8002054 <_ZN3LED2LREaa>
		break;
 800720c:	e211      	b.n	8007632 <cppLoop+0x10aa>

	case 7:
		led.fullColor('~');
 800720e:	217e      	movs	r1, #126	; 0x7e
 8007210:	48a0      	ldr	r0, [pc, #640]	; (8007494 <cppLoop+0xf0c>)
 8007212:	f7fa fe63 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007216:	f7f9 ff43 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800721a:	2100      	movs	r1, #0
 800721c:	2000      	movs	r0, #0
 800721e:	f7f9 ff4f 	bl	80010c0 <lcd_locate>
		lcd_printf("07      ");
 8007222:	48a1      	ldr	r0, [pc, #644]	; (80074a8 <cppLoop+0xf20>)
 8007224:	f7f9 ff76 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007228:	2101      	movs	r1, #1
 800722a:	2000      	movs	r0, #0
 800722c:	f7f9 ff48 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8007230:	489e      	ldr	r0, [pc, #632]	; (80074ac <cppLoop+0xf24>)
 8007232:	f7f9 ff6f 	bl	8001114 <lcd_printf>
		break;
 8007236:	e207      	b.n	8007648 <cppLoop+0x10c0>

	case 8:
		led.fullColor('~');
 8007238:	217e      	movs	r1, #126	; 0x7e
 800723a:	4896      	ldr	r0, [pc, #600]	; (8007494 <cppLoop+0xf0c>)
 800723c:	f7fa fe4e 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007240:	f7f9 ff2e 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007244:	2100      	movs	r1, #0
 8007246:	2000      	movs	r0, #0
 8007248:	f7f9 ff3a 	bl	80010c0 <lcd_locate>
		lcd_printf("08      ");
 800724c:	4898      	ldr	r0, [pc, #608]	; (80074b0 <cppLoop+0xf28>)
 800724e:	f7f9 ff61 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007252:	2101      	movs	r1, #1
 8007254:	2000      	movs	r0, #0
 8007256:	f7f9 ff33 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 800725a:	4894      	ldr	r0, [pc, #592]	; (80074ac <cppLoop+0xf24>)
 800725c:	f7f9 ff5a 	bl	8001114 <lcd_printf>

		break;
 8007260:	e1f2      	b.n	8007648 <cppLoop+0x10c0>

	case 9:
		led.fullColor('~');
 8007262:	217e      	movs	r1, #126	; 0x7e
 8007264:	488b      	ldr	r0, [pc, #556]	; (8007494 <cppLoop+0xf0c>)
 8007266:	f7fa fe39 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 800726a:	f7f9 ff19 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800726e:	2100      	movs	r1, #0
 8007270:	2000      	movs	r0, #0
 8007272:	f7f9 ff25 	bl	80010c0 <lcd_locate>
		lcd_printf("09      ");
 8007276:	488f      	ldr	r0, [pc, #572]	; (80074b4 <cppLoop+0xf2c>)
 8007278:	f7f9 ff4c 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800727c:	2101      	movs	r1, #1
 800727e:	2000      	movs	r0, #0
 8007280:	f7f9 ff1e 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8007284:	4889      	ldr	r0, [pc, #548]	; (80074ac <cppLoop+0xf24>)
 8007286:	f7f9 ff45 	bl	8001114 <lcd_printf>
		break;
 800728a:	e1dd      	b.n	8007648 <cppLoop+0x10c0>

	case 10:
		led.fullColor('~');
 800728c:	217e      	movs	r1, #126	; 0x7e
 800728e:	4881      	ldr	r0, [pc, #516]	; (8007494 <cppLoop+0xf0c>)
 8007290:	f7fa fe24 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 8007294:	f7f9 ff04 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007298:	2100      	movs	r1, #0
 800729a:	2000      	movs	r0, #0
 800729c:	f7f9 ff10 	bl	80010c0 <lcd_locate>
		lcd_printf("10      ");
 80072a0:	4885      	ldr	r0, [pc, #532]	; (80074b8 <cppLoop+0xf30>)
 80072a2:	f7f9 ff37 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80072a6:	2101      	movs	r1, #1
 80072a8:	2000      	movs	r0, #0
 80072aa:	f7f9 ff09 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 80072ae:	487f      	ldr	r0, [pc, #508]	; (80074ac <cppLoop+0xf24>)
 80072b0:	f7f9 ff30 	bl	8001114 <lcd_printf>

		break;
 80072b4:	e1c8      	b.n	8007648 <cppLoop+0x10c0>

	case 11:
		led.fullColor('~');
 80072b6:	217e      	movs	r1, #126	; 0x7e
 80072b8:	4876      	ldr	r0, [pc, #472]	; (8007494 <cppLoop+0xf0c>)
 80072ba:	f7fa fe0f 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 80072be:	f7f9 feef 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80072c2:	2100      	movs	r1, #0
 80072c4:	2000      	movs	r0, #0
 80072c6:	f7f9 fefb 	bl	80010c0 <lcd_locate>
		lcd_printf("Step");
 80072ca:	487c      	ldr	r0, [pc, #496]	; (80074bc <cppLoop+0xf34>)
 80072cc:	f7f9 ff22 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80072d0:	2101      	movs	r1, #1
 80072d2:	2000      	movs	r0, #0
 80072d4:	f7f9 fef4 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 80072d8:	4879      	ldr	r0, [pc, #484]	; (80074c0 <cppLoop+0xf38>)
 80072da:	f7f9 ff1b 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80072de:	486c      	ldr	r0, [pc, #432]	; (8007490 <cppLoop+0xf08>)
 80072e0:	f7fa fd98 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80072e4:	4603      	mov	r3, r0
 80072e6:	2b02      	cmp	r3, #2
 80072e8:	bf0c      	ite	eq
 80072ea:	2301      	moveq	r3, #1
 80072ec:	2300      	movne	r3, #0
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	f000 81a0 	beq.w	8007636 <cppLoop+0x10ae>
			HAL_Delay(1500);
 80072f6:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80072fa:	f000 fac7 	bl	800788c <HAL_Delay>
			led.LR(-1, 1);
 80072fe:	2201      	movs	r2, #1
 8007300:	f04f 31ff 	mov.w	r1, #4294967295
 8007304:	4863      	ldr	r0, [pc, #396]	; (8007494 <cppLoop+0xf0c>)
 8007306:	f7fa fea5 	bl	8002054 <_ZN3LED2LREaa>

			logger.start();
 800730a:	486e      	ldr	r0, [pc, #440]	; (80074c4 <cppLoop+0xf3c>)
 800730c:	f7fc fad9 	bl	80038c2 <_ZN6Logger5startEv>
			motor.setRatio(0.3, -0.3);
 8007310:	ed9f 1b59 	vldr	d1, [pc, #356]	; 8007478 <cppLoop+0xef0>
 8007314:	ed9f 0b5a 	vldr	d0, [pc, #360]	; 8007480 <cppLoop+0xef8>
 8007318:	486b      	ldr	r0, [pc, #428]	; (80074c8 <cppLoop+0xf40>)
 800731a:	f7fc fb67 	bl	80039ec <_ZN5Motor8setRatioEdd>

			HAL_Delay(1000);
 800731e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007322:	f000 fab3 	bl	800788c <HAL_Delay>

			logger.stop();
 8007326:	4867      	ldr	r0, [pc, #412]	; (80074c4 <cppLoop+0xf3c>)
 8007328:	f7fc fadc 	bl	80038e4 <_ZN6Logger4stopEv>
			motor.setRatio(0.0, 0.0);
 800732c:	ed9f 1b56 	vldr	d1, [pc, #344]	; 8007488 <cppLoop+0xf00>
 8007330:	ed9f 0b55 	vldr	d0, [pc, #340]	; 8007488 <cppLoop+0xf00>
 8007334:	4864      	ldr	r0, [pc, #400]	; (80074c8 <cppLoop+0xf40>)
 8007336:	f7fc fb59 	bl	80039ec <_ZN5Motor8setRatioEdd>

			logger.saveLogs("SYSIDENT", "STEPRES.txt");
 800733a:	4a64      	ldr	r2, [pc, #400]	; (80074cc <cppLoop+0xf44>)
 800733c:	4964      	ldr	r1, [pc, #400]	; (80074d0 <cppLoop+0xf48>)
 800733e:	4861      	ldr	r0, [pc, #388]	; (80074c4 <cppLoop+0xf3c>)
 8007340:	f7fc f9d8 	bl	80036f4 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8007344:	2200      	movs	r2, #0
 8007346:	f04f 31ff 	mov.w	r1, #4294967295
 800734a:	4852      	ldr	r0, [pc, #328]	; (8007494 <cppLoop+0xf0c>)
 800734c:	f7fa fe82 	bl	8002054 <_ZN3LED2LREaa>
		}
		break;
 8007350:	e171      	b.n	8007636 <cppLoop+0x10ae>

	case 12:
		led.fullColor('~');
 8007352:	217e      	movs	r1, #126	; 0x7e
 8007354:	484f      	ldr	r0, [pc, #316]	; (8007494 <cppLoop+0xf0c>)
 8007356:	f7fa fdc1 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 800735a:	f7f9 fea1 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800735e:	2100      	movs	r1, #0
 8007360:	2000      	movs	r0, #0
 8007362:	f7f9 fead 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 8007366:	485b      	ldr	r0, [pc, #364]	; (80074d4 <cppLoop+0xf4c>)
 8007368:	f7f9 fed4 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800736c:	2101      	movs	r1, #1
 800736e:	2000      	movs	r0, #0
 8007370:	f7f9 fea6 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 8007374:	4858      	ldr	r0, [pc, #352]	; (80074d8 <cppLoop+0xf50>)
 8007376:	f7f9 fecd 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800737a:	4845      	ldr	r0, [pc, #276]	; (8007490 <cppLoop+0xf08>)
 800737c:	f7fa fd4a 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007380:	4603      	mov	r3, r0
 8007382:	2b02      	cmp	r3, #2
 8007384:	bf0c      	ite	eq
 8007386:	2301      	moveq	r3, #1
 8007388:	2300      	movne	r3, #0
 800738a:	b2db      	uxtb	r3, r3
 800738c:	2b00      	cmp	r3, #0
 800738e:	f000 8154 	beq.w	800763a <cppLoop+0x10b2>
			HAL_Delay(1500);
 8007392:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8007396:	f000 fa79 	bl	800788c <HAL_Delay>
			led.LR(-1, 1);
 800739a:	2201      	movs	r2, #1
 800739c:	f04f 31ff 	mov.w	r1, #4294967295
 80073a0:	483c      	ldr	r0, [pc, #240]	; (8007494 <cppLoop+0xf0c>)
 80073a2:	f7fa fe57 	bl	8002054 <_ZN3LED2LREaa>

			logger.start();
 80073a6:	4847      	ldr	r0, [pc, #284]	; (80074c4 <cppLoop+0xf3c>)
 80073a8:	f7fc fa8b 	bl	80038c2 <_ZN6Logger5startEv>
			velocity_ctrl.start();
 80073ac:	484b      	ldr	r0, [pc, #300]	; (80074dc <cppLoop+0xf54>)
 80073ae:	f7fd fa60 	bl	8004872 <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(1, 0);
 80073b2:	eddf 0a4b 	vldr	s1, [pc, #300]	; 80074e0 <cppLoop+0xf58>
 80073b6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80073ba:	4848      	ldr	r0, [pc, #288]	; (80074dc <cppLoop+0xf54>)
 80073bc:	f7fd f9ec 	bl	8004798 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 80073c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80073c4:	f000 fa62 	bl	800788c <HAL_Delay>

			logger.stop();
 80073c8:	483e      	ldr	r0, [pc, #248]	; (80074c4 <cppLoop+0xf3c>)
 80073ca:	f7fc fa8b 	bl	80038e4 <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 80073ce:	4843      	ldr	r0, [pc, #268]	; (80074dc <cppLoop+0xf54>)
 80073d0:	f7fd fa62 	bl	8004898 <_ZN12VelocityCtrl4stopEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 80073d4:	4a43      	ldr	r2, [pc, #268]	; (80074e4 <cppLoop+0xf5c>)
 80073d6:	493e      	ldr	r1, [pc, #248]	; (80074d0 <cppLoop+0xf48>)
 80073d8:	483a      	ldr	r0, [pc, #232]	; (80074c4 <cppLoop+0xf3c>)
 80073da:	f7fc f98b 	bl	80036f4 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 80073de:	2200      	movs	r2, #0
 80073e0:	f04f 31ff 	mov.w	r1, #4294967295
 80073e4:	482b      	ldr	r0, [pc, #172]	; (8007494 <cppLoop+0xf0c>)
 80073e6:	f7fa fe35 	bl	8002054 <_ZN3LED2LREaa>
		}
		break;
 80073ea:	e126      	b.n	800763a <cppLoop+0x10b2>

	case 13:
		led.fullColor('~');
 80073ec:	217e      	movs	r1, #126	; 0x7e
 80073ee:	4829      	ldr	r0, [pc, #164]	; (8007494 <cppLoop+0xf0c>)
 80073f0:	f7fa fd74 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 80073f4:	f7f9 fe54 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80073f8:	2100      	movs	r1, #0
 80073fa:	2000      	movs	r0, #0
 80073fc:	f7f9 fe60 	bl	80010c0 <lcd_locate>
		lcd_printf("Msig");
 8007400:	4839      	ldr	r0, [pc, #228]	; (80074e8 <cppLoop+0xf60>)
 8007402:	f7f9 fe87 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007406:	2101      	movs	r1, #1
 8007408:	2000      	movs	r0, #0
 800740a:	f7f9 fe59 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 800740e:	482c      	ldr	r0, [pc, #176]	; (80074c0 <cppLoop+0xf38>)
 8007410:	f7f9 fe80 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007414:	481e      	ldr	r0, [pc, #120]	; (8007490 <cppLoop+0xf08>)
 8007416:	f7fa fcfd 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 800741a:	4603      	mov	r3, r0
 800741c:	2b02      	cmp	r3, #2
 800741e:	bf0c      	ite	eq
 8007420:	2301      	moveq	r3, #1
 8007422:	2300      	movne	r3, #0
 8007424:	b2db      	uxtb	r3, r3
 8007426:	2b00      	cmp	r3, #0
 8007428:	f000 8109 	beq.w	800763e <cppLoop+0x10b6>
			led.LR(-1, 1);
 800742c:	2201      	movs	r2, #1
 800742e:	f04f 31ff 	mov.w	r1, #4294967295
 8007432:	4818      	ldr	r0, [pc, #96]	; (8007494 <cppLoop+0xf0c>)
 8007434:	f7fa fe0e 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(1500);
 8007438:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800743c:	f000 fa26 	bl	800788c <HAL_Delay>

			sys_ident.setInputRatio(0.3);
 8007440:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 80074ec <cppLoop+0xf64>
 8007444:	482a      	ldr	r0, [pc, #168]	; (80074f0 <cppLoop+0xf68>)
 8007446:	f7fd f833 	bl	80044b0 <_ZN20SystemIdentification13setInputRatioEf>
			sys_ident.start();
 800744a:	4829      	ldr	r0, [pc, #164]	; (80074f0 <cppLoop+0xf68>)
 800744c:	f7fd f840 	bl	80044d0 <_ZN20SystemIdentification5startEv>
			HAL_Delay(17500);
 8007450:	f244 405c 	movw	r0, #17500	; 0x445c
 8007454:	f000 fa1a 	bl	800788c <HAL_Delay>
			sys_ident.stop();
 8007458:	4825      	ldr	r0, [pc, #148]	; (80074f0 <cppLoop+0xf68>)
 800745a:	f7fd f84d 	bl	80044f8 <_ZN20SystemIdentification4stopEv>
			sys_ident.inOutputSave();
 800745e:	4824      	ldr	r0, [pc, #144]	; (80074f0 <cppLoop+0xf68>)
 8007460:	f7fc ffb4 	bl	80043cc <_ZN20SystemIdentification12inOutputSaveEv>

			led.LR(-1, 0);
 8007464:	2200      	movs	r2, #0
 8007466:	f04f 31ff 	mov.w	r1, #4294967295
 800746a:	480a      	ldr	r0, [pc, #40]	; (8007494 <cppLoop+0xf0c>)
 800746c:	f7fa fdf2 	bl	8002054 <_ZN3LED2LREaa>
		}
		break;
 8007470:	e0e5      	b.n	800763e <cppLoop+0x10b6>
 8007472:	bf00      	nop
 8007474:	f3af 8000 	nop.w
 8007478:	33333333 	.word	0x33333333
 800747c:	bfd33333 	.word	0xbfd33333
 8007480:	33333333 	.word	0x33333333
 8007484:	3fd33333 	.word	0x3fd33333
	...
 8007490:	200005bc 	.word	0x200005bc
 8007494:	200005c8 	.word	0x200005c8
 8007498:	200393c8 	.word	0x200393c8
 800749c:	08017b84 	.word	0x08017b84
 80074a0:	08017b18 	.word	0x08017b18
 80074a4:	20015e50 	.word	0x20015e50
 80074a8:	08017b90 	.word	0x08017b90
 80074ac:	08017b9c 	.word	0x08017b9c
 80074b0:	08017ba8 	.word	0x08017ba8
 80074b4:	08017bb4 	.word	0x08017bb4
 80074b8:	08017bc0 	.word	0x08017bc0
 80074bc:	08017bcc 	.word	0x08017bcc
 80074c0:	08017bd4 	.word	0x08017bd4
 80074c4:	200005ec 	.word	0x200005ec
 80074c8:	200005c4 	.word	0x200005c4
 80074cc:	08017bdc 	.word	0x08017bdc
 80074d0:	08017be8 	.word	0x08017be8
 80074d4:	08017bf4 	.word	0x08017bf4
 80074d8:	08017bf8 	.word	0x08017bf8
 80074dc:	20015dd4 	.word	0x20015dd4
 80074e0:	00000000 	.word	0x00000000
 80074e4:	08017c04 	.word	0x08017c04
 80074e8:	08017c10 	.word	0x08017c10
 80074ec:	3e99999a 	.word	0x3e99999a
 80074f0:	20021a60 	.word	0x20021a60

	case 14:
		led.fullColor('~');
 80074f4:	217e      	movs	r1, #126	; 0x7e
 80074f6:	4858      	ldr	r0, [pc, #352]	; (8007658 <cppLoop+0x10d0>)
 80074f8:	f7fa fcf0 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 80074fc:	f7f9 fdd0 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007500:	2100      	movs	r1, #0
 8007502:	2000      	movs	r0, #0
 8007504:	f7f9 fddc 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 8007508:	4854      	ldr	r0, [pc, #336]	; (800765c <cppLoop+0x10d4>)
 800750a:	f7f9 fe03 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800750e:	2101      	movs	r1, #1
 8007510:	2000      	movs	r0, #0
 8007512:	f7f9 fdd5 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 8007516:	4852      	ldr	r0, [pc, #328]	; (8007660 <cppLoop+0x10d8>)
 8007518:	f7f9 fdfc 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800751c:	4851      	ldr	r0, [pc, #324]	; (8007664 <cppLoop+0x10dc>)
 800751e:	f7fa fc79 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 8007522:	4603      	mov	r3, r0
 8007524:	2b02      	cmp	r3, #2
 8007526:	bf0c      	ite	eq
 8007528:	2301      	moveq	r3, #1
 800752a:	2300      	movne	r3, #0
 800752c:	b2db      	uxtb	r3, r3
 800752e:	2b00      	cmp	r3, #0
 8007530:	f000 8087 	beq.w	8007642 <cppLoop+0x10ba>
			led.LR(-1, 1);
 8007534:	2201      	movs	r2, #1
 8007536:	f04f 31ff 	mov.w	r1, #4294967295
 800753a:	4847      	ldr	r0, [pc, #284]	; (8007658 <cppLoop+0x10d0>)
 800753c:	f7fa fd8a 	bl	8002054 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8007540:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007544:	f000 f9a2 	bl	800788c <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 8007548:	ed9f 0a47 	vldr	s0, [pc, #284]	; 8007668 <cppLoop+0x10e0>
 800754c:	4847      	ldr	r0, [pc, #284]	; (800766c <cppLoop+0x10e4>)
 800754e:	f7fb fd25 	bl	8002f9c <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8007552:	4846      	ldr	r0, [pc, #280]	; (800766c <cppLoop+0x10e4>)
 8007554:	f7fb fe0a 	bl	800316c <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8007558:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800755c:	f000 f996 	bl	800788c <HAL_Delay>

			led.fullColor('R');
 8007560:	2152      	movs	r1, #82	; 0x52
 8007562:	483d      	ldr	r0, [pc, #244]	; (8007658 <cppLoop+0x10d0>)
 8007564:	f7fa fcba 	bl	8001edc <_ZN3LED9fullColorEc>
			encoder.clearDistance10mm();
 8007568:	4841      	ldr	r0, [pc, #260]	; (8007670 <cppLoop+0x10e8>)
 800756a:	f7f9 ff8e 	bl	800148a <_ZN7Encoder17clearDistance10mmEv>
			//encoder.clearDistance();

			HAL_Delay(10000);
 800756e:	f242 7010 	movw	r0, #10000	; 0x2710
 8007572:	f000 f98b 	bl	800788c <HAL_Delay>

			line_trace.stop();
 8007576:	483d      	ldr	r0, [pc, #244]	; (800766c <cppLoop+0x10e4>)
 8007578:	f7fb fe12 	bl	80031a0 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 800757c:	493d      	ldr	r1, [pc, #244]	; (8007674 <cppLoop+0x10ec>)
 800757e:	483e      	ldr	r0, [pc, #248]	; (8007678 <cppLoop+0x10f0>)
 8007580:	f7f9 ffbc 	bl	80014fc <user_fopen>
			float d = encoder.getDistance();
 8007584:	483a      	ldr	r0, [pc, #232]	; (8007670 <cppLoop+0x10e8>)
 8007586:	f7f9 ff53 	bl	8001430 <_ZN7Encoder11getDistanceEv>
 800758a:	eef0 7a40 	vmov.f32	s15, s0
 800758e:	edc7 7a00 	vstr	s15, [r7]
			sd_write_float(1, &d, ADD_WRITE);
 8007592:	463b      	mov	r3, r7
 8007594:	2201      	movs	r2, #1
 8007596:	4619      	mov	r1, r3
 8007598:	2001      	movs	r0, #1
 800759a:	f7f9 ffd1 	bl	8001540 <sd_write_float>
			user_fclose();
 800759e:	f7f9 ffbf 	bl	8001520 <user_fclose>

			led.LR(-1, 0);
 80075a2:	2200      	movs	r2, #0
 80075a4:	f04f 31ff 	mov.w	r1, #4294967295
 80075a8:	482b      	ldr	r0, [pc, #172]	; (8007658 <cppLoop+0x10d0>)
 80075aa:	f7fa fd53 	bl	8002054 <_ZN3LED2LREaa>
		}

		break;
 80075ae:	e048      	b.n	8007642 <cppLoop+0x10ba>

	case 15:
		led.fullColor('~');
 80075b0:	217e      	movs	r1, #126	; 0x7e
 80075b2:	4829      	ldr	r0, [pc, #164]	; (8007658 <cppLoop+0x10d0>)
 80075b4:	f7fa fc92 	bl	8001edc <_ZN3LED9fullColorEc>

		lcd_clear();
 80075b8:	f7f9 fd72 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80075bc:	2100      	movs	r1, #0
 80075be:	2000      	movs	r0, #0
 80075c0:	f7f9 fd7e 	bl	80010c0 <lcd_locate>
		lcd_printf("Create  ");
 80075c4:	482d      	ldr	r0, [pc, #180]	; (800767c <cppLoop+0x10f4>)
 80075c6:	f7f9 fda5 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80075ca:	2101      	movs	r1, #1
 80075cc:	2000      	movs	r0, #0
 80075ce:	f7f9 fd77 	bl	80010c0 <lcd_locate>
		lcd_printf("VelTable");
 80075d2:	482b      	ldr	r0, [pc, #172]	; (8007680 <cppLoop+0x10f8>)
 80075d4:	f7f9 fd9e 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 80075d8:	4822      	ldr	r0, [pc, #136]	; (8007664 <cppLoop+0x10dc>)
 80075da:	f7fa fc1b 	bl	8001e14 <_ZN8JoyStick8getValueEv>
 80075de:	4603      	mov	r3, r0
 80075e0:	2b02      	cmp	r3, #2
 80075e2:	bf0c      	ite	eq
 80075e4:	2301      	moveq	r3, #1
 80075e6:	2300      	movne	r3, #0
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d02b      	beq.n	8007646 <cppLoop+0x10be>
			HAL_Delay(500);
 80075ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80075f2:	f000 f94b 	bl	800788c <HAL_Delay>
			led.LR(-1, 1);
 80075f6:	2201      	movs	r2, #1
 80075f8:	f04f 31ff 	mov.w	r1, #4294967295
 80075fc:	4816      	ldr	r0, [pc, #88]	; (8007658 <cppLoop+0x10d0>)
 80075fe:	f7fa fd29 	bl	8002054 <_ZN3LED2LREaa>

			line_trace.createVelocityTabele();
 8007602:	481a      	ldr	r0, [pc, #104]	; (800766c <cppLoop+0x10e4>)
 8007604:	f7fb fafa 	bl	8002bfc <_ZN9LineTrace20createVelocityTabeleEv>

			led.LR(-1, 0);
 8007608:	2200      	movs	r2, #0
 800760a:	f04f 31ff 	mov.w	r1, #4294967295
 800760e:	4812      	ldr	r0, [pc, #72]	; (8007658 <cppLoop+0x10d0>)
 8007610:	f7fa fd20 	bl	8002054 <_ZN3LED2LREaa>
		}
		break;
 8007614:	e017      	b.n	8007646 <cppLoop+0x10be>

	default:
		break;
 8007616:	bf00      	nop
 8007618:	e016      	b.n	8007648 <cppLoop+0x10c0>
		break;
 800761a:	bf00      	nop
 800761c:	e014      	b.n	8007648 <cppLoop+0x10c0>
		break;
 800761e:	bf00      	nop
 8007620:	e012      	b.n	8007648 <cppLoop+0x10c0>
		break;
 8007622:	bf00      	nop
 8007624:	e010      	b.n	8007648 <cppLoop+0x10c0>
		break;
 8007626:	bf00      	nop
 8007628:	e00e      	b.n	8007648 <cppLoop+0x10c0>
		break;
 800762a:	bf00      	nop
 800762c:	e00c      	b.n	8007648 <cppLoop+0x10c0>
		break;
 800762e:	bf00      	nop
 8007630:	e00a      	b.n	8007648 <cppLoop+0x10c0>
		break;
 8007632:	bf00      	nop
 8007634:	e008      	b.n	8007648 <cppLoop+0x10c0>
		break;
 8007636:	bf00      	nop
 8007638:	e006      	b.n	8007648 <cppLoop+0x10c0>
		break;
 800763a:	bf00      	nop
 800763c:	e004      	b.n	8007648 <cppLoop+0x10c0>
		break;
 800763e:	bf00      	nop
 8007640:	e002      	b.n	8007648 <cppLoop+0x10c0>
		break;
 8007642:	bf00      	nop
 8007644:	e000      	b.n	8007648 <cppLoop+0x10c0>
		break;
 8007646:	bf00      	nop

	}

	HAL_Delay(30);
 8007648:	201e      	movs	r0, #30
 800764a:	f000 f91f 	bl	800788c <HAL_Delay>

}
 800764e:	bf00      	nop
 8007650:	3714      	adds	r7, #20
 8007652:	46bd      	mov	sp, r7
 8007654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007656:	bf00      	nop
 8007658:	200005c8 	.word	0x200005c8
 800765c:	08017c18 	.word	0x08017c18
 8007660:	08017c20 	.word	0x08017c20
 8007664:	200005bc 	.word	0x200005bc
 8007668:	00000000 	.word	0x00000000
 800766c:	20015e50 	.word	0x20015e50
 8007670:	20015db4 	.word	0x20015db4
 8007674:	08017c2c 	.word	0x08017c2c
 8007678:	08017c34 	.word	0x08017c34
 800767c:	08017c40 	.word	0x08017c40
 8007680:	08017c4c 	.word	0x08017c4c

08007684 <_Z41__static_initialization_and_destruction_0ii>:

void prameterSttingMode()
{

}
 8007684:	b580      	push	{r7, lr}
 8007686:	b086      	sub	sp, #24
 8007688:	af04      	add	r7, sp, #16
 800768a:	6078      	str	r0, [r7, #4]
 800768c:	6039      	str	r1, [r7, #0]
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2b01      	cmp	r3, #1
 8007692:	d13b      	bne.n	800770c <_Z41__static_initialization_and_destruction_0ii+0x88>
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800769a:	4293      	cmp	r3, r2
 800769c:	d136      	bne.n	800770c <_Z41__static_initialization_and_destruction_0ii+0x88>
LineSensor line_sensor;
 800769e:	481d      	ldr	r0, [pc, #116]	; (8007714 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80076a0:	f7fa fd10 	bl	80020c4 <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 80076a4:	481c      	ldr	r0, [pc, #112]	; (8007718 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80076a6:	f7fc fd03 	bl	80040b0 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 80076aa:	481c      	ldr	r0, [pc, #112]	; (800771c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 80076ac:	f7fa fba6 	bl	8001dfc <_ZN8JoyStickC1Ev>
Motor motor;
 80076b0:	481b      	ldr	r0, [pc, #108]	; (8007720 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80076b2:	f7fc f928 	bl	8003906 <_ZN5MotorC1Ev>
IMU imu;
 80076b6:	481b      	ldr	r0, [pc, #108]	; (8007724 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 80076b8:	f7fa f9ac 	bl	8001a14 <_ZN3IMUC1Ev>
Logger logger;
 80076bc:	481a      	ldr	r0, [pc, #104]	; (8007728 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80076be:	f7fb fec7 	bl	8003450 <_ZN6LoggerC1Ev>
Encoder encoder;
 80076c2:	481a      	ldr	r0, [pc, #104]	; (800772c <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80076c4:	f7f9 fd46 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 80076c8:	4b16      	ldr	r3, [pc, #88]	; (8007724 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 80076ca:	4a18      	ldr	r2, [pc, #96]	; (800772c <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80076cc:	4914      	ldr	r1, [pc, #80]	; (8007720 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80076ce:	4818      	ldr	r0, [pc, #96]	; (8007730 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80076d0:	f7fc ff36 	bl	8004540 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 80076d4:	4b16      	ldr	r3, [pc, #88]	; (8007730 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80076d6:	4a13      	ldr	r2, [pc, #76]	; (8007724 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 80076d8:	4914      	ldr	r1, [pc, #80]	; (800772c <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80076da:	4816      	ldr	r0, [pc, #88]	; (8007734 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 80076dc:	f7fc f9f8 	bl	8003ad0 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl, &side_sensor, &encoder, &odometry, &logger);
 80076e0:	4b11      	ldr	r3, [pc, #68]	; (8007728 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80076e2:	9303      	str	r3, [sp, #12]
 80076e4:	4b13      	ldr	r3, [pc, #76]	; (8007734 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 80076e6:	9302      	str	r3, [sp, #8]
 80076e8:	4b10      	ldr	r3, [pc, #64]	; (800772c <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80076ea:	9301      	str	r3, [sp, #4]
 80076ec:	4b0a      	ldr	r3, [pc, #40]	; (8007718 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80076ee:	9300      	str	r3, [sp, #0]
 80076f0:	4b0f      	ldr	r3, [pc, #60]	; (8007730 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80076f2:	4a08      	ldr	r2, [pc, #32]	; (8007714 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80076f4:	490a      	ldr	r1, [pc, #40]	; (8007720 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80076f6:	4810      	ldr	r0, [pc, #64]	; (8007738 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 80076f8:	f7fb f812 	bl	8002720 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger>
SystemIdentification sys_ident(&logger, &motor);
 80076fc:	4a08      	ldr	r2, [pc, #32]	; (8007720 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80076fe:	490a      	ldr	r1, [pc, #40]	; (8007728 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8007700:	480e      	ldr	r0, [pc, #56]	; (800773c <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8007702:	f7fc fe19 	bl	8004338 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 8007706:	480e      	ldr	r0, [pc, #56]	; (8007740 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8007708:	f7fc fb64 	bl	8003dd4 <_ZN13PathFollowingC1Ev>
}
 800770c:	bf00      	nop
 800770e:	3708      	adds	r7, #8
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}
 8007714:	200002bc 	.word	0x200002bc
 8007718:	200005b4 	.word	0x200005b4
 800771c:	200005bc 	.word	0x200005bc
 8007720:	200005c4 	.word	0x200005c4
 8007724:	200005d8 	.word	0x200005d8
 8007728:	200005ec 	.word	0x200005ec
 800772c:	20015db4 	.word	0x20015db4
 8007730:	20015dd4 	.word	0x20015dd4
 8007734:	20015e10 	.word	0x20015e10
 8007738:	20015e50 	.word	0x20015e50
 800773c:	20021a60 	.word	0x20021a60
 8007740:	20021c70 	.word	0x20021c70

08007744 <_GLOBAL__sub_I_line_sensor>:
 8007744:	b580      	push	{r7, lr}
 8007746:	af00      	add	r7, sp, #0
 8007748:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800774c:	2001      	movs	r0, #1
 800774e:	f7ff ff99 	bl	8007684 <_Z41__static_initialization_and_destruction_0ii>
 8007752:	bd80      	pop	{r7, pc}

08007754 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007754:	f8df d034 	ldr.w	sp, [pc, #52]	; 800778c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007758:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800775a:	e003      	b.n	8007764 <LoopCopyDataInit>

0800775c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800775c:	4b0c      	ldr	r3, [pc, #48]	; (8007790 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800775e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007760:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007762:	3104      	adds	r1, #4

08007764 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007764:	480b      	ldr	r0, [pc, #44]	; (8007794 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007766:	4b0c      	ldr	r3, [pc, #48]	; (8007798 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007768:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800776a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800776c:	d3f6      	bcc.n	800775c <CopyDataInit>
  ldr  r2, =_sbss
 800776e:	4a0b      	ldr	r2, [pc, #44]	; (800779c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007770:	e002      	b.n	8007778 <LoopFillZerobss>

08007772 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007772:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007774:	f842 3b04 	str.w	r3, [r2], #4

08007778 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007778:	4b09      	ldr	r3, [pc, #36]	; (80077a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800777a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800777c:	d3f9      	bcc.n	8007772 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800777e:	f7fe fdd9 	bl	8006334 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007782:	f00b fdd5 	bl	8013330 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007786:	f7fd f913 	bl	80049b0 <main>
  bx  lr    
 800778a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800778c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8007790:	08018248 	.word	0x08018248
  ldr  r0, =_sdata
 8007794:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007798:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 800779c:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 80077a0:	2003ddb0 	.word	0x2003ddb0

080077a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80077a4:	e7fe      	b.n	80077a4 <ADC_IRQHandler>
	...

080077a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80077ac:	4b0e      	ldr	r3, [pc, #56]	; (80077e8 <HAL_Init+0x40>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a0d      	ldr	r2, [pc, #52]	; (80077e8 <HAL_Init+0x40>)
 80077b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80077b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80077b8:	4b0b      	ldr	r3, [pc, #44]	; (80077e8 <HAL_Init+0x40>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a0a      	ldr	r2, [pc, #40]	; (80077e8 <HAL_Init+0x40>)
 80077be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80077c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80077c4:	4b08      	ldr	r3, [pc, #32]	; (80077e8 <HAL_Init+0x40>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a07      	ldr	r2, [pc, #28]	; (80077e8 <HAL_Init+0x40>)
 80077ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80077ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80077d0:	2003      	movs	r0, #3
 80077d2:	f000 fd51 	bl	8008278 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80077d6:	2000      	movs	r0, #0
 80077d8:	f000 f808 	bl	80077ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80077dc:	f7fd fffa 	bl	80057d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80077e0:	2300      	movs	r3, #0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	bd80      	pop	{r7, pc}
 80077e6:	bf00      	nop
 80077e8:	40023c00 	.word	0x40023c00

080077ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b082      	sub	sp, #8
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80077f4:	4b12      	ldr	r3, [pc, #72]	; (8007840 <HAL_InitTick+0x54>)
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	4b12      	ldr	r3, [pc, #72]	; (8007844 <HAL_InitTick+0x58>)
 80077fa:	781b      	ldrb	r3, [r3, #0]
 80077fc:	4619      	mov	r1, r3
 80077fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007802:	fbb3 f3f1 	udiv	r3, r3, r1
 8007806:	fbb2 f3f3 	udiv	r3, r2, r3
 800780a:	4618      	mov	r0, r3
 800780c:	f000 fd69 	bl	80082e2 <HAL_SYSTICK_Config>
 8007810:	4603      	mov	r3, r0
 8007812:	2b00      	cmp	r3, #0
 8007814:	d001      	beq.n	800781a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007816:	2301      	movs	r3, #1
 8007818:	e00e      	b.n	8007838 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2b0f      	cmp	r3, #15
 800781e:	d80a      	bhi.n	8007836 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007820:	2200      	movs	r2, #0
 8007822:	6879      	ldr	r1, [r7, #4]
 8007824:	f04f 30ff 	mov.w	r0, #4294967295
 8007828:	f000 fd31 	bl	800828e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800782c:	4a06      	ldr	r2, [pc, #24]	; (8007848 <HAL_InitTick+0x5c>)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007832:	2300      	movs	r3, #0
 8007834:	e000      	b.n	8007838 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007836:	2301      	movs	r3, #1
}
 8007838:	4618      	mov	r0, r3
 800783a:	3708      	adds	r7, #8
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}
 8007840:	20000000 	.word	0x20000000
 8007844:	20000008 	.word	0x20000008
 8007848:	20000004 	.word	0x20000004

0800784c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800784c:	b480      	push	{r7}
 800784e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007850:	4b06      	ldr	r3, [pc, #24]	; (800786c <HAL_IncTick+0x20>)
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	461a      	mov	r2, r3
 8007856:	4b06      	ldr	r3, [pc, #24]	; (8007870 <HAL_IncTick+0x24>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4413      	add	r3, r2
 800785c:	4a04      	ldr	r2, [pc, #16]	; (8007870 <HAL_IncTick+0x24>)
 800785e:	6013      	str	r3, [r2, #0]
}
 8007860:	bf00      	nop
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr
 800786a:	bf00      	nop
 800786c:	20000008 	.word	0x20000008
 8007870:	2003bd38 	.word	0x2003bd38

08007874 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007874:	b480      	push	{r7}
 8007876:	af00      	add	r7, sp, #0
  return uwTick;
 8007878:	4b03      	ldr	r3, [pc, #12]	; (8007888 <HAL_GetTick+0x14>)
 800787a:	681b      	ldr	r3, [r3, #0]
}
 800787c:	4618      	mov	r0, r3
 800787e:	46bd      	mov	sp, r7
 8007880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007884:	4770      	bx	lr
 8007886:	bf00      	nop
 8007888:	2003bd38 	.word	0x2003bd38

0800788c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007894:	f7ff ffee 	bl	8007874 <HAL_GetTick>
 8007898:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a4:	d005      	beq.n	80078b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80078a6:	4b09      	ldr	r3, [pc, #36]	; (80078cc <HAL_Delay+0x40>)
 80078a8:	781b      	ldrb	r3, [r3, #0]
 80078aa:	461a      	mov	r2, r3
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	4413      	add	r3, r2
 80078b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80078b2:	bf00      	nop
 80078b4:	f7ff ffde 	bl	8007874 <HAL_GetTick>
 80078b8:	4602      	mov	r2, r0
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	1ad3      	subs	r3, r2, r3
 80078be:	68fa      	ldr	r2, [r7, #12]
 80078c0:	429a      	cmp	r2, r3
 80078c2:	d8f7      	bhi.n	80078b4 <HAL_Delay+0x28>
  {
  }
}
 80078c4:	bf00      	nop
 80078c6:	3710      	adds	r7, #16
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	20000008 	.word	0x20000008

080078d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b084      	sub	sp, #16
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80078d8:	2300      	movs	r3, #0
 80078da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d101      	bne.n	80078e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	e033      	b.n	800794e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d109      	bne.n	8007902 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f7fd ff98 	bl	8005824 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007906:	f003 0310 	and.w	r3, r3, #16
 800790a:	2b00      	cmp	r3, #0
 800790c:	d118      	bne.n	8007940 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007912:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007916:	f023 0302 	bic.w	r3, r3, #2
 800791a:	f043 0202 	orr.w	r2, r3, #2
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f000 fa5a 	bl	8007ddc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2200      	movs	r2, #0
 800792c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007932:	f023 0303 	bic.w	r3, r3, #3
 8007936:	f043 0201 	orr.w	r2, r3, #1
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	641a      	str	r2, [r3, #64]	; 0x40
 800793e:	e001      	b.n	8007944 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007940:	2301      	movs	r3, #1
 8007942:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800794c:	7bfb      	ldrb	r3, [r7, #15]
}
 800794e:	4618      	mov	r0, r3
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
	...

08007958 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b086      	sub	sp, #24
 800795c:	af00      	add	r7, sp, #0
 800795e:	60f8      	str	r0, [r7, #12]
 8007960:	60b9      	str	r1, [r7, #8]
 8007962:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8007964:	2300      	movs	r3, #0
 8007966:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800796e:	2b01      	cmp	r3, #1
 8007970:	d101      	bne.n	8007976 <HAL_ADC_Start_DMA+0x1e>
 8007972:	2302      	movs	r3, #2
 8007974:	e0cc      	b.n	8007b10 <HAL_ADC_Start_DMA+0x1b8>
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2201      	movs	r2, #1
 800797a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	f003 0301 	and.w	r3, r3, #1
 8007988:	2b01      	cmp	r3, #1
 800798a:	d018      	beq.n	80079be <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	689a      	ldr	r2, [r3, #8]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f042 0201 	orr.w	r2, r2, #1
 800799a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800799c:	4b5e      	ldr	r3, [pc, #376]	; (8007b18 <HAL_ADC_Start_DMA+0x1c0>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4a5e      	ldr	r2, [pc, #376]	; (8007b1c <HAL_ADC_Start_DMA+0x1c4>)
 80079a2:	fba2 2303 	umull	r2, r3, r2, r3
 80079a6:	0c9a      	lsrs	r2, r3, #18
 80079a8:	4613      	mov	r3, r2
 80079aa:	005b      	lsls	r3, r3, #1
 80079ac:	4413      	add	r3, r2
 80079ae:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80079b0:	e002      	b.n	80079b8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	3b01      	subs	r3, #1
 80079b6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d1f9      	bne.n	80079b2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	f003 0301 	and.w	r3, r3, #1
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	f040 80a0 	bne.w	8007b0e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079d2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80079d6:	f023 0301 	bic.w	r3, r3, #1
 80079da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d007      	beq.n	8007a00 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80079f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a04:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007a08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a0c:	d106      	bne.n	8007a1c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a12:	f023 0206 	bic.w	r2, r3, #6
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	645a      	str	r2, [r3, #68]	; 0x44
 8007a1a:	e002      	b.n	8007a22 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007a2a:	4b3d      	ldr	r3, [pc, #244]	; (8007b20 <HAL_ADC_Start_DMA+0x1c8>)
 8007a2c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a32:	4a3c      	ldr	r2, [pc, #240]	; (8007b24 <HAL_ADC_Start_DMA+0x1cc>)
 8007a34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a3a:	4a3b      	ldr	r2, [pc, #236]	; (8007b28 <HAL_ADC_Start_DMA+0x1d0>)
 8007a3c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a42:	4a3a      	ldr	r2, [pc, #232]	; (8007b2c <HAL_ADC_Start_DMA+0x1d4>)
 8007a44:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8007a4e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	685a      	ldr	r2, [r3, #4]
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007a5e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	689a      	ldr	r2, [r3, #8]
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a6e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	334c      	adds	r3, #76	; 0x4c
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	68ba      	ldr	r2, [r7, #8]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f000 fcea 	bl	8008458 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	f003 031f 	and.w	r3, r3, #31
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d12a      	bne.n	8007ae6 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a26      	ldr	r2, [pc, #152]	; (8007b30 <HAL_ADC_Start_DMA+0x1d8>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d015      	beq.n	8007ac6 <HAL_ADC_Start_DMA+0x16e>
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4a25      	ldr	r2, [pc, #148]	; (8007b34 <HAL_ADC_Start_DMA+0x1dc>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d105      	bne.n	8007ab0 <HAL_ADC_Start_DMA+0x158>
 8007aa4:	4b1e      	ldr	r3, [pc, #120]	; (8007b20 <HAL_ADC_Start_DMA+0x1c8>)
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	f003 031f 	and.w	r3, r3, #31
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d00a      	beq.n	8007ac6 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a20      	ldr	r2, [pc, #128]	; (8007b38 <HAL_ADC_Start_DMA+0x1e0>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d129      	bne.n	8007b0e <HAL_ADC_Start_DMA+0x1b6>
 8007aba:	4b19      	ldr	r3, [pc, #100]	; (8007b20 <HAL_ADC_Start_DMA+0x1c8>)
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	f003 031f 	and.w	r3, r3, #31
 8007ac2:	2b0f      	cmp	r3, #15
 8007ac4:	d823      	bhi.n	8007b0e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d11c      	bne.n	8007b0e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	689a      	ldr	r2, [r3, #8]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007ae2:	609a      	str	r2, [r3, #8]
 8007ae4:	e013      	b.n	8007b0e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a11      	ldr	r2, [pc, #68]	; (8007b30 <HAL_ADC_Start_DMA+0x1d8>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d10e      	bne.n	8007b0e <HAL_ADC_Start_DMA+0x1b6>
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	689b      	ldr	r3, [r3, #8]
 8007af6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d107      	bne.n	8007b0e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	689a      	ldr	r2, [r3, #8]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007b0c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8007b0e:	2300      	movs	r3, #0
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3718      	adds	r7, #24
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}
 8007b18:	20000000 	.word	0x20000000
 8007b1c:	431bde83 	.word	0x431bde83
 8007b20:	40012300 	.word	0x40012300
 8007b24:	08007fd5 	.word	0x08007fd5
 8007b28:	0800808f 	.word	0x0800808f
 8007b2c:	080080ab 	.word	0x080080ab
 8007b30:	40012000 	.word	0x40012000
 8007b34:	40012100 	.word	0x40012100
 8007b38:	40012200 	.word	0x40012200

08007b3c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8007b44:	bf00      	nop
 8007b46:	370c      	adds	r7, #12
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8007b58:	bf00      	nop
 8007b5a:	370c      	adds	r7, #12
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr

08007b64 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b083      	sub	sp, #12
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8007b6c:	bf00      	nop
 8007b6e:	370c      	adds	r7, #12
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr

08007b78 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b085      	sub	sp, #20
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007b82:	2300      	movs	r3, #0
 8007b84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d101      	bne.n	8007b94 <HAL_ADC_ConfigChannel+0x1c>
 8007b90:	2302      	movs	r3, #2
 8007b92:	e113      	b.n	8007dbc <HAL_ADC_ConfigChannel+0x244>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	2b09      	cmp	r3, #9
 8007ba2:	d925      	bls.n	8007bf0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	68d9      	ldr	r1, [r3, #12]
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	461a      	mov	r2, r3
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	005b      	lsls	r3, r3, #1
 8007bb6:	4413      	add	r3, r2
 8007bb8:	3b1e      	subs	r3, #30
 8007bba:	2207      	movs	r2, #7
 8007bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8007bc0:	43da      	mvns	r2, r3
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	400a      	ands	r2, r1
 8007bc8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	68d9      	ldr	r1, [r3, #12]
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	689a      	ldr	r2, [r3, #8]
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	4618      	mov	r0, r3
 8007bdc:	4603      	mov	r3, r0
 8007bde:	005b      	lsls	r3, r3, #1
 8007be0:	4403      	add	r3, r0
 8007be2:	3b1e      	subs	r3, #30
 8007be4:	409a      	lsls	r2, r3
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	430a      	orrs	r2, r1
 8007bec:	60da      	str	r2, [r3, #12]
 8007bee:	e022      	b.n	8007c36 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	6919      	ldr	r1, [r3, #16]
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	4613      	mov	r3, r2
 8007c00:	005b      	lsls	r3, r3, #1
 8007c02:	4413      	add	r3, r2
 8007c04:	2207      	movs	r2, #7
 8007c06:	fa02 f303 	lsl.w	r3, r2, r3
 8007c0a:	43da      	mvns	r2, r3
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	400a      	ands	r2, r1
 8007c12:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	6919      	ldr	r1, [r3, #16]
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	689a      	ldr	r2, [r3, #8]
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	b29b      	uxth	r3, r3
 8007c24:	4618      	mov	r0, r3
 8007c26:	4603      	mov	r3, r0
 8007c28:	005b      	lsls	r3, r3, #1
 8007c2a:	4403      	add	r3, r0
 8007c2c:	409a      	lsls	r2, r3
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	430a      	orrs	r2, r1
 8007c34:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	2b06      	cmp	r3, #6
 8007c3c:	d824      	bhi.n	8007c88 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	685a      	ldr	r2, [r3, #4]
 8007c48:	4613      	mov	r3, r2
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	4413      	add	r3, r2
 8007c4e:	3b05      	subs	r3, #5
 8007c50:	221f      	movs	r2, #31
 8007c52:	fa02 f303 	lsl.w	r3, r2, r3
 8007c56:	43da      	mvns	r2, r3
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	400a      	ands	r2, r1
 8007c5e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	685a      	ldr	r2, [r3, #4]
 8007c72:	4613      	mov	r3, r2
 8007c74:	009b      	lsls	r3, r3, #2
 8007c76:	4413      	add	r3, r2
 8007c78:	3b05      	subs	r3, #5
 8007c7a:	fa00 f203 	lsl.w	r2, r0, r3
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	430a      	orrs	r2, r1
 8007c84:	635a      	str	r2, [r3, #52]	; 0x34
 8007c86:	e04c      	b.n	8007d22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	2b0c      	cmp	r3, #12
 8007c8e:	d824      	bhi.n	8007cda <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	685a      	ldr	r2, [r3, #4]
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	009b      	lsls	r3, r3, #2
 8007c9e:	4413      	add	r3, r2
 8007ca0:	3b23      	subs	r3, #35	; 0x23
 8007ca2:	221f      	movs	r2, #31
 8007ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca8:	43da      	mvns	r2, r3
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	400a      	ands	r2, r1
 8007cb0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	685a      	ldr	r2, [r3, #4]
 8007cc4:	4613      	mov	r3, r2
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	4413      	add	r3, r2
 8007cca:	3b23      	subs	r3, #35	; 0x23
 8007ccc:	fa00 f203 	lsl.w	r2, r0, r3
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	430a      	orrs	r2, r1
 8007cd6:	631a      	str	r2, [r3, #48]	; 0x30
 8007cd8:	e023      	b.n	8007d22 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	685a      	ldr	r2, [r3, #4]
 8007ce4:	4613      	mov	r3, r2
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	4413      	add	r3, r2
 8007cea:	3b41      	subs	r3, #65	; 0x41
 8007cec:	221f      	movs	r2, #31
 8007cee:	fa02 f303 	lsl.w	r3, r2, r3
 8007cf2:	43da      	mvns	r2, r3
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	400a      	ands	r2, r1
 8007cfa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	4618      	mov	r0, r3
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	685a      	ldr	r2, [r3, #4]
 8007d0e:	4613      	mov	r3, r2
 8007d10:	009b      	lsls	r3, r3, #2
 8007d12:	4413      	add	r3, r2
 8007d14:	3b41      	subs	r3, #65	; 0x41
 8007d16:	fa00 f203 	lsl.w	r2, r0, r3
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	430a      	orrs	r2, r1
 8007d20:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007d22:	4b29      	ldr	r3, [pc, #164]	; (8007dc8 <HAL_ADC_ConfigChannel+0x250>)
 8007d24:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a28      	ldr	r2, [pc, #160]	; (8007dcc <HAL_ADC_ConfigChannel+0x254>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d10f      	bne.n	8007d50 <HAL_ADC_ConfigChannel+0x1d8>
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2b12      	cmp	r3, #18
 8007d36:	d10b      	bne.n	8007d50 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a1d      	ldr	r2, [pc, #116]	; (8007dcc <HAL_ADC_ConfigChannel+0x254>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d12b      	bne.n	8007db2 <HAL_ADC_ConfigChannel+0x23a>
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a1c      	ldr	r2, [pc, #112]	; (8007dd0 <HAL_ADC_ConfigChannel+0x258>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d003      	beq.n	8007d6c <HAL_ADC_ConfigChannel+0x1f4>
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	2b11      	cmp	r3, #17
 8007d6a:	d122      	bne.n	8007db2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	685b      	ldr	r3, [r3, #4]
 8007d7c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a11      	ldr	r2, [pc, #68]	; (8007dd0 <HAL_ADC_ConfigChannel+0x258>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d111      	bne.n	8007db2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007d8e:	4b11      	ldr	r3, [pc, #68]	; (8007dd4 <HAL_ADC_ConfigChannel+0x25c>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a11      	ldr	r2, [pc, #68]	; (8007dd8 <HAL_ADC_ConfigChannel+0x260>)
 8007d94:	fba2 2303 	umull	r2, r3, r2, r3
 8007d98:	0c9a      	lsrs	r2, r3, #18
 8007d9a:	4613      	mov	r3, r2
 8007d9c:	009b      	lsls	r3, r3, #2
 8007d9e:	4413      	add	r3, r2
 8007da0:	005b      	lsls	r3, r3, #1
 8007da2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007da4:	e002      	b.n	8007dac <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	3b01      	subs	r3, #1
 8007daa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d1f9      	bne.n	8007da6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8007dba:	2300      	movs	r3, #0
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3714      	adds	r7, #20
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr
 8007dc8:	40012300 	.word	0x40012300
 8007dcc:	40012000 	.word	0x40012000
 8007dd0:	10000012 	.word	0x10000012
 8007dd4:	20000000 	.word	0x20000000
 8007dd8:	431bde83 	.word	0x431bde83

08007ddc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b085      	sub	sp, #20
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007de4:	4b79      	ldr	r3, [pc, #484]	; (8007fcc <ADC_Init+0x1f0>)
 8007de6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	685a      	ldr	r2, [r3, #4]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	431a      	orrs	r2, r3
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	685a      	ldr	r2, [r3, #4]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007e10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	6859      	ldr	r1, [r3, #4]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	691b      	ldr	r3, [r3, #16]
 8007e1c:	021a      	lsls	r2, r3, #8
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	430a      	orrs	r2, r1
 8007e24:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	685a      	ldr	r2, [r3, #4]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007e34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	6859      	ldr	r1, [r3, #4]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	689a      	ldr	r2, [r3, #8]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	430a      	orrs	r2, r1
 8007e46:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	689a      	ldr	r2, [r3, #8]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007e56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	6899      	ldr	r1, [r3, #8]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	68da      	ldr	r2, [r3, #12]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	430a      	orrs	r2, r1
 8007e68:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e6e:	4a58      	ldr	r2, [pc, #352]	; (8007fd0 <ADC_Init+0x1f4>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d022      	beq.n	8007eba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	689a      	ldr	r2, [r3, #8]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007e82:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	6899      	ldr	r1, [r3, #8]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	430a      	orrs	r2, r1
 8007e94:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	689a      	ldr	r2, [r3, #8]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007ea4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	6899      	ldr	r1, [r3, #8]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	430a      	orrs	r2, r1
 8007eb6:	609a      	str	r2, [r3, #8]
 8007eb8:	e00f      	b.n	8007eda <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	689a      	ldr	r2, [r3, #8]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007ec8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	689a      	ldr	r2, [r3, #8]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007ed8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	689a      	ldr	r2, [r3, #8]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f022 0202 	bic.w	r2, r2, #2
 8007ee8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	6899      	ldr	r1, [r3, #8]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	7e1b      	ldrb	r3, [r3, #24]
 8007ef4:	005a      	lsls	r2, r3, #1
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	430a      	orrs	r2, r1
 8007efc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d01b      	beq.n	8007f40 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	685a      	ldr	r2, [r3, #4]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007f16:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	685a      	ldr	r2, [r3, #4]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007f26:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	6859      	ldr	r1, [r3, #4]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f32:	3b01      	subs	r3, #1
 8007f34:	035a      	lsls	r2, r3, #13
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	430a      	orrs	r2, r1
 8007f3c:	605a      	str	r2, [r3, #4]
 8007f3e:	e007      	b.n	8007f50 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	685a      	ldr	r2, [r3, #4]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007f4e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8007f5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	69db      	ldr	r3, [r3, #28]
 8007f6a:	3b01      	subs	r3, #1
 8007f6c:	051a      	lsls	r2, r3, #20
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	430a      	orrs	r2, r1
 8007f74:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	689a      	ldr	r2, [r3, #8]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007f84:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	6899      	ldr	r1, [r3, #8]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007f92:	025a      	lsls	r2, r3, #9
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	430a      	orrs	r2, r1
 8007f9a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	689a      	ldr	r2, [r3, #8]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007faa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	6899      	ldr	r1, [r3, #8]
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	695b      	ldr	r3, [r3, #20]
 8007fb6:	029a      	lsls	r2, r3, #10
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	430a      	orrs	r2, r1
 8007fbe:	609a      	str	r2, [r3, #8]
}
 8007fc0:	bf00      	nop
 8007fc2:	3714      	adds	r7, #20
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr
 8007fcc:	40012300 	.word	0x40012300
 8007fd0:	0f000001 	.word	0x0f000001

08007fd4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fe0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d13c      	bne.n	8008068 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ff2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008004:	2b00      	cmp	r3, #0
 8008006:	d12b      	bne.n	8008060 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800800c:	2b00      	cmp	r3, #0
 800800e:	d127      	bne.n	8008060 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008016:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800801a:	2b00      	cmp	r3, #0
 800801c:	d006      	beq.n	800802c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	689b      	ldr	r3, [r3, #8]
 8008024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8008028:	2b00      	cmp	r3, #0
 800802a:	d119      	bne.n	8008060 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	685a      	ldr	r2, [r3, #4]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f022 0220 	bic.w	r2, r2, #32
 800803a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008040:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800804c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008050:	2b00      	cmp	r3, #0
 8008052:	d105      	bne.n	8008060 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008058:	f043 0201 	orr.w	r2, r3, #1
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008060:	68f8      	ldr	r0, [r7, #12]
 8008062:	f7ff fd6b 	bl	8007b3c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008066:	e00e      	b.n	8008086 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800806c:	f003 0310 	and.w	r3, r3, #16
 8008070:	2b00      	cmp	r3, #0
 8008072:	d003      	beq.n	800807c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8008074:	68f8      	ldr	r0, [r7, #12]
 8008076:	f7ff fd75 	bl	8007b64 <HAL_ADC_ErrorCallback>
}
 800807a:	e004      	b.n	8008086 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	4798      	blx	r3
}
 8008086:	bf00      	nop
 8008088:	3710      	adds	r7, #16
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}

0800808e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800808e:	b580      	push	{r7, lr}
 8008090:	b084      	sub	sp, #16
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800809a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800809c:	68f8      	ldr	r0, [r7, #12]
 800809e:	f7ff fd57 	bl	8007b50 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80080a2:	bf00      	nop
 80080a4:	3710      	adds	r7, #16
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}

080080aa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80080aa:	b580      	push	{r7, lr}
 80080ac:	b084      	sub	sp, #16
 80080ae:	af00      	add	r7, sp, #0
 80080b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080b6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2240      	movs	r2, #64	; 0x40
 80080bc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080c2:	f043 0204 	orr.w	r2, r3, #4
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80080ca:	68f8      	ldr	r0, [r7, #12]
 80080cc:	f7ff fd4a 	bl	8007b64 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80080d0:	bf00      	nop
 80080d2:	3710      	adds	r7, #16
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80080d8:	b480      	push	{r7}
 80080da:	b085      	sub	sp, #20
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f003 0307 	and.w	r3, r3, #7
 80080e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80080e8:	4b0c      	ldr	r3, [pc, #48]	; (800811c <__NVIC_SetPriorityGrouping+0x44>)
 80080ea:	68db      	ldr	r3, [r3, #12]
 80080ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80080ee:	68ba      	ldr	r2, [r7, #8]
 80080f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80080f4:	4013      	ands	r3, r2
 80080f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008100:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008104:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008108:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800810a:	4a04      	ldr	r2, [pc, #16]	; (800811c <__NVIC_SetPriorityGrouping+0x44>)
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	60d3      	str	r3, [r2, #12]
}
 8008110:	bf00      	nop
 8008112:	3714      	adds	r7, #20
 8008114:	46bd      	mov	sp, r7
 8008116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811a:	4770      	bx	lr
 800811c:	e000ed00 	.word	0xe000ed00

08008120 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008120:	b480      	push	{r7}
 8008122:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008124:	4b04      	ldr	r3, [pc, #16]	; (8008138 <__NVIC_GetPriorityGrouping+0x18>)
 8008126:	68db      	ldr	r3, [r3, #12]
 8008128:	0a1b      	lsrs	r3, r3, #8
 800812a:	f003 0307 	and.w	r3, r3, #7
}
 800812e:	4618      	mov	r0, r3
 8008130:	46bd      	mov	sp, r7
 8008132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008136:	4770      	bx	lr
 8008138:	e000ed00 	.word	0xe000ed00

0800813c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800813c:	b480      	push	{r7}
 800813e:	b083      	sub	sp, #12
 8008140:	af00      	add	r7, sp, #0
 8008142:	4603      	mov	r3, r0
 8008144:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800814a:	2b00      	cmp	r3, #0
 800814c:	db0b      	blt.n	8008166 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800814e:	79fb      	ldrb	r3, [r7, #7]
 8008150:	f003 021f 	and.w	r2, r3, #31
 8008154:	4907      	ldr	r1, [pc, #28]	; (8008174 <__NVIC_EnableIRQ+0x38>)
 8008156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800815a:	095b      	lsrs	r3, r3, #5
 800815c:	2001      	movs	r0, #1
 800815e:	fa00 f202 	lsl.w	r2, r0, r2
 8008162:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8008166:	bf00      	nop
 8008168:	370c      	adds	r7, #12
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr
 8008172:	bf00      	nop
 8008174:	e000e100 	.word	0xe000e100

08008178 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
 800817e:	4603      	mov	r3, r0
 8008180:	6039      	str	r1, [r7, #0]
 8008182:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008184:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008188:	2b00      	cmp	r3, #0
 800818a:	db0a      	blt.n	80081a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	b2da      	uxtb	r2, r3
 8008190:	490c      	ldr	r1, [pc, #48]	; (80081c4 <__NVIC_SetPriority+0x4c>)
 8008192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008196:	0112      	lsls	r2, r2, #4
 8008198:	b2d2      	uxtb	r2, r2
 800819a:	440b      	add	r3, r1
 800819c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80081a0:	e00a      	b.n	80081b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	b2da      	uxtb	r2, r3
 80081a6:	4908      	ldr	r1, [pc, #32]	; (80081c8 <__NVIC_SetPriority+0x50>)
 80081a8:	79fb      	ldrb	r3, [r7, #7]
 80081aa:	f003 030f 	and.w	r3, r3, #15
 80081ae:	3b04      	subs	r3, #4
 80081b0:	0112      	lsls	r2, r2, #4
 80081b2:	b2d2      	uxtb	r2, r2
 80081b4:	440b      	add	r3, r1
 80081b6:	761a      	strb	r2, [r3, #24]
}
 80081b8:	bf00      	nop
 80081ba:	370c      	adds	r7, #12
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr
 80081c4:	e000e100 	.word	0xe000e100
 80081c8:	e000ed00 	.word	0xe000ed00

080081cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b089      	sub	sp, #36	; 0x24
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	60f8      	str	r0, [r7, #12]
 80081d4:	60b9      	str	r1, [r7, #8]
 80081d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	f003 0307 	and.w	r3, r3, #7
 80081de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80081e0:	69fb      	ldr	r3, [r7, #28]
 80081e2:	f1c3 0307 	rsb	r3, r3, #7
 80081e6:	2b04      	cmp	r3, #4
 80081e8:	bf28      	it	cs
 80081ea:	2304      	movcs	r3, #4
 80081ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80081ee:	69fb      	ldr	r3, [r7, #28]
 80081f0:	3304      	adds	r3, #4
 80081f2:	2b06      	cmp	r3, #6
 80081f4:	d902      	bls.n	80081fc <NVIC_EncodePriority+0x30>
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	3b03      	subs	r3, #3
 80081fa:	e000      	b.n	80081fe <NVIC_EncodePriority+0x32>
 80081fc:	2300      	movs	r3, #0
 80081fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008200:	f04f 32ff 	mov.w	r2, #4294967295
 8008204:	69bb      	ldr	r3, [r7, #24]
 8008206:	fa02 f303 	lsl.w	r3, r2, r3
 800820a:	43da      	mvns	r2, r3
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	401a      	ands	r2, r3
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008214:	f04f 31ff 	mov.w	r1, #4294967295
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	fa01 f303 	lsl.w	r3, r1, r3
 800821e:	43d9      	mvns	r1, r3
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008224:	4313      	orrs	r3, r2
         );
}
 8008226:	4618      	mov	r0, r3
 8008228:	3724      	adds	r7, #36	; 0x24
 800822a:	46bd      	mov	sp, r7
 800822c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008230:	4770      	bx	lr
	...

08008234 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b082      	sub	sp, #8
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	3b01      	subs	r3, #1
 8008240:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008244:	d301      	bcc.n	800824a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008246:	2301      	movs	r3, #1
 8008248:	e00f      	b.n	800826a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800824a:	4a0a      	ldr	r2, [pc, #40]	; (8008274 <SysTick_Config+0x40>)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	3b01      	subs	r3, #1
 8008250:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008252:	210f      	movs	r1, #15
 8008254:	f04f 30ff 	mov.w	r0, #4294967295
 8008258:	f7ff ff8e 	bl	8008178 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800825c:	4b05      	ldr	r3, [pc, #20]	; (8008274 <SysTick_Config+0x40>)
 800825e:	2200      	movs	r2, #0
 8008260:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008262:	4b04      	ldr	r3, [pc, #16]	; (8008274 <SysTick_Config+0x40>)
 8008264:	2207      	movs	r2, #7
 8008266:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008268:	2300      	movs	r3, #0
}
 800826a:	4618      	mov	r0, r3
 800826c:	3708      	adds	r7, #8
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
 8008272:	bf00      	nop
 8008274:	e000e010 	.word	0xe000e010

08008278 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b082      	sub	sp, #8
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f7ff ff29 	bl	80080d8 <__NVIC_SetPriorityGrouping>
}
 8008286:	bf00      	nop
 8008288:	3708      	adds	r7, #8
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}

0800828e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800828e:	b580      	push	{r7, lr}
 8008290:	b086      	sub	sp, #24
 8008292:	af00      	add	r7, sp, #0
 8008294:	4603      	mov	r3, r0
 8008296:	60b9      	str	r1, [r7, #8]
 8008298:	607a      	str	r2, [r7, #4]
 800829a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800829c:	2300      	movs	r3, #0
 800829e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80082a0:	f7ff ff3e 	bl	8008120 <__NVIC_GetPriorityGrouping>
 80082a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80082a6:	687a      	ldr	r2, [r7, #4]
 80082a8:	68b9      	ldr	r1, [r7, #8]
 80082aa:	6978      	ldr	r0, [r7, #20]
 80082ac:	f7ff ff8e 	bl	80081cc <NVIC_EncodePriority>
 80082b0:	4602      	mov	r2, r0
 80082b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082b6:	4611      	mov	r1, r2
 80082b8:	4618      	mov	r0, r3
 80082ba:	f7ff ff5d 	bl	8008178 <__NVIC_SetPriority>
}
 80082be:	bf00      	nop
 80082c0:	3718      	adds	r7, #24
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}

080082c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80082c6:	b580      	push	{r7, lr}
 80082c8:	b082      	sub	sp, #8
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	4603      	mov	r3, r0
 80082ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80082d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082d4:	4618      	mov	r0, r3
 80082d6:	f7ff ff31 	bl	800813c <__NVIC_EnableIRQ>
}
 80082da:	bf00      	nop
 80082dc:	3708      	adds	r7, #8
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}

080082e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80082e2:	b580      	push	{r7, lr}
 80082e4:	b082      	sub	sp, #8
 80082e6:	af00      	add	r7, sp, #0
 80082e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f7ff ffa2 	bl	8008234 <SysTick_Config>
 80082f0:	4603      	mov	r3, r0
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3708      	adds	r7, #8
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
	...

080082fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b086      	sub	sp, #24
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008304:	2300      	movs	r3, #0
 8008306:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008308:	f7ff fab4 	bl	8007874 <HAL_GetTick>
 800830c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d101      	bne.n	8008318 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	e099      	b.n	800844c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2200      	movs	r2, #0
 800831c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2202      	movs	r2, #2
 8008324:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	681a      	ldr	r2, [r3, #0]
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f022 0201 	bic.w	r2, r2, #1
 8008336:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008338:	e00f      	b.n	800835a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800833a:	f7ff fa9b 	bl	8007874 <HAL_GetTick>
 800833e:	4602      	mov	r2, r0
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	1ad3      	subs	r3, r2, r3
 8008344:	2b05      	cmp	r3, #5
 8008346:	d908      	bls.n	800835a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2220      	movs	r2, #32
 800834c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2203      	movs	r2, #3
 8008352:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8008356:	2303      	movs	r3, #3
 8008358:	e078      	b.n	800844c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f003 0301 	and.w	r3, r3, #1
 8008364:	2b00      	cmp	r3, #0
 8008366:	d1e8      	bne.n	800833a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008370:	697a      	ldr	r2, [r7, #20]
 8008372:	4b38      	ldr	r3, [pc, #224]	; (8008454 <HAL_DMA_Init+0x158>)
 8008374:	4013      	ands	r3, r2
 8008376:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	685a      	ldr	r2, [r3, #4]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008386:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	691b      	ldr	r3, [r3, #16]
 800838c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008392:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	699b      	ldr	r3, [r3, #24]
 8008398:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800839e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6a1b      	ldr	r3, [r3, #32]
 80083a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80083a6:	697a      	ldr	r2, [r7, #20]
 80083a8:	4313      	orrs	r3, r2
 80083aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083b0:	2b04      	cmp	r3, #4
 80083b2:	d107      	bne.n	80083c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083bc:	4313      	orrs	r3, r2
 80083be:	697a      	ldr	r2, [r7, #20]
 80083c0:	4313      	orrs	r3, r2
 80083c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	697a      	ldr	r2, [r7, #20]
 80083ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	695b      	ldr	r3, [r3, #20]
 80083d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	f023 0307 	bic.w	r3, r3, #7
 80083da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083e0:	697a      	ldr	r2, [r7, #20]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083ea:	2b04      	cmp	r3, #4
 80083ec:	d117      	bne.n	800841e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083f2:	697a      	ldr	r2, [r7, #20]
 80083f4:	4313      	orrs	r3, r2
 80083f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d00e      	beq.n	800841e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f000 fa9d 	bl	8008940 <DMA_CheckFifoParam>
 8008406:	4603      	mov	r3, r0
 8008408:	2b00      	cmp	r3, #0
 800840a:	d008      	beq.n	800841e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2240      	movs	r2, #64	; 0x40
 8008410:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2201      	movs	r2, #1
 8008416:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800841a:	2301      	movs	r3, #1
 800841c:	e016      	b.n	800844c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	697a      	ldr	r2, [r7, #20]
 8008424:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 fa54 	bl	80088d4 <DMA_CalcBaseAndBitshift>
 800842c:	4603      	mov	r3, r0
 800842e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008434:	223f      	movs	r2, #63	; 0x3f
 8008436:	409a      	lsls	r2, r3
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2200      	movs	r2, #0
 8008440:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2201      	movs	r2, #1
 8008446:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3718      	adds	r7, #24
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}
 8008454:	f010803f 	.word	0xf010803f

08008458 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b086      	sub	sp, #24
 800845c:	af00      	add	r7, sp, #0
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	60b9      	str	r1, [r7, #8]
 8008462:	607a      	str	r2, [r7, #4]
 8008464:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008466:	2300      	movs	r3, #0
 8008468:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800846e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008476:	2b01      	cmp	r3, #1
 8008478:	d101      	bne.n	800847e <HAL_DMA_Start_IT+0x26>
 800847a:	2302      	movs	r3, #2
 800847c:	e040      	b.n	8008500 <HAL_DMA_Start_IT+0xa8>
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2201      	movs	r2, #1
 8008482:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800848c:	b2db      	uxtb	r3, r3
 800848e:	2b01      	cmp	r3, #1
 8008490:	d12f      	bne.n	80084f2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2202      	movs	r2, #2
 8008496:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	2200      	movs	r2, #0
 800849e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	687a      	ldr	r2, [r7, #4]
 80084a4:	68b9      	ldr	r1, [r7, #8]
 80084a6:	68f8      	ldr	r0, [r7, #12]
 80084a8:	f000 f9e6 	bl	8008878 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084b0:	223f      	movs	r2, #63	; 0x3f
 80084b2:	409a      	lsls	r2, r3
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	681a      	ldr	r2, [r3, #0]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f042 0216 	orr.w	r2, r2, #22
 80084c6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d007      	beq.n	80084e0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	681a      	ldr	r2, [r3, #0]
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f042 0208 	orr.w	r2, r2, #8
 80084de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	681a      	ldr	r2, [r3, #0]
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f042 0201 	orr.w	r2, r2, #1
 80084ee:	601a      	str	r2, [r3, #0]
 80084f0:	e005      	b.n	80084fe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2200      	movs	r2, #0
 80084f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80084fa:	2302      	movs	r3, #2
 80084fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80084fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008500:	4618      	mov	r0, r3
 8008502:	3718      	adds	r7, #24
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}

08008508 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008508:	b480      	push	{r7}
 800850a:	b083      	sub	sp, #12
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008516:	b2db      	uxtb	r3, r3
 8008518:	2b02      	cmp	r3, #2
 800851a:	d004      	beq.n	8008526 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2280      	movs	r2, #128	; 0x80
 8008520:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008522:	2301      	movs	r3, #1
 8008524:	e00c      	b.n	8008540 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2205      	movs	r2, #5
 800852a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f022 0201 	bic.w	r2, r2, #1
 800853c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800853e:	2300      	movs	r3, #0
}
 8008540:	4618      	mov	r0, r3
 8008542:	370c      	adds	r7, #12
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr

0800854c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b086      	sub	sp, #24
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008554:	2300      	movs	r3, #0
 8008556:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008558:	4b92      	ldr	r3, [pc, #584]	; (80087a4 <HAL_DMA_IRQHandler+0x258>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4a92      	ldr	r2, [pc, #584]	; (80087a8 <HAL_DMA_IRQHandler+0x25c>)
 800855e:	fba2 2303 	umull	r2, r3, r2, r3
 8008562:	0a9b      	lsrs	r3, r3, #10
 8008564:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800856a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008576:	2208      	movs	r2, #8
 8008578:	409a      	lsls	r2, r3
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	4013      	ands	r3, r2
 800857e:	2b00      	cmp	r3, #0
 8008580:	d01a      	beq.n	80085b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f003 0304 	and.w	r3, r3, #4
 800858c:	2b00      	cmp	r3, #0
 800858e:	d013      	beq.n	80085b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	681a      	ldr	r2, [r3, #0]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f022 0204 	bic.w	r2, r2, #4
 800859e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085a4:	2208      	movs	r2, #8
 80085a6:	409a      	lsls	r2, r3
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085b0:	f043 0201 	orr.w	r2, r3, #1
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085bc:	2201      	movs	r2, #1
 80085be:	409a      	lsls	r2, r3
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	4013      	ands	r3, r2
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d012      	beq.n	80085ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	695b      	ldr	r3, [r3, #20]
 80085ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d00b      	beq.n	80085ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085da:	2201      	movs	r2, #1
 80085dc:	409a      	lsls	r2, r3
 80085de:	693b      	ldr	r3, [r7, #16]
 80085e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085e6:	f043 0202 	orr.w	r2, r3, #2
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085f2:	2204      	movs	r2, #4
 80085f4:	409a      	lsls	r2, r3
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	4013      	ands	r3, r2
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d012      	beq.n	8008624 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f003 0302 	and.w	r3, r3, #2
 8008608:	2b00      	cmp	r3, #0
 800860a:	d00b      	beq.n	8008624 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008610:	2204      	movs	r2, #4
 8008612:	409a      	lsls	r2, r3
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800861c:	f043 0204 	orr.w	r2, r3, #4
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008628:	2210      	movs	r2, #16
 800862a:	409a      	lsls	r2, r3
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	4013      	ands	r3, r2
 8008630:	2b00      	cmp	r3, #0
 8008632:	d043      	beq.n	80086bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f003 0308 	and.w	r3, r3, #8
 800863e:	2b00      	cmp	r3, #0
 8008640:	d03c      	beq.n	80086bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008646:	2210      	movs	r2, #16
 8008648:	409a      	lsls	r2, r3
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008658:	2b00      	cmp	r3, #0
 800865a:	d018      	beq.n	800868e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008666:	2b00      	cmp	r3, #0
 8008668:	d108      	bne.n	800867c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800866e:	2b00      	cmp	r3, #0
 8008670:	d024      	beq.n	80086bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	4798      	blx	r3
 800867a:	e01f      	b.n	80086bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008680:	2b00      	cmp	r3, #0
 8008682:	d01b      	beq.n	80086bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	4798      	blx	r3
 800868c:	e016      	b.n	80086bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008698:	2b00      	cmp	r3, #0
 800869a:	d107      	bne.n	80086ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	681a      	ldr	r2, [r3, #0]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f022 0208 	bic.w	r2, r2, #8
 80086aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d003      	beq.n	80086bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086c0:	2220      	movs	r2, #32
 80086c2:	409a      	lsls	r2, r3
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	4013      	ands	r3, r2
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	f000 808e 	beq.w	80087ea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f003 0310 	and.w	r3, r3, #16
 80086d8:	2b00      	cmp	r3, #0
 80086da:	f000 8086 	beq.w	80087ea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086e2:	2220      	movs	r2, #32
 80086e4:	409a      	lsls	r2, r3
 80086e6:	693b      	ldr	r3, [r7, #16]
 80086e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80086f0:	b2db      	uxtb	r3, r3
 80086f2:	2b05      	cmp	r3, #5
 80086f4:	d136      	bne.n	8008764 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f022 0216 	bic.w	r2, r2, #22
 8008704:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	695a      	ldr	r2, [r3, #20]
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008714:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800871a:	2b00      	cmp	r3, #0
 800871c:	d103      	bne.n	8008726 <HAL_DMA_IRQHandler+0x1da>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008722:	2b00      	cmp	r3, #0
 8008724:	d007      	beq.n	8008736 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f022 0208 	bic.w	r2, r2, #8
 8008734:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800873a:	223f      	movs	r2, #63	; 0x3f
 800873c:	409a      	lsls	r2, r3
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2201      	movs	r2, #1
 800874e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008756:	2b00      	cmp	r3, #0
 8008758:	d07d      	beq.n	8008856 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	4798      	blx	r3
        }
        return;
 8008762:	e078      	b.n	8008856 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800876e:	2b00      	cmp	r3, #0
 8008770:	d01c      	beq.n	80087ac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800877c:	2b00      	cmp	r3, #0
 800877e:	d108      	bne.n	8008792 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008784:	2b00      	cmp	r3, #0
 8008786:	d030      	beq.n	80087ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	4798      	blx	r3
 8008790:	e02b      	b.n	80087ea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008796:	2b00      	cmp	r3, #0
 8008798:	d027      	beq.n	80087ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	4798      	blx	r3
 80087a2:	e022      	b.n	80087ea <HAL_DMA_IRQHandler+0x29e>
 80087a4:	20000000 	.word	0x20000000
 80087a8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d10f      	bne.n	80087da <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f022 0210 	bic.w	r2, r2, #16
 80087c8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2200      	movs	r2, #0
 80087ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2201      	movs	r2, #1
 80087d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d003      	beq.n	80087ea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d032      	beq.n	8008858 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087f6:	f003 0301 	and.w	r3, r3, #1
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d022      	beq.n	8008844 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2205      	movs	r2, #5
 8008802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f022 0201 	bic.w	r2, r2, #1
 8008814:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	3301      	adds	r3, #1
 800881a:	60bb      	str	r3, [r7, #8]
 800881c:	697a      	ldr	r2, [r7, #20]
 800881e:	429a      	cmp	r2, r3
 8008820:	d307      	bcc.n	8008832 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f003 0301 	and.w	r3, r3, #1
 800882c:	2b00      	cmp	r3, #0
 800882e:	d1f2      	bne.n	8008816 <HAL_DMA_IRQHandler+0x2ca>
 8008830:	e000      	b.n	8008834 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8008832:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2201      	movs	r2, #1
 8008840:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008848:	2b00      	cmp	r3, #0
 800884a:	d005      	beq.n	8008858 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	4798      	blx	r3
 8008854:	e000      	b.n	8008858 <HAL_DMA_IRQHandler+0x30c>
        return;
 8008856:	bf00      	nop
    }
  }
}
 8008858:	3718      	adds	r7, #24
 800885a:	46bd      	mov	sp, r7
 800885c:	bd80      	pop	{r7, pc}
 800885e:	bf00      	nop

08008860 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008860:	b480      	push	{r7}
 8008862:	b083      	sub	sp, #12
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800886c:	4618      	mov	r0, r3
 800886e:	370c      	adds	r7, #12
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008878:	b480      	push	{r7}
 800887a:	b085      	sub	sp, #20
 800887c:	af00      	add	r7, sp, #0
 800887e:	60f8      	str	r0, [r7, #12]
 8008880:	60b9      	str	r1, [r7, #8]
 8008882:	607a      	str	r2, [r7, #4]
 8008884:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	681a      	ldr	r2, [r3, #0]
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008894:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	683a      	ldr	r2, [r7, #0]
 800889c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	689b      	ldr	r3, [r3, #8]
 80088a2:	2b40      	cmp	r3, #64	; 0x40
 80088a4:	d108      	bne.n	80088b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	687a      	ldr	r2, [r7, #4]
 80088ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	68ba      	ldr	r2, [r7, #8]
 80088b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80088b6:	e007      	b.n	80088c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	68ba      	ldr	r2, [r7, #8]
 80088be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	60da      	str	r2, [r3, #12]
}
 80088c8:	bf00      	nop
 80088ca:	3714      	adds	r7, #20
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr

080088d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b085      	sub	sp, #20
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	b2db      	uxtb	r3, r3
 80088e2:	3b10      	subs	r3, #16
 80088e4:	4a14      	ldr	r2, [pc, #80]	; (8008938 <DMA_CalcBaseAndBitshift+0x64>)
 80088e6:	fba2 2303 	umull	r2, r3, r2, r3
 80088ea:	091b      	lsrs	r3, r3, #4
 80088ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80088ee:	4a13      	ldr	r2, [pc, #76]	; (800893c <DMA_CalcBaseAndBitshift+0x68>)
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	4413      	add	r3, r2
 80088f4:	781b      	ldrb	r3, [r3, #0]
 80088f6:	461a      	mov	r2, r3
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2b03      	cmp	r3, #3
 8008900:	d909      	bls.n	8008916 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800890a:	f023 0303 	bic.w	r3, r3, #3
 800890e:	1d1a      	adds	r2, r3, #4
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	659a      	str	r2, [r3, #88]	; 0x58
 8008914:	e007      	b.n	8008926 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800891e:	f023 0303 	bic.w	r3, r3, #3
 8008922:	687a      	ldr	r2, [r7, #4]
 8008924:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800892a:	4618      	mov	r0, r3
 800892c:	3714      	adds	r7, #20
 800892e:	46bd      	mov	sp, r7
 8008930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008934:	4770      	bx	lr
 8008936:	bf00      	nop
 8008938:	aaaaaaab 	.word	0xaaaaaaab
 800893c:	08017c8c 	.word	0x08017c8c

08008940 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008940:	b480      	push	{r7}
 8008942:	b085      	sub	sp, #20
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008948:	2300      	movs	r3, #0
 800894a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008950:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	699b      	ldr	r3, [r3, #24]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d11f      	bne.n	800899a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	2b03      	cmp	r3, #3
 800895e:	d855      	bhi.n	8008a0c <DMA_CheckFifoParam+0xcc>
 8008960:	a201      	add	r2, pc, #4	; (adr r2, 8008968 <DMA_CheckFifoParam+0x28>)
 8008962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008966:	bf00      	nop
 8008968:	08008979 	.word	0x08008979
 800896c:	0800898b 	.word	0x0800898b
 8008970:	08008979 	.word	0x08008979
 8008974:	08008a0d 	.word	0x08008a0d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800897c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008980:	2b00      	cmp	r3, #0
 8008982:	d045      	beq.n	8008a10 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8008984:	2301      	movs	r3, #1
 8008986:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008988:	e042      	b.n	8008a10 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800898e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008992:	d13f      	bne.n	8008a14 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8008994:	2301      	movs	r3, #1
 8008996:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008998:	e03c      	b.n	8008a14 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	699b      	ldr	r3, [r3, #24]
 800899e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80089a2:	d121      	bne.n	80089e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	2b03      	cmp	r3, #3
 80089a8:	d836      	bhi.n	8008a18 <DMA_CheckFifoParam+0xd8>
 80089aa:	a201      	add	r2, pc, #4	; (adr r2, 80089b0 <DMA_CheckFifoParam+0x70>)
 80089ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089b0:	080089c1 	.word	0x080089c1
 80089b4:	080089c7 	.word	0x080089c7
 80089b8:	080089c1 	.word	0x080089c1
 80089bc:	080089d9 	.word	0x080089d9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80089c0:	2301      	movs	r3, #1
 80089c2:	73fb      	strb	r3, [r7, #15]
      break;
 80089c4:	e02f      	b.n	8008a26 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d024      	beq.n	8008a1c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80089d6:	e021      	b.n	8008a1c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089dc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80089e0:	d11e      	bne.n	8008a20 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80089e2:	2301      	movs	r3, #1
 80089e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80089e6:	e01b      	b.n	8008a20 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	2b02      	cmp	r3, #2
 80089ec:	d902      	bls.n	80089f4 <DMA_CheckFifoParam+0xb4>
 80089ee:	2b03      	cmp	r3, #3
 80089f0:	d003      	beq.n	80089fa <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80089f2:	e018      	b.n	8008a26 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80089f4:	2301      	movs	r3, #1
 80089f6:	73fb      	strb	r3, [r7, #15]
      break;
 80089f8:	e015      	b.n	8008a26 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d00e      	beq.n	8008a24 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8008a06:	2301      	movs	r3, #1
 8008a08:	73fb      	strb	r3, [r7, #15]
      break;
 8008a0a:	e00b      	b.n	8008a24 <DMA_CheckFifoParam+0xe4>
      break;
 8008a0c:	bf00      	nop
 8008a0e:	e00a      	b.n	8008a26 <DMA_CheckFifoParam+0xe6>
      break;
 8008a10:	bf00      	nop
 8008a12:	e008      	b.n	8008a26 <DMA_CheckFifoParam+0xe6>
      break;
 8008a14:	bf00      	nop
 8008a16:	e006      	b.n	8008a26 <DMA_CheckFifoParam+0xe6>
      break;
 8008a18:	bf00      	nop
 8008a1a:	e004      	b.n	8008a26 <DMA_CheckFifoParam+0xe6>
      break;
 8008a1c:	bf00      	nop
 8008a1e:	e002      	b.n	8008a26 <DMA_CheckFifoParam+0xe6>
      break;   
 8008a20:	bf00      	nop
 8008a22:	e000      	b.n	8008a26 <DMA_CheckFifoParam+0xe6>
      break;
 8008a24:	bf00      	nop
    }
  } 
  
  return status; 
 8008a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3714      	adds	r7, #20
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr

08008a34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b089      	sub	sp, #36	; 0x24
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
 8008a3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008a42:	2300      	movs	r3, #0
 8008a44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008a46:	2300      	movs	r3, #0
 8008a48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	61fb      	str	r3, [r7, #28]
 8008a4e:	e177      	b.n	8008d40 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008a50:	2201      	movs	r2, #1
 8008a52:	69fb      	ldr	r3, [r7, #28]
 8008a54:	fa02 f303 	lsl.w	r3, r2, r3
 8008a58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	697a      	ldr	r2, [r7, #20]
 8008a60:	4013      	ands	r3, r2
 8008a62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008a64:	693a      	ldr	r2, [r7, #16]
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	429a      	cmp	r2, r3
 8008a6a:	f040 8166 	bne.w	8008d3a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d00b      	beq.n	8008a8e <HAL_GPIO_Init+0x5a>
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	2b02      	cmp	r3, #2
 8008a7c:	d007      	beq.n	8008a8e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008a82:	2b11      	cmp	r3, #17
 8008a84:	d003      	beq.n	8008a8e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	685b      	ldr	r3, [r3, #4]
 8008a8a:	2b12      	cmp	r3, #18
 8008a8c:	d130      	bne.n	8008af0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008a94:	69fb      	ldr	r3, [r7, #28]
 8008a96:	005b      	lsls	r3, r3, #1
 8008a98:	2203      	movs	r2, #3
 8008a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a9e:	43db      	mvns	r3, r3
 8008aa0:	69ba      	ldr	r2, [r7, #24]
 8008aa2:	4013      	ands	r3, r2
 8008aa4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	68da      	ldr	r2, [r3, #12]
 8008aaa:	69fb      	ldr	r3, [r7, #28]
 8008aac:	005b      	lsls	r3, r3, #1
 8008aae:	fa02 f303 	lsl.w	r3, r2, r3
 8008ab2:	69ba      	ldr	r2, [r7, #24]
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	69ba      	ldr	r2, [r7, #24]
 8008abc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	69fb      	ldr	r3, [r7, #28]
 8008ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8008acc:	43db      	mvns	r3, r3
 8008ace:	69ba      	ldr	r2, [r7, #24]
 8008ad0:	4013      	ands	r3, r2
 8008ad2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	685b      	ldr	r3, [r3, #4]
 8008ad8:	091b      	lsrs	r3, r3, #4
 8008ada:	f003 0201 	and.w	r2, r3, #1
 8008ade:	69fb      	ldr	r3, [r7, #28]
 8008ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ae4:	69ba      	ldr	r2, [r7, #24]
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	69ba      	ldr	r2, [r7, #24]
 8008aee:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	68db      	ldr	r3, [r3, #12]
 8008af4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	005b      	lsls	r3, r3, #1
 8008afa:	2203      	movs	r2, #3
 8008afc:	fa02 f303 	lsl.w	r3, r2, r3
 8008b00:	43db      	mvns	r3, r3
 8008b02:	69ba      	ldr	r2, [r7, #24]
 8008b04:	4013      	ands	r3, r2
 8008b06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	689a      	ldr	r2, [r3, #8]
 8008b0c:	69fb      	ldr	r3, [r7, #28]
 8008b0e:	005b      	lsls	r3, r3, #1
 8008b10:	fa02 f303 	lsl.w	r3, r2, r3
 8008b14:	69ba      	ldr	r2, [r7, #24]
 8008b16:	4313      	orrs	r3, r2
 8008b18:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	69ba      	ldr	r2, [r7, #24]
 8008b1e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	685b      	ldr	r3, [r3, #4]
 8008b24:	2b02      	cmp	r3, #2
 8008b26:	d003      	beq.n	8008b30 <HAL_GPIO_Init+0xfc>
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	685b      	ldr	r3, [r3, #4]
 8008b2c:	2b12      	cmp	r3, #18
 8008b2e:	d123      	bne.n	8008b78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008b30:	69fb      	ldr	r3, [r7, #28]
 8008b32:	08da      	lsrs	r2, r3, #3
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	3208      	adds	r2, #8
 8008b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	f003 0307 	and.w	r3, r3, #7
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	220f      	movs	r2, #15
 8008b48:	fa02 f303 	lsl.w	r3, r2, r3
 8008b4c:	43db      	mvns	r3, r3
 8008b4e:	69ba      	ldr	r2, [r7, #24]
 8008b50:	4013      	ands	r3, r2
 8008b52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	691a      	ldr	r2, [r3, #16]
 8008b58:	69fb      	ldr	r3, [r7, #28]
 8008b5a:	f003 0307 	and.w	r3, r3, #7
 8008b5e:	009b      	lsls	r3, r3, #2
 8008b60:	fa02 f303 	lsl.w	r3, r2, r3
 8008b64:	69ba      	ldr	r2, [r7, #24]
 8008b66:	4313      	orrs	r3, r2
 8008b68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008b6a:	69fb      	ldr	r3, [r7, #28]
 8008b6c:	08da      	lsrs	r2, r3, #3
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	3208      	adds	r2, #8
 8008b72:	69b9      	ldr	r1, [r7, #24]
 8008b74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008b7e:	69fb      	ldr	r3, [r7, #28]
 8008b80:	005b      	lsls	r3, r3, #1
 8008b82:	2203      	movs	r2, #3
 8008b84:	fa02 f303 	lsl.w	r3, r2, r3
 8008b88:	43db      	mvns	r3, r3
 8008b8a:	69ba      	ldr	r2, [r7, #24]
 8008b8c:	4013      	ands	r3, r2
 8008b8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	f003 0203 	and.w	r2, r3, #3
 8008b98:	69fb      	ldr	r3, [r7, #28]
 8008b9a:	005b      	lsls	r3, r3, #1
 8008b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8008ba0:	69ba      	ldr	r2, [r7, #24]
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	69ba      	ldr	r2, [r7, #24]
 8008baa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	f000 80c0 	beq.w	8008d3a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008bba:	2300      	movs	r3, #0
 8008bbc:	60fb      	str	r3, [r7, #12]
 8008bbe:	4b65      	ldr	r3, [pc, #404]	; (8008d54 <HAL_GPIO_Init+0x320>)
 8008bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bc2:	4a64      	ldr	r2, [pc, #400]	; (8008d54 <HAL_GPIO_Init+0x320>)
 8008bc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008bc8:	6453      	str	r3, [r2, #68]	; 0x44
 8008bca:	4b62      	ldr	r3, [pc, #392]	; (8008d54 <HAL_GPIO_Init+0x320>)
 8008bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008bd2:	60fb      	str	r3, [r7, #12]
 8008bd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008bd6:	4a60      	ldr	r2, [pc, #384]	; (8008d58 <HAL_GPIO_Init+0x324>)
 8008bd8:	69fb      	ldr	r3, [r7, #28]
 8008bda:	089b      	lsrs	r3, r3, #2
 8008bdc:	3302      	adds	r3, #2
 8008bde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	f003 0303 	and.w	r3, r3, #3
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	220f      	movs	r2, #15
 8008bee:	fa02 f303 	lsl.w	r3, r2, r3
 8008bf2:	43db      	mvns	r3, r3
 8008bf4:	69ba      	ldr	r2, [r7, #24]
 8008bf6:	4013      	ands	r3, r2
 8008bf8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4a57      	ldr	r2, [pc, #348]	; (8008d5c <HAL_GPIO_Init+0x328>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d037      	beq.n	8008c72 <HAL_GPIO_Init+0x23e>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	4a56      	ldr	r2, [pc, #344]	; (8008d60 <HAL_GPIO_Init+0x32c>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d031      	beq.n	8008c6e <HAL_GPIO_Init+0x23a>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	4a55      	ldr	r2, [pc, #340]	; (8008d64 <HAL_GPIO_Init+0x330>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d02b      	beq.n	8008c6a <HAL_GPIO_Init+0x236>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	4a54      	ldr	r2, [pc, #336]	; (8008d68 <HAL_GPIO_Init+0x334>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d025      	beq.n	8008c66 <HAL_GPIO_Init+0x232>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	4a53      	ldr	r2, [pc, #332]	; (8008d6c <HAL_GPIO_Init+0x338>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d01f      	beq.n	8008c62 <HAL_GPIO_Init+0x22e>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	4a52      	ldr	r2, [pc, #328]	; (8008d70 <HAL_GPIO_Init+0x33c>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d019      	beq.n	8008c5e <HAL_GPIO_Init+0x22a>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	4a51      	ldr	r2, [pc, #324]	; (8008d74 <HAL_GPIO_Init+0x340>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d013      	beq.n	8008c5a <HAL_GPIO_Init+0x226>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	4a50      	ldr	r2, [pc, #320]	; (8008d78 <HAL_GPIO_Init+0x344>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d00d      	beq.n	8008c56 <HAL_GPIO_Init+0x222>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4a4f      	ldr	r2, [pc, #316]	; (8008d7c <HAL_GPIO_Init+0x348>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d007      	beq.n	8008c52 <HAL_GPIO_Init+0x21e>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4a4e      	ldr	r2, [pc, #312]	; (8008d80 <HAL_GPIO_Init+0x34c>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d101      	bne.n	8008c4e <HAL_GPIO_Init+0x21a>
 8008c4a:	2309      	movs	r3, #9
 8008c4c:	e012      	b.n	8008c74 <HAL_GPIO_Init+0x240>
 8008c4e:	230a      	movs	r3, #10
 8008c50:	e010      	b.n	8008c74 <HAL_GPIO_Init+0x240>
 8008c52:	2308      	movs	r3, #8
 8008c54:	e00e      	b.n	8008c74 <HAL_GPIO_Init+0x240>
 8008c56:	2307      	movs	r3, #7
 8008c58:	e00c      	b.n	8008c74 <HAL_GPIO_Init+0x240>
 8008c5a:	2306      	movs	r3, #6
 8008c5c:	e00a      	b.n	8008c74 <HAL_GPIO_Init+0x240>
 8008c5e:	2305      	movs	r3, #5
 8008c60:	e008      	b.n	8008c74 <HAL_GPIO_Init+0x240>
 8008c62:	2304      	movs	r3, #4
 8008c64:	e006      	b.n	8008c74 <HAL_GPIO_Init+0x240>
 8008c66:	2303      	movs	r3, #3
 8008c68:	e004      	b.n	8008c74 <HAL_GPIO_Init+0x240>
 8008c6a:	2302      	movs	r3, #2
 8008c6c:	e002      	b.n	8008c74 <HAL_GPIO_Init+0x240>
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e000      	b.n	8008c74 <HAL_GPIO_Init+0x240>
 8008c72:	2300      	movs	r3, #0
 8008c74:	69fa      	ldr	r2, [r7, #28]
 8008c76:	f002 0203 	and.w	r2, r2, #3
 8008c7a:	0092      	lsls	r2, r2, #2
 8008c7c:	4093      	lsls	r3, r2
 8008c7e:	69ba      	ldr	r2, [r7, #24]
 8008c80:	4313      	orrs	r3, r2
 8008c82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008c84:	4934      	ldr	r1, [pc, #208]	; (8008d58 <HAL_GPIO_Init+0x324>)
 8008c86:	69fb      	ldr	r3, [r7, #28]
 8008c88:	089b      	lsrs	r3, r3, #2
 8008c8a:	3302      	adds	r3, #2
 8008c8c:	69ba      	ldr	r2, [r7, #24]
 8008c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008c92:	4b3c      	ldr	r3, [pc, #240]	; (8008d84 <HAL_GPIO_Init+0x350>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	43db      	mvns	r3, r3
 8008c9c:	69ba      	ldr	r2, [r7, #24]
 8008c9e:	4013      	ands	r3, r2
 8008ca0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	685b      	ldr	r3, [r3, #4]
 8008ca6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d003      	beq.n	8008cb6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008cae:	69ba      	ldr	r2, [r7, #24]
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008cb6:	4a33      	ldr	r2, [pc, #204]	; (8008d84 <HAL_GPIO_Init+0x350>)
 8008cb8:	69bb      	ldr	r3, [r7, #24]
 8008cba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008cbc:	4b31      	ldr	r3, [pc, #196]	; (8008d84 <HAL_GPIO_Init+0x350>)
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	43db      	mvns	r3, r3
 8008cc6:	69ba      	ldr	r2, [r7, #24]
 8008cc8:	4013      	ands	r3, r2
 8008cca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d003      	beq.n	8008ce0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008cd8:	69ba      	ldr	r2, [r7, #24]
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008ce0:	4a28      	ldr	r2, [pc, #160]	; (8008d84 <HAL_GPIO_Init+0x350>)
 8008ce2:	69bb      	ldr	r3, [r7, #24]
 8008ce4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008ce6:	4b27      	ldr	r3, [pc, #156]	; (8008d84 <HAL_GPIO_Init+0x350>)
 8008ce8:	689b      	ldr	r3, [r3, #8]
 8008cea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	43db      	mvns	r3, r3
 8008cf0:	69ba      	ldr	r2, [r7, #24]
 8008cf2:	4013      	ands	r3, r2
 8008cf4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d003      	beq.n	8008d0a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008d02:	69ba      	ldr	r2, [r7, #24]
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	4313      	orrs	r3, r2
 8008d08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008d0a:	4a1e      	ldr	r2, [pc, #120]	; (8008d84 <HAL_GPIO_Init+0x350>)
 8008d0c:	69bb      	ldr	r3, [r7, #24]
 8008d0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008d10:	4b1c      	ldr	r3, [pc, #112]	; (8008d84 <HAL_GPIO_Init+0x350>)
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	43db      	mvns	r3, r3
 8008d1a:	69ba      	ldr	r2, [r7, #24]
 8008d1c:	4013      	ands	r3, r2
 8008d1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d003      	beq.n	8008d34 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008d2c:	69ba      	ldr	r2, [r7, #24]
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	4313      	orrs	r3, r2
 8008d32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008d34:	4a13      	ldr	r2, [pc, #76]	; (8008d84 <HAL_GPIO_Init+0x350>)
 8008d36:	69bb      	ldr	r3, [r7, #24]
 8008d38:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008d3a:	69fb      	ldr	r3, [r7, #28]
 8008d3c:	3301      	adds	r3, #1
 8008d3e:	61fb      	str	r3, [r7, #28]
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	2b0f      	cmp	r3, #15
 8008d44:	f67f ae84 	bls.w	8008a50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008d48:	bf00      	nop
 8008d4a:	3724      	adds	r7, #36	; 0x24
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d52:	4770      	bx	lr
 8008d54:	40023800 	.word	0x40023800
 8008d58:	40013800 	.word	0x40013800
 8008d5c:	40020000 	.word	0x40020000
 8008d60:	40020400 	.word	0x40020400
 8008d64:	40020800 	.word	0x40020800
 8008d68:	40020c00 	.word	0x40020c00
 8008d6c:	40021000 	.word	0x40021000
 8008d70:	40021400 	.word	0x40021400
 8008d74:	40021800 	.word	0x40021800
 8008d78:	40021c00 	.word	0x40021c00
 8008d7c:	40022000 	.word	0x40022000
 8008d80:	40022400 	.word	0x40022400
 8008d84:	40013c00 	.word	0x40013c00

08008d88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b085      	sub	sp, #20
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
 8008d90:	460b      	mov	r3, r1
 8008d92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	691a      	ldr	r2, [r3, #16]
 8008d98:	887b      	ldrh	r3, [r7, #2]
 8008d9a:	4013      	ands	r3, r2
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d002      	beq.n	8008da6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008da0:	2301      	movs	r3, #1
 8008da2:	73fb      	strb	r3, [r7, #15]
 8008da4:	e001      	b.n	8008daa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008da6:	2300      	movs	r3, #0
 8008da8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	3714      	adds	r7, #20
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr

08008db8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008db8:	b480      	push	{r7}
 8008dba:	b083      	sub	sp, #12
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
 8008dc0:	460b      	mov	r3, r1
 8008dc2:	807b      	strh	r3, [r7, #2]
 8008dc4:	4613      	mov	r3, r2
 8008dc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008dc8:	787b      	ldrb	r3, [r7, #1]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d003      	beq.n	8008dd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008dce:	887a      	ldrh	r2, [r7, #2]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008dd4:	e003      	b.n	8008dde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008dd6:	887b      	ldrh	r3, [r7, #2]
 8008dd8:	041a      	lsls	r2, r3, #16
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	619a      	str	r2, [r3, #24]
}
 8008dde:	bf00      	nop
 8008de0:	370c      	adds	r7, #12
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr
	...

08008dec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b084      	sub	sp, #16
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d101      	bne.n	8008dfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	e11f      	b.n	800903e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e04:	b2db      	uxtb	r3, r3
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d106      	bne.n	8008e18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f7fc fdb8 	bl	8005988 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2224      	movs	r2, #36	; 0x24
 8008e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	681a      	ldr	r2, [r3, #0]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f022 0201 	bic.w	r2, r2, #1
 8008e2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	681a      	ldr	r2, [r3, #0]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008e3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008e4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008e50:	f001 f96e 	bl	800a130 <HAL_RCC_GetPCLK1Freq>
 8008e54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	4a7b      	ldr	r2, [pc, #492]	; (8009048 <HAL_I2C_Init+0x25c>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d807      	bhi.n	8008e70 <HAL_I2C_Init+0x84>
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	4a7a      	ldr	r2, [pc, #488]	; (800904c <HAL_I2C_Init+0x260>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	bf94      	ite	ls
 8008e68:	2301      	movls	r3, #1
 8008e6a:	2300      	movhi	r3, #0
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	e006      	b.n	8008e7e <HAL_I2C_Init+0x92>
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	4a77      	ldr	r2, [pc, #476]	; (8009050 <HAL_I2C_Init+0x264>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	bf94      	ite	ls
 8008e78:	2301      	movls	r3, #1
 8008e7a:	2300      	movhi	r3, #0
 8008e7c:	b2db      	uxtb	r3, r3
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d001      	beq.n	8008e86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008e82:	2301      	movs	r3, #1
 8008e84:	e0db      	b.n	800903e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	4a72      	ldr	r2, [pc, #456]	; (8009054 <HAL_I2C_Init+0x268>)
 8008e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8008e8e:	0c9b      	lsrs	r3, r3, #18
 8008e90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	68ba      	ldr	r2, [r7, #8]
 8008ea2:	430a      	orrs	r2, r1
 8008ea4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	6a1b      	ldr	r3, [r3, #32]
 8008eac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	4a64      	ldr	r2, [pc, #400]	; (8009048 <HAL_I2C_Init+0x25c>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d802      	bhi.n	8008ec0 <HAL_I2C_Init+0xd4>
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	3301      	adds	r3, #1
 8008ebe:	e009      	b.n	8008ed4 <HAL_I2C_Init+0xe8>
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008ec6:	fb02 f303 	mul.w	r3, r2, r3
 8008eca:	4a63      	ldr	r2, [pc, #396]	; (8009058 <HAL_I2C_Init+0x26c>)
 8008ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8008ed0:	099b      	lsrs	r3, r3, #6
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	687a      	ldr	r2, [r7, #4]
 8008ed6:	6812      	ldr	r2, [r2, #0]
 8008ed8:	430b      	orrs	r3, r1
 8008eda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	69db      	ldr	r3, [r3, #28]
 8008ee2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008ee6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	685b      	ldr	r3, [r3, #4]
 8008eee:	4956      	ldr	r1, [pc, #344]	; (8009048 <HAL_I2C_Init+0x25c>)
 8008ef0:	428b      	cmp	r3, r1
 8008ef2:	d80d      	bhi.n	8008f10 <HAL_I2C_Init+0x124>
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	1e59      	subs	r1, r3, #1
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	005b      	lsls	r3, r3, #1
 8008efe:	fbb1 f3f3 	udiv	r3, r1, r3
 8008f02:	3301      	adds	r3, #1
 8008f04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f08:	2b04      	cmp	r3, #4
 8008f0a:	bf38      	it	cc
 8008f0c:	2304      	movcc	r3, #4
 8008f0e:	e04f      	b.n	8008fb0 <HAL_I2C_Init+0x1c4>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d111      	bne.n	8008f3c <HAL_I2C_Init+0x150>
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	1e58      	subs	r0, r3, #1
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6859      	ldr	r1, [r3, #4]
 8008f20:	460b      	mov	r3, r1
 8008f22:	005b      	lsls	r3, r3, #1
 8008f24:	440b      	add	r3, r1
 8008f26:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	bf0c      	ite	eq
 8008f34:	2301      	moveq	r3, #1
 8008f36:	2300      	movne	r3, #0
 8008f38:	b2db      	uxtb	r3, r3
 8008f3a:	e012      	b.n	8008f62 <HAL_I2C_Init+0x176>
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	1e58      	subs	r0, r3, #1
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6859      	ldr	r1, [r3, #4]
 8008f44:	460b      	mov	r3, r1
 8008f46:	009b      	lsls	r3, r3, #2
 8008f48:	440b      	add	r3, r1
 8008f4a:	0099      	lsls	r1, r3, #2
 8008f4c:	440b      	add	r3, r1
 8008f4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f52:	3301      	adds	r3, #1
 8008f54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	bf0c      	ite	eq
 8008f5c:	2301      	moveq	r3, #1
 8008f5e:	2300      	movne	r3, #0
 8008f60:	b2db      	uxtb	r3, r3
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d001      	beq.n	8008f6a <HAL_I2C_Init+0x17e>
 8008f66:	2301      	movs	r3, #1
 8008f68:	e022      	b.n	8008fb0 <HAL_I2C_Init+0x1c4>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	689b      	ldr	r3, [r3, #8]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d10e      	bne.n	8008f90 <HAL_I2C_Init+0x1a4>
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	1e58      	subs	r0, r3, #1
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6859      	ldr	r1, [r3, #4]
 8008f7a:	460b      	mov	r3, r1
 8008f7c:	005b      	lsls	r3, r3, #1
 8008f7e:	440b      	add	r3, r1
 8008f80:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f84:	3301      	adds	r3, #1
 8008f86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f8e:	e00f      	b.n	8008fb0 <HAL_I2C_Init+0x1c4>
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	1e58      	subs	r0, r3, #1
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6859      	ldr	r1, [r3, #4]
 8008f98:	460b      	mov	r3, r1
 8008f9a:	009b      	lsls	r3, r3, #2
 8008f9c:	440b      	add	r3, r1
 8008f9e:	0099      	lsls	r1, r3, #2
 8008fa0:	440b      	add	r3, r1
 8008fa2:	fbb0 f3f3 	udiv	r3, r0, r3
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008fac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008fb0:	6879      	ldr	r1, [r7, #4]
 8008fb2:	6809      	ldr	r1, [r1, #0]
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	69da      	ldr	r2, [r3, #28]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6a1b      	ldr	r3, [r3, #32]
 8008fca:	431a      	orrs	r2, r3
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	430a      	orrs	r2, r1
 8008fd2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008fde:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	6911      	ldr	r1, [r2, #16]
 8008fe6:	687a      	ldr	r2, [r7, #4]
 8008fe8:	68d2      	ldr	r2, [r2, #12]
 8008fea:	4311      	orrs	r1, r2
 8008fec:	687a      	ldr	r2, [r7, #4]
 8008fee:	6812      	ldr	r2, [r2, #0]
 8008ff0:	430b      	orrs	r3, r1
 8008ff2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	68db      	ldr	r3, [r3, #12]
 8008ffa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	695a      	ldr	r2, [r3, #20]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	699b      	ldr	r3, [r3, #24]
 8009006:	431a      	orrs	r2, r3
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	430a      	orrs	r2, r1
 800900e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	681a      	ldr	r2, [r3, #0]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f042 0201 	orr.w	r2, r2, #1
 800901e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2200      	movs	r2, #0
 8009024:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2220      	movs	r2, #32
 800902a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2200      	movs	r2, #0
 8009032:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2200      	movs	r2, #0
 8009038:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800903c:	2300      	movs	r3, #0
}
 800903e:	4618      	mov	r0, r3
 8009040:	3710      	adds	r7, #16
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
 8009046:	bf00      	nop
 8009048:	000186a0 	.word	0x000186a0
 800904c:	001e847f 	.word	0x001e847f
 8009050:	003d08ff 	.word	0x003d08ff
 8009054:	431bde83 	.word	0x431bde83
 8009058:	10624dd3 	.word	0x10624dd3

0800905c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b088      	sub	sp, #32
 8009060:	af02      	add	r7, sp, #8
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	607a      	str	r2, [r7, #4]
 8009066:	461a      	mov	r2, r3
 8009068:	460b      	mov	r3, r1
 800906a:	817b      	strh	r3, [r7, #10]
 800906c:	4613      	mov	r3, r2
 800906e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009070:	f7fe fc00 	bl	8007874 <HAL_GetTick>
 8009074:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800907c:	b2db      	uxtb	r3, r3
 800907e:	2b20      	cmp	r3, #32
 8009080:	f040 80e0 	bne.w	8009244 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	9300      	str	r3, [sp, #0]
 8009088:	2319      	movs	r3, #25
 800908a:	2201      	movs	r2, #1
 800908c:	4970      	ldr	r1, [pc, #448]	; (8009250 <HAL_I2C_Master_Transmit+0x1f4>)
 800908e:	68f8      	ldr	r0, [r7, #12]
 8009090:	f000 fc58 	bl	8009944 <I2C_WaitOnFlagUntilTimeout>
 8009094:	4603      	mov	r3, r0
 8009096:	2b00      	cmp	r3, #0
 8009098:	d001      	beq.n	800909e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800909a:	2302      	movs	r3, #2
 800909c:	e0d3      	b.n	8009246 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090a4:	2b01      	cmp	r3, #1
 80090a6:	d101      	bne.n	80090ac <HAL_I2C_Master_Transmit+0x50>
 80090a8:	2302      	movs	r3, #2
 80090aa:	e0cc      	b.n	8009246 <HAL_I2C_Master_Transmit+0x1ea>
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2201      	movs	r2, #1
 80090b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f003 0301 	and.w	r3, r3, #1
 80090be:	2b01      	cmp	r3, #1
 80090c0:	d007      	beq.n	80090d2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	681a      	ldr	r2, [r3, #0]
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f042 0201 	orr.w	r2, r2, #1
 80090d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	681a      	ldr	r2, [r3, #0]
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80090e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2221      	movs	r2, #33	; 0x21
 80090e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2210      	movs	r2, #16
 80090ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2200      	movs	r2, #0
 80090f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	687a      	ldr	r2, [r7, #4]
 80090fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	893a      	ldrh	r2, [r7, #8]
 8009102:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009108:	b29a      	uxth	r2, r3
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	4a50      	ldr	r2, [pc, #320]	; (8009254 <HAL_I2C_Master_Transmit+0x1f8>)
 8009112:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009114:	8979      	ldrh	r1, [r7, #10]
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	6a3a      	ldr	r2, [r7, #32]
 800911a:	68f8      	ldr	r0, [r7, #12]
 800911c:	f000 fac2 	bl	80096a4 <I2C_MasterRequestWrite>
 8009120:	4603      	mov	r3, r0
 8009122:	2b00      	cmp	r3, #0
 8009124:	d001      	beq.n	800912a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8009126:	2301      	movs	r3, #1
 8009128:	e08d      	b.n	8009246 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800912a:	2300      	movs	r3, #0
 800912c:	613b      	str	r3, [r7, #16]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	695b      	ldr	r3, [r3, #20]
 8009134:	613b      	str	r3, [r7, #16]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	699b      	ldr	r3, [r3, #24]
 800913c:	613b      	str	r3, [r7, #16]
 800913e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8009140:	e066      	b.n	8009210 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009142:	697a      	ldr	r2, [r7, #20]
 8009144:	6a39      	ldr	r1, [r7, #32]
 8009146:	68f8      	ldr	r0, [r7, #12]
 8009148:	f000 fcd2 	bl	8009af0 <I2C_WaitOnTXEFlagUntilTimeout>
 800914c:	4603      	mov	r3, r0
 800914e:	2b00      	cmp	r3, #0
 8009150:	d00d      	beq.n	800916e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009156:	2b04      	cmp	r3, #4
 8009158:	d107      	bne.n	800916a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	681a      	ldr	r2, [r3, #0]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009168:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800916a:	2301      	movs	r3, #1
 800916c:	e06b      	b.n	8009246 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009172:	781a      	ldrb	r2, [r3, #0]
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800917e:	1c5a      	adds	r2, r3, #1
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009188:	b29b      	uxth	r3, r3
 800918a:	3b01      	subs	r3, #1
 800918c:	b29a      	uxth	r2, r3
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009196:	3b01      	subs	r3, #1
 8009198:	b29a      	uxth	r2, r3
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	695b      	ldr	r3, [r3, #20]
 80091a4:	f003 0304 	and.w	r3, r3, #4
 80091a8:	2b04      	cmp	r3, #4
 80091aa:	d11b      	bne.n	80091e4 <HAL_I2C_Master_Transmit+0x188>
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d017      	beq.n	80091e4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091b8:	781a      	ldrb	r2, [r3, #0]
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c4:	1c5a      	adds	r2, r3, #1
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091ce:	b29b      	uxth	r3, r3
 80091d0:	3b01      	subs	r3, #1
 80091d2:	b29a      	uxth	r2, r3
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091dc:	3b01      	subs	r3, #1
 80091de:	b29a      	uxth	r2, r3
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091e4:	697a      	ldr	r2, [r7, #20]
 80091e6:	6a39      	ldr	r1, [r7, #32]
 80091e8:	68f8      	ldr	r0, [r7, #12]
 80091ea:	f000 fcc2 	bl	8009b72 <I2C_WaitOnBTFFlagUntilTimeout>
 80091ee:	4603      	mov	r3, r0
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d00d      	beq.n	8009210 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091f8:	2b04      	cmp	r3, #4
 80091fa:	d107      	bne.n	800920c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	681a      	ldr	r2, [r3, #0]
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800920a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800920c:	2301      	movs	r3, #1
 800920e:	e01a      	b.n	8009246 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009214:	2b00      	cmp	r3, #0
 8009216:	d194      	bne.n	8009142 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	681a      	ldr	r2, [r3, #0]
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009226:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	2220      	movs	r2, #32
 800922c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	2200      	movs	r2, #0
 8009234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	2200      	movs	r2, #0
 800923c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009240:	2300      	movs	r3, #0
 8009242:	e000      	b.n	8009246 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009244:	2302      	movs	r3, #2
  }
}
 8009246:	4618      	mov	r0, r3
 8009248:	3718      	adds	r7, #24
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}
 800924e:	bf00      	nop
 8009250:	00100002 	.word	0x00100002
 8009254:	ffff0000 	.word	0xffff0000

08009258 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b08c      	sub	sp, #48	; 0x30
 800925c:	af02      	add	r7, sp, #8
 800925e:	60f8      	str	r0, [r7, #12]
 8009260:	607a      	str	r2, [r7, #4]
 8009262:	461a      	mov	r2, r3
 8009264:	460b      	mov	r3, r1
 8009266:	817b      	strh	r3, [r7, #10]
 8009268:	4613      	mov	r3, r2
 800926a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800926c:	f7fe fb02 	bl	8007874 <HAL_GetTick>
 8009270:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009278:	b2db      	uxtb	r3, r3
 800927a:	2b20      	cmp	r3, #32
 800927c:	f040 820b 	bne.w	8009696 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009282:	9300      	str	r3, [sp, #0]
 8009284:	2319      	movs	r3, #25
 8009286:	2201      	movs	r2, #1
 8009288:	497c      	ldr	r1, [pc, #496]	; (800947c <HAL_I2C_Master_Receive+0x224>)
 800928a:	68f8      	ldr	r0, [r7, #12]
 800928c:	f000 fb5a 	bl	8009944 <I2C_WaitOnFlagUntilTimeout>
 8009290:	4603      	mov	r3, r0
 8009292:	2b00      	cmp	r3, #0
 8009294:	d001      	beq.n	800929a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8009296:	2302      	movs	r3, #2
 8009298:	e1fe      	b.n	8009698 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092a0:	2b01      	cmp	r3, #1
 80092a2:	d101      	bne.n	80092a8 <HAL_I2C_Master_Receive+0x50>
 80092a4:	2302      	movs	r3, #2
 80092a6:	e1f7      	b.n	8009698 <HAL_I2C_Master_Receive+0x440>
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2201      	movs	r2, #1
 80092ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f003 0301 	and.w	r3, r3, #1
 80092ba:	2b01      	cmp	r3, #1
 80092bc:	d007      	beq.n	80092ce <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f042 0201 	orr.w	r2, r2, #1
 80092cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	681a      	ldr	r2, [r3, #0]
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80092dc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	2222      	movs	r2, #34	; 0x22
 80092e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2210      	movs	r2, #16
 80092ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	2200      	movs	r2, #0
 80092f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	687a      	ldr	r2, [r7, #4]
 80092f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	893a      	ldrh	r2, [r7, #8]
 80092fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009304:	b29a      	uxth	r2, r3
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	4a5c      	ldr	r2, [pc, #368]	; (8009480 <HAL_I2C_Master_Receive+0x228>)
 800930e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009310:	8979      	ldrh	r1, [r7, #10]
 8009312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009314:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009316:	68f8      	ldr	r0, [r7, #12]
 8009318:	f000 fa46 	bl	80097a8 <I2C_MasterRequestRead>
 800931c:	4603      	mov	r3, r0
 800931e:	2b00      	cmp	r3, #0
 8009320:	d001      	beq.n	8009326 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8009322:	2301      	movs	r3, #1
 8009324:	e1b8      	b.n	8009698 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800932a:	2b00      	cmp	r3, #0
 800932c:	d113      	bne.n	8009356 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800932e:	2300      	movs	r3, #0
 8009330:	623b      	str	r3, [r7, #32]
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	695b      	ldr	r3, [r3, #20]
 8009338:	623b      	str	r3, [r7, #32]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	699b      	ldr	r3, [r3, #24]
 8009340:	623b      	str	r3, [r7, #32]
 8009342:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	681a      	ldr	r2, [r3, #0]
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009352:	601a      	str	r2, [r3, #0]
 8009354:	e18c      	b.n	8009670 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800935a:	2b01      	cmp	r3, #1
 800935c:	d11b      	bne.n	8009396 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800936c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800936e:	2300      	movs	r3, #0
 8009370:	61fb      	str	r3, [r7, #28]
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	695b      	ldr	r3, [r3, #20]
 8009378:	61fb      	str	r3, [r7, #28]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	699b      	ldr	r3, [r3, #24]
 8009380:	61fb      	str	r3, [r7, #28]
 8009382:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009392:	601a      	str	r2, [r3, #0]
 8009394:	e16c      	b.n	8009670 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800939a:	2b02      	cmp	r3, #2
 800939c:	d11b      	bne.n	80093d6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	681a      	ldr	r2, [r3, #0]
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80093ac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	681a      	ldr	r2, [r3, #0]
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80093bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80093be:	2300      	movs	r3, #0
 80093c0:	61bb      	str	r3, [r7, #24]
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	695b      	ldr	r3, [r3, #20]
 80093c8:	61bb      	str	r3, [r7, #24]
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	699b      	ldr	r3, [r3, #24]
 80093d0:	61bb      	str	r3, [r7, #24]
 80093d2:	69bb      	ldr	r3, [r7, #24]
 80093d4:	e14c      	b.n	8009670 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	681a      	ldr	r2, [r3, #0]
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80093e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80093e6:	2300      	movs	r3, #0
 80093e8:	617b      	str	r3, [r7, #20]
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	695b      	ldr	r3, [r3, #20]
 80093f0:	617b      	str	r3, [r7, #20]
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	699b      	ldr	r3, [r3, #24]
 80093f8:	617b      	str	r3, [r7, #20]
 80093fa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80093fc:	e138      	b.n	8009670 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009402:	2b03      	cmp	r3, #3
 8009404:	f200 80f1 	bhi.w	80095ea <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800940c:	2b01      	cmp	r3, #1
 800940e:	d123      	bne.n	8009458 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009410:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009412:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009414:	68f8      	ldr	r0, [r7, #12]
 8009416:	f000 fbed 	bl	8009bf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800941a:	4603      	mov	r3, r0
 800941c:	2b00      	cmp	r3, #0
 800941e:	d001      	beq.n	8009424 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8009420:	2301      	movs	r3, #1
 8009422:	e139      	b.n	8009698 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	691a      	ldr	r2, [r3, #16]
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800942e:	b2d2      	uxtb	r2, r2
 8009430:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009436:	1c5a      	adds	r2, r3, #1
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009440:	3b01      	subs	r3, #1
 8009442:	b29a      	uxth	r2, r3
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800944c:	b29b      	uxth	r3, r3
 800944e:	3b01      	subs	r3, #1
 8009450:	b29a      	uxth	r2, r3
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009456:	e10b      	b.n	8009670 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800945c:	2b02      	cmp	r3, #2
 800945e:	d14e      	bne.n	80094fe <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009462:	9300      	str	r3, [sp, #0]
 8009464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009466:	2200      	movs	r2, #0
 8009468:	4906      	ldr	r1, [pc, #24]	; (8009484 <HAL_I2C_Master_Receive+0x22c>)
 800946a:	68f8      	ldr	r0, [r7, #12]
 800946c:	f000 fa6a 	bl	8009944 <I2C_WaitOnFlagUntilTimeout>
 8009470:	4603      	mov	r3, r0
 8009472:	2b00      	cmp	r3, #0
 8009474:	d008      	beq.n	8009488 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8009476:	2301      	movs	r3, #1
 8009478:	e10e      	b.n	8009698 <HAL_I2C_Master_Receive+0x440>
 800947a:	bf00      	nop
 800947c:	00100002 	.word	0x00100002
 8009480:	ffff0000 	.word	0xffff0000
 8009484:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	681a      	ldr	r2, [r3, #0]
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009496:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	691a      	ldr	r2, [r3, #16]
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094a2:	b2d2      	uxtb	r2, r2
 80094a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094aa:	1c5a      	adds	r2, r3, #1
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094b4:	3b01      	subs	r3, #1
 80094b6:	b29a      	uxth	r2, r3
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094c0:	b29b      	uxth	r3, r3
 80094c2:	3b01      	subs	r3, #1
 80094c4:	b29a      	uxth	r2, r3
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	691a      	ldr	r2, [r3, #16]
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094d4:	b2d2      	uxtb	r2, r2
 80094d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094dc:	1c5a      	adds	r2, r3, #1
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094e6:	3b01      	subs	r3, #1
 80094e8:	b29a      	uxth	r2, r3
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094f2:	b29b      	uxth	r3, r3
 80094f4:	3b01      	subs	r3, #1
 80094f6:	b29a      	uxth	r2, r3
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80094fc:	e0b8      	b.n	8009670 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80094fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009500:	9300      	str	r3, [sp, #0]
 8009502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009504:	2200      	movs	r2, #0
 8009506:	4966      	ldr	r1, [pc, #408]	; (80096a0 <HAL_I2C_Master_Receive+0x448>)
 8009508:	68f8      	ldr	r0, [r7, #12]
 800950a:	f000 fa1b 	bl	8009944 <I2C_WaitOnFlagUntilTimeout>
 800950e:	4603      	mov	r3, r0
 8009510:	2b00      	cmp	r3, #0
 8009512:	d001      	beq.n	8009518 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8009514:	2301      	movs	r3, #1
 8009516:	e0bf      	b.n	8009698 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	681a      	ldr	r2, [r3, #0]
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009526:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	691a      	ldr	r2, [r3, #16]
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009532:	b2d2      	uxtb	r2, r2
 8009534:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800953a:	1c5a      	adds	r2, r3, #1
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009544:	3b01      	subs	r3, #1
 8009546:	b29a      	uxth	r2, r3
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009550:	b29b      	uxth	r3, r3
 8009552:	3b01      	subs	r3, #1
 8009554:	b29a      	uxth	r2, r3
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800955a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800955c:	9300      	str	r3, [sp, #0]
 800955e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009560:	2200      	movs	r2, #0
 8009562:	494f      	ldr	r1, [pc, #316]	; (80096a0 <HAL_I2C_Master_Receive+0x448>)
 8009564:	68f8      	ldr	r0, [r7, #12]
 8009566:	f000 f9ed 	bl	8009944 <I2C_WaitOnFlagUntilTimeout>
 800956a:	4603      	mov	r3, r0
 800956c:	2b00      	cmp	r3, #0
 800956e:	d001      	beq.n	8009574 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8009570:	2301      	movs	r3, #1
 8009572:	e091      	b.n	8009698 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	681a      	ldr	r2, [r3, #0]
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009582:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	691a      	ldr	r2, [r3, #16]
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800958e:	b2d2      	uxtb	r2, r2
 8009590:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009596:	1c5a      	adds	r2, r3, #1
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095a0:	3b01      	subs	r3, #1
 80095a2:	b29a      	uxth	r2, r3
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095ac:	b29b      	uxth	r3, r3
 80095ae:	3b01      	subs	r3, #1
 80095b0:	b29a      	uxth	r2, r3
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	691a      	ldr	r2, [r3, #16]
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095c0:	b2d2      	uxtb	r2, r2
 80095c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095c8:	1c5a      	adds	r2, r3, #1
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095d2:	3b01      	subs	r3, #1
 80095d4:	b29a      	uxth	r2, r3
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095de:	b29b      	uxth	r3, r3
 80095e0:	3b01      	subs	r3, #1
 80095e2:	b29a      	uxth	r2, r3
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80095e8:	e042      	b.n	8009670 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80095ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80095ee:	68f8      	ldr	r0, [r7, #12]
 80095f0:	f000 fb00 	bl	8009bf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80095f4:	4603      	mov	r3, r0
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d001      	beq.n	80095fe <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80095fa:	2301      	movs	r3, #1
 80095fc:	e04c      	b.n	8009698 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	691a      	ldr	r2, [r3, #16]
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009608:	b2d2      	uxtb	r2, r2
 800960a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009610:	1c5a      	adds	r2, r3, #1
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800961a:	3b01      	subs	r3, #1
 800961c:	b29a      	uxth	r2, r3
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009626:	b29b      	uxth	r3, r3
 8009628:	3b01      	subs	r3, #1
 800962a:	b29a      	uxth	r2, r3
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	695b      	ldr	r3, [r3, #20]
 8009636:	f003 0304 	and.w	r3, r3, #4
 800963a:	2b04      	cmp	r3, #4
 800963c:	d118      	bne.n	8009670 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	691a      	ldr	r2, [r3, #16]
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009648:	b2d2      	uxtb	r2, r2
 800964a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009650:	1c5a      	adds	r2, r3, #1
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800965a:	3b01      	subs	r3, #1
 800965c:	b29a      	uxth	r2, r3
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009666:	b29b      	uxth	r3, r3
 8009668:	3b01      	subs	r3, #1
 800966a:	b29a      	uxth	r2, r3
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009674:	2b00      	cmp	r3, #0
 8009676:	f47f aec2 	bne.w	80093fe <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	2220      	movs	r2, #32
 800967e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	2200      	movs	r2, #0
 8009686:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	2200      	movs	r2, #0
 800968e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009692:	2300      	movs	r3, #0
 8009694:	e000      	b.n	8009698 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009696:	2302      	movs	r3, #2
  }
}
 8009698:	4618      	mov	r0, r3
 800969a:	3728      	adds	r7, #40	; 0x28
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}
 80096a0:	00010004 	.word	0x00010004

080096a4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b088      	sub	sp, #32
 80096a8:	af02      	add	r7, sp, #8
 80096aa:	60f8      	str	r0, [r7, #12]
 80096ac:	607a      	str	r2, [r7, #4]
 80096ae:	603b      	str	r3, [r7, #0]
 80096b0:	460b      	mov	r3, r1
 80096b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096b8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	2b08      	cmp	r3, #8
 80096be:	d006      	beq.n	80096ce <I2C_MasterRequestWrite+0x2a>
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	2b01      	cmp	r3, #1
 80096c4:	d003      	beq.n	80096ce <I2C_MasterRequestWrite+0x2a>
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80096cc:	d108      	bne.n	80096e0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	681a      	ldr	r2, [r3, #0]
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80096dc:	601a      	str	r2, [r3, #0]
 80096de:	e00b      	b.n	80096f8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096e4:	2b12      	cmp	r3, #18
 80096e6:	d107      	bne.n	80096f8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	681a      	ldr	r2, [r3, #0]
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80096f6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	9300      	str	r3, [sp, #0]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2200      	movs	r2, #0
 8009700:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009704:	68f8      	ldr	r0, [r7, #12]
 8009706:	f000 f91d 	bl	8009944 <I2C_WaitOnFlagUntilTimeout>
 800970a:	4603      	mov	r3, r0
 800970c:	2b00      	cmp	r3, #0
 800970e:	d00d      	beq.n	800972c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800971a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800971e:	d103      	bne.n	8009728 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009726:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009728:	2303      	movs	r3, #3
 800972a:	e035      	b.n	8009798 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	691b      	ldr	r3, [r3, #16]
 8009730:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009734:	d108      	bne.n	8009748 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009736:	897b      	ldrh	r3, [r7, #10]
 8009738:	b2db      	uxtb	r3, r3
 800973a:	461a      	mov	r2, r3
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009744:	611a      	str	r2, [r3, #16]
 8009746:	e01b      	b.n	8009780 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009748:	897b      	ldrh	r3, [r7, #10]
 800974a:	11db      	asrs	r3, r3, #7
 800974c:	b2db      	uxtb	r3, r3
 800974e:	f003 0306 	and.w	r3, r3, #6
 8009752:	b2db      	uxtb	r3, r3
 8009754:	f063 030f 	orn	r3, r3, #15
 8009758:	b2da      	uxtb	r2, r3
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	687a      	ldr	r2, [r7, #4]
 8009764:	490e      	ldr	r1, [pc, #56]	; (80097a0 <I2C_MasterRequestWrite+0xfc>)
 8009766:	68f8      	ldr	r0, [r7, #12]
 8009768:	f000 f943 	bl	80099f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800976c:	4603      	mov	r3, r0
 800976e:	2b00      	cmp	r3, #0
 8009770:	d001      	beq.n	8009776 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8009772:	2301      	movs	r3, #1
 8009774:	e010      	b.n	8009798 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009776:	897b      	ldrh	r3, [r7, #10]
 8009778:	b2da      	uxtb	r2, r3
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	687a      	ldr	r2, [r7, #4]
 8009784:	4907      	ldr	r1, [pc, #28]	; (80097a4 <I2C_MasterRequestWrite+0x100>)
 8009786:	68f8      	ldr	r0, [r7, #12]
 8009788:	f000 f933 	bl	80099f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800978c:	4603      	mov	r3, r0
 800978e:	2b00      	cmp	r3, #0
 8009790:	d001      	beq.n	8009796 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8009792:	2301      	movs	r3, #1
 8009794:	e000      	b.n	8009798 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009796:	2300      	movs	r3, #0
}
 8009798:	4618      	mov	r0, r3
 800979a:	3718      	adds	r7, #24
 800979c:	46bd      	mov	sp, r7
 800979e:	bd80      	pop	{r7, pc}
 80097a0:	00010008 	.word	0x00010008
 80097a4:	00010002 	.word	0x00010002

080097a8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b088      	sub	sp, #32
 80097ac:	af02      	add	r7, sp, #8
 80097ae:	60f8      	str	r0, [r7, #12]
 80097b0:	607a      	str	r2, [r7, #4]
 80097b2:	603b      	str	r3, [r7, #0]
 80097b4:	460b      	mov	r3, r1
 80097b6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097bc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80097cc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80097ce:	697b      	ldr	r3, [r7, #20]
 80097d0:	2b08      	cmp	r3, #8
 80097d2:	d006      	beq.n	80097e2 <I2C_MasterRequestRead+0x3a>
 80097d4:	697b      	ldr	r3, [r7, #20]
 80097d6:	2b01      	cmp	r3, #1
 80097d8:	d003      	beq.n	80097e2 <I2C_MasterRequestRead+0x3a>
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80097e0:	d108      	bne.n	80097f4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	681a      	ldr	r2, [r3, #0]
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80097f0:	601a      	str	r2, [r3, #0]
 80097f2:	e00b      	b.n	800980c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097f8:	2b11      	cmp	r3, #17
 80097fa:	d107      	bne.n	800980c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	681a      	ldr	r2, [r3, #0]
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800980a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	9300      	str	r3, [sp, #0]
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2200      	movs	r2, #0
 8009814:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009818:	68f8      	ldr	r0, [r7, #12]
 800981a:	f000 f893 	bl	8009944 <I2C_WaitOnFlagUntilTimeout>
 800981e:	4603      	mov	r3, r0
 8009820:	2b00      	cmp	r3, #0
 8009822:	d00d      	beq.n	8009840 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800982e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009832:	d103      	bne.n	800983c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	f44f 7200 	mov.w	r2, #512	; 0x200
 800983a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800983c:	2303      	movs	r3, #3
 800983e:	e079      	b.n	8009934 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	691b      	ldr	r3, [r3, #16]
 8009844:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009848:	d108      	bne.n	800985c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800984a:	897b      	ldrh	r3, [r7, #10]
 800984c:	b2db      	uxtb	r3, r3
 800984e:	f043 0301 	orr.w	r3, r3, #1
 8009852:	b2da      	uxtb	r2, r3
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	611a      	str	r2, [r3, #16]
 800985a:	e05f      	b.n	800991c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800985c:	897b      	ldrh	r3, [r7, #10]
 800985e:	11db      	asrs	r3, r3, #7
 8009860:	b2db      	uxtb	r3, r3
 8009862:	f003 0306 	and.w	r3, r3, #6
 8009866:	b2db      	uxtb	r3, r3
 8009868:	f063 030f 	orn	r3, r3, #15
 800986c:	b2da      	uxtb	r2, r3
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	687a      	ldr	r2, [r7, #4]
 8009878:	4930      	ldr	r1, [pc, #192]	; (800993c <I2C_MasterRequestRead+0x194>)
 800987a:	68f8      	ldr	r0, [r7, #12]
 800987c:	f000 f8b9 	bl	80099f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009880:	4603      	mov	r3, r0
 8009882:	2b00      	cmp	r3, #0
 8009884:	d001      	beq.n	800988a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8009886:	2301      	movs	r3, #1
 8009888:	e054      	b.n	8009934 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800988a:	897b      	ldrh	r3, [r7, #10]
 800988c:	b2da      	uxtb	r2, r3
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	687a      	ldr	r2, [r7, #4]
 8009898:	4929      	ldr	r1, [pc, #164]	; (8009940 <I2C_MasterRequestRead+0x198>)
 800989a:	68f8      	ldr	r0, [r7, #12]
 800989c:	f000 f8a9 	bl	80099f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80098a0:	4603      	mov	r3, r0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d001      	beq.n	80098aa <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80098a6:	2301      	movs	r3, #1
 80098a8:	e044      	b.n	8009934 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80098aa:	2300      	movs	r3, #0
 80098ac:	613b      	str	r3, [r7, #16]
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	695b      	ldr	r3, [r3, #20]
 80098b4:	613b      	str	r3, [r7, #16]
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	699b      	ldr	r3, [r3, #24]
 80098bc:	613b      	str	r3, [r7, #16]
 80098be:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	681a      	ldr	r2, [r3, #0]
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80098ce:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	9300      	str	r3, [sp, #0]
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2200      	movs	r2, #0
 80098d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80098dc:	68f8      	ldr	r0, [r7, #12]
 80098de:	f000 f831 	bl	8009944 <I2C_WaitOnFlagUntilTimeout>
 80098e2:	4603      	mov	r3, r0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00d      	beq.n	8009904 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098f6:	d103      	bne.n	8009900 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80098fe:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8009900:	2303      	movs	r3, #3
 8009902:	e017      	b.n	8009934 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8009904:	897b      	ldrh	r3, [r7, #10]
 8009906:	11db      	asrs	r3, r3, #7
 8009908:	b2db      	uxtb	r3, r3
 800990a:	f003 0306 	and.w	r3, r3, #6
 800990e:	b2db      	uxtb	r3, r3
 8009910:	f063 030e 	orn	r3, r3, #14
 8009914:	b2da      	uxtb	r2, r3
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	687a      	ldr	r2, [r7, #4]
 8009920:	4907      	ldr	r1, [pc, #28]	; (8009940 <I2C_MasterRequestRead+0x198>)
 8009922:	68f8      	ldr	r0, [r7, #12]
 8009924:	f000 f865 	bl	80099f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009928:	4603      	mov	r3, r0
 800992a:	2b00      	cmp	r3, #0
 800992c:	d001      	beq.n	8009932 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800992e:	2301      	movs	r3, #1
 8009930:	e000      	b.n	8009934 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8009932:	2300      	movs	r3, #0
}
 8009934:	4618      	mov	r0, r3
 8009936:	3718      	adds	r7, #24
 8009938:	46bd      	mov	sp, r7
 800993a:	bd80      	pop	{r7, pc}
 800993c:	00010008 	.word	0x00010008
 8009940:	00010002 	.word	0x00010002

08009944 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b084      	sub	sp, #16
 8009948:	af00      	add	r7, sp, #0
 800994a:	60f8      	str	r0, [r7, #12]
 800994c:	60b9      	str	r1, [r7, #8]
 800994e:	603b      	str	r3, [r7, #0]
 8009950:	4613      	mov	r3, r2
 8009952:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009954:	e025      	b.n	80099a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800995c:	d021      	beq.n	80099a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800995e:	f7fd ff89 	bl	8007874 <HAL_GetTick>
 8009962:	4602      	mov	r2, r0
 8009964:	69bb      	ldr	r3, [r7, #24]
 8009966:	1ad3      	subs	r3, r2, r3
 8009968:	683a      	ldr	r2, [r7, #0]
 800996a:	429a      	cmp	r2, r3
 800996c:	d302      	bcc.n	8009974 <I2C_WaitOnFlagUntilTimeout+0x30>
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d116      	bne.n	80099a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2200      	movs	r2, #0
 8009978:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2220      	movs	r2, #32
 800997e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2200      	movs	r2, #0
 8009986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800998e:	f043 0220 	orr.w	r2, r3, #32
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2200      	movs	r2, #0
 800999a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800999e:	2301      	movs	r3, #1
 80099a0:	e023      	b.n	80099ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	0c1b      	lsrs	r3, r3, #16
 80099a6:	b2db      	uxtb	r3, r3
 80099a8:	2b01      	cmp	r3, #1
 80099aa:	d10d      	bne.n	80099c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	695b      	ldr	r3, [r3, #20]
 80099b2:	43da      	mvns	r2, r3
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	4013      	ands	r3, r2
 80099b8:	b29b      	uxth	r3, r3
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	bf0c      	ite	eq
 80099be:	2301      	moveq	r3, #1
 80099c0:	2300      	movne	r3, #0
 80099c2:	b2db      	uxtb	r3, r3
 80099c4:	461a      	mov	r2, r3
 80099c6:	e00c      	b.n	80099e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	699b      	ldr	r3, [r3, #24]
 80099ce:	43da      	mvns	r2, r3
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	4013      	ands	r3, r2
 80099d4:	b29b      	uxth	r3, r3
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	bf0c      	ite	eq
 80099da:	2301      	moveq	r3, #1
 80099dc:	2300      	movne	r3, #0
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	461a      	mov	r2, r3
 80099e2:	79fb      	ldrb	r3, [r7, #7]
 80099e4:	429a      	cmp	r2, r3
 80099e6:	d0b6      	beq.n	8009956 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80099e8:	2300      	movs	r3, #0
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3710      	adds	r7, #16
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80099f2:	b580      	push	{r7, lr}
 80099f4:	b084      	sub	sp, #16
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	60f8      	str	r0, [r7, #12]
 80099fa:	60b9      	str	r1, [r7, #8]
 80099fc:	607a      	str	r2, [r7, #4]
 80099fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009a00:	e051      	b.n	8009aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	695b      	ldr	r3, [r3, #20]
 8009a08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a10:	d123      	bne.n	8009a5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	681a      	ldr	r2, [r3, #0]
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a20:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009a2a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	2220      	movs	r2, #32
 8009a36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a46:	f043 0204 	orr.w	r2, r3, #4
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	2200      	movs	r2, #0
 8009a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009a56:	2301      	movs	r3, #1
 8009a58:	e046      	b.n	8009ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a60:	d021      	beq.n	8009aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a62:	f7fd ff07 	bl	8007874 <HAL_GetTick>
 8009a66:	4602      	mov	r2, r0
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	1ad3      	subs	r3, r2, r3
 8009a6c:	687a      	ldr	r2, [r7, #4]
 8009a6e:	429a      	cmp	r2, r3
 8009a70:	d302      	bcc.n	8009a78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d116      	bne.n	8009aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	2220      	movs	r2, #32
 8009a82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a92:	f043 0220 	orr.w	r2, r3, #32
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	e020      	b.n	8009ae8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009aa6:	68bb      	ldr	r3, [r7, #8]
 8009aa8:	0c1b      	lsrs	r3, r3, #16
 8009aaa:	b2db      	uxtb	r3, r3
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	d10c      	bne.n	8009aca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	695b      	ldr	r3, [r3, #20]
 8009ab6:	43da      	mvns	r2, r3
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	4013      	ands	r3, r2
 8009abc:	b29b      	uxth	r3, r3
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	bf14      	ite	ne
 8009ac2:	2301      	movne	r3, #1
 8009ac4:	2300      	moveq	r3, #0
 8009ac6:	b2db      	uxtb	r3, r3
 8009ac8:	e00b      	b.n	8009ae2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	699b      	ldr	r3, [r3, #24]
 8009ad0:	43da      	mvns	r2, r3
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	4013      	ands	r3, r2
 8009ad6:	b29b      	uxth	r3, r3
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	bf14      	ite	ne
 8009adc:	2301      	movne	r3, #1
 8009ade:	2300      	moveq	r3, #0
 8009ae0:	b2db      	uxtb	r3, r3
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d18d      	bne.n	8009a02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8009ae6:	2300      	movs	r3, #0
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	3710      	adds	r7, #16
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}

08009af0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b084      	sub	sp, #16
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	60b9      	str	r1, [r7, #8]
 8009afa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009afc:	e02d      	b.n	8009b5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009afe:	68f8      	ldr	r0, [r7, #12]
 8009b00:	f000 f8ce 	bl	8009ca0 <I2C_IsAcknowledgeFailed>
 8009b04:	4603      	mov	r3, r0
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d001      	beq.n	8009b0e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	e02d      	b.n	8009b6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b14:	d021      	beq.n	8009b5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b16:	f7fd fead 	bl	8007874 <HAL_GetTick>
 8009b1a:	4602      	mov	r2, r0
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	1ad3      	subs	r3, r2, r3
 8009b20:	68ba      	ldr	r2, [r7, #8]
 8009b22:	429a      	cmp	r2, r3
 8009b24:	d302      	bcc.n	8009b2c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d116      	bne.n	8009b5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	2200      	movs	r2, #0
 8009b30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2220      	movs	r2, #32
 8009b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b46:	f043 0220 	orr.w	r2, r3, #32
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2200      	movs	r2, #0
 8009b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009b56:	2301      	movs	r3, #1
 8009b58:	e007      	b.n	8009b6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	695b      	ldr	r3, [r3, #20]
 8009b60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b64:	2b80      	cmp	r3, #128	; 0x80
 8009b66:	d1ca      	bne.n	8009afe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009b68:	2300      	movs	r3, #0
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3710      	adds	r7, #16
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}

08009b72 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009b72:	b580      	push	{r7, lr}
 8009b74:	b084      	sub	sp, #16
 8009b76:	af00      	add	r7, sp, #0
 8009b78:	60f8      	str	r0, [r7, #12]
 8009b7a:	60b9      	str	r1, [r7, #8]
 8009b7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009b7e:	e02d      	b.n	8009bdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009b80:	68f8      	ldr	r0, [r7, #12]
 8009b82:	f000 f88d 	bl	8009ca0 <I2C_IsAcknowledgeFailed>
 8009b86:	4603      	mov	r3, r0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d001      	beq.n	8009b90 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	e02d      	b.n	8009bec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b96:	d021      	beq.n	8009bdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b98:	f7fd fe6c 	bl	8007874 <HAL_GetTick>
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	1ad3      	subs	r3, r2, r3
 8009ba2:	68ba      	ldr	r2, [r7, #8]
 8009ba4:	429a      	cmp	r2, r3
 8009ba6:	d302      	bcc.n	8009bae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d116      	bne.n	8009bdc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	2220      	movs	r2, #32
 8009bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bc8:	f043 0220 	orr.w	r2, r3, #32
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009bd8:	2301      	movs	r3, #1
 8009bda:	e007      	b.n	8009bec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	695b      	ldr	r3, [r3, #20]
 8009be2:	f003 0304 	and.w	r3, r3, #4
 8009be6:	2b04      	cmp	r3, #4
 8009be8:	d1ca      	bne.n	8009b80 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009bea:	2300      	movs	r3, #0
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	3710      	adds	r7, #16
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b084      	sub	sp, #16
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	60f8      	str	r0, [r7, #12]
 8009bfc:	60b9      	str	r1, [r7, #8]
 8009bfe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009c00:	e042      	b.n	8009c88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	695b      	ldr	r3, [r3, #20]
 8009c08:	f003 0310 	and.w	r3, r3, #16
 8009c0c:	2b10      	cmp	r3, #16
 8009c0e:	d119      	bne.n	8009c44 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f06f 0210 	mvn.w	r2, #16
 8009c18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	2220      	movs	r2, #32
 8009c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009c40:	2301      	movs	r3, #1
 8009c42:	e029      	b.n	8009c98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c44:	f7fd fe16 	bl	8007874 <HAL_GetTick>
 8009c48:	4602      	mov	r2, r0
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	1ad3      	subs	r3, r2, r3
 8009c4e:	68ba      	ldr	r2, [r7, #8]
 8009c50:	429a      	cmp	r2, r3
 8009c52:	d302      	bcc.n	8009c5a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d116      	bne.n	8009c88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	2220      	movs	r2, #32
 8009c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c74:	f043 0220 	orr.w	r2, r3, #32
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009c84:	2301      	movs	r3, #1
 8009c86:	e007      	b.n	8009c98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	695b      	ldr	r3, [r3, #20]
 8009c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c92:	2b40      	cmp	r3, #64	; 0x40
 8009c94:	d1b5      	bne.n	8009c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009c96:	2300      	movs	r3, #0
}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	3710      	adds	r7, #16
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	bd80      	pop	{r7, pc}

08009ca0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b083      	sub	sp, #12
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	695b      	ldr	r3, [r3, #20]
 8009cae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009cb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009cb6:	d11b      	bne.n	8009cf0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009cc0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2220      	movs	r2, #32
 8009ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cdc:	f043 0204 	orr.w	r2, r3, #4
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009cec:	2301      	movs	r3, #1
 8009cee:	e000      	b.n	8009cf2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009cf0:	2300      	movs	r3, #0
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	370c      	adds	r7, #12
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfc:	4770      	bx	lr
	...

08009d00 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b082      	sub	sp, #8
 8009d04:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8009d06:	2300      	movs	r3, #0
 8009d08:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	603b      	str	r3, [r7, #0]
 8009d0e:	4b20      	ldr	r3, [pc, #128]	; (8009d90 <HAL_PWREx_EnableOverDrive+0x90>)
 8009d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d12:	4a1f      	ldr	r2, [pc, #124]	; (8009d90 <HAL_PWREx_EnableOverDrive+0x90>)
 8009d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d18:	6413      	str	r3, [r2, #64]	; 0x40
 8009d1a:	4b1d      	ldr	r3, [pc, #116]	; (8009d90 <HAL_PWREx_EnableOverDrive+0x90>)
 8009d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d22:	603b      	str	r3, [r7, #0]
 8009d24:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009d26:	4b1b      	ldr	r3, [pc, #108]	; (8009d94 <HAL_PWREx_EnableOverDrive+0x94>)
 8009d28:	2201      	movs	r2, #1
 8009d2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009d2c:	f7fd fda2 	bl	8007874 <HAL_GetTick>
 8009d30:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009d32:	e009      	b.n	8009d48 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009d34:	f7fd fd9e 	bl	8007874 <HAL_GetTick>
 8009d38:	4602      	mov	r2, r0
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	1ad3      	subs	r3, r2, r3
 8009d3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009d42:	d901      	bls.n	8009d48 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8009d44:	2303      	movs	r3, #3
 8009d46:	e01f      	b.n	8009d88 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009d48:	4b13      	ldr	r3, [pc, #76]	; (8009d98 <HAL_PWREx_EnableOverDrive+0x98>)
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009d50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d54:	d1ee      	bne.n	8009d34 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009d56:	4b11      	ldr	r3, [pc, #68]	; (8009d9c <HAL_PWREx_EnableOverDrive+0x9c>)
 8009d58:	2201      	movs	r2, #1
 8009d5a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009d5c:	f7fd fd8a 	bl	8007874 <HAL_GetTick>
 8009d60:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009d62:	e009      	b.n	8009d78 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009d64:	f7fd fd86 	bl	8007874 <HAL_GetTick>
 8009d68:	4602      	mov	r2, r0
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	1ad3      	subs	r3, r2, r3
 8009d6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009d72:	d901      	bls.n	8009d78 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8009d74:	2303      	movs	r3, #3
 8009d76:	e007      	b.n	8009d88 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009d78:	4b07      	ldr	r3, [pc, #28]	; (8009d98 <HAL_PWREx_EnableOverDrive+0x98>)
 8009d7a:	685b      	ldr	r3, [r3, #4]
 8009d7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009d84:	d1ee      	bne.n	8009d64 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8009d86:	2300      	movs	r3, #0
}
 8009d88:	4618      	mov	r0, r3
 8009d8a:	3708      	adds	r7, #8
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	bd80      	pop	{r7, pc}
 8009d90:	40023800 	.word	0x40023800
 8009d94:	420e0040 	.word	0x420e0040
 8009d98:	40007000 	.word	0x40007000
 8009d9c:	420e0044 	.word	0x420e0044

08009da0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b084      	sub	sp, #16
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d101      	bne.n	8009db4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009db0:	2301      	movs	r3, #1
 8009db2:	e0cc      	b.n	8009f4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009db4:	4b68      	ldr	r3, [pc, #416]	; (8009f58 <HAL_RCC_ClockConfig+0x1b8>)
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f003 030f 	and.w	r3, r3, #15
 8009dbc:	683a      	ldr	r2, [r7, #0]
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d90c      	bls.n	8009ddc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009dc2:	4b65      	ldr	r3, [pc, #404]	; (8009f58 <HAL_RCC_ClockConfig+0x1b8>)
 8009dc4:	683a      	ldr	r2, [r7, #0]
 8009dc6:	b2d2      	uxtb	r2, r2
 8009dc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009dca:	4b63      	ldr	r3, [pc, #396]	; (8009f58 <HAL_RCC_ClockConfig+0x1b8>)
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	f003 030f 	and.w	r3, r3, #15
 8009dd2:	683a      	ldr	r2, [r7, #0]
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	d001      	beq.n	8009ddc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009dd8:	2301      	movs	r3, #1
 8009dda:	e0b8      	b.n	8009f4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f003 0302 	and.w	r3, r3, #2
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d020      	beq.n	8009e2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	f003 0304 	and.w	r3, r3, #4
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d005      	beq.n	8009e00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009df4:	4b59      	ldr	r3, [pc, #356]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009df6:	689b      	ldr	r3, [r3, #8]
 8009df8:	4a58      	ldr	r2, [pc, #352]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009dfa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009dfe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f003 0308 	and.w	r3, r3, #8
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d005      	beq.n	8009e18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009e0c:	4b53      	ldr	r3, [pc, #332]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009e0e:	689b      	ldr	r3, [r3, #8]
 8009e10:	4a52      	ldr	r2, [pc, #328]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009e12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009e16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009e18:	4b50      	ldr	r3, [pc, #320]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009e1a:	689b      	ldr	r3, [r3, #8]
 8009e1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	689b      	ldr	r3, [r3, #8]
 8009e24:	494d      	ldr	r1, [pc, #308]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009e26:	4313      	orrs	r3, r2
 8009e28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f003 0301 	and.w	r3, r3, #1
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d044      	beq.n	8009ec0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	685b      	ldr	r3, [r3, #4]
 8009e3a:	2b01      	cmp	r3, #1
 8009e3c:	d107      	bne.n	8009e4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009e3e:	4b47      	ldr	r3, [pc, #284]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d119      	bne.n	8009e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	e07f      	b.n	8009f4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	685b      	ldr	r3, [r3, #4]
 8009e52:	2b02      	cmp	r3, #2
 8009e54:	d003      	beq.n	8009e5e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009e5a:	2b03      	cmp	r3, #3
 8009e5c:	d107      	bne.n	8009e6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009e5e:	4b3f      	ldr	r3, [pc, #252]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d109      	bne.n	8009e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	e06f      	b.n	8009f4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e6e:	4b3b      	ldr	r3, [pc, #236]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f003 0302 	and.w	r3, r3, #2
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d101      	bne.n	8009e7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	e067      	b.n	8009f4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009e7e:	4b37      	ldr	r3, [pc, #220]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009e80:	689b      	ldr	r3, [r3, #8]
 8009e82:	f023 0203 	bic.w	r2, r3, #3
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	685b      	ldr	r3, [r3, #4]
 8009e8a:	4934      	ldr	r1, [pc, #208]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009e8c:	4313      	orrs	r3, r2
 8009e8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009e90:	f7fd fcf0 	bl	8007874 <HAL_GetTick>
 8009e94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e96:	e00a      	b.n	8009eae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009e98:	f7fd fcec 	bl	8007874 <HAL_GetTick>
 8009e9c:	4602      	mov	r2, r0
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	1ad3      	subs	r3, r2, r3
 8009ea2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ea6:	4293      	cmp	r3, r2
 8009ea8:	d901      	bls.n	8009eae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009eaa:	2303      	movs	r3, #3
 8009eac:	e04f      	b.n	8009f4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009eae:	4b2b      	ldr	r3, [pc, #172]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009eb0:	689b      	ldr	r3, [r3, #8]
 8009eb2:	f003 020c 	and.w	r2, r3, #12
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	009b      	lsls	r3, r3, #2
 8009ebc:	429a      	cmp	r2, r3
 8009ebe:	d1eb      	bne.n	8009e98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009ec0:	4b25      	ldr	r3, [pc, #148]	; (8009f58 <HAL_RCC_ClockConfig+0x1b8>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f003 030f 	and.w	r3, r3, #15
 8009ec8:	683a      	ldr	r2, [r7, #0]
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	d20c      	bcs.n	8009ee8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ece:	4b22      	ldr	r3, [pc, #136]	; (8009f58 <HAL_RCC_ClockConfig+0x1b8>)
 8009ed0:	683a      	ldr	r2, [r7, #0]
 8009ed2:	b2d2      	uxtb	r2, r2
 8009ed4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009ed6:	4b20      	ldr	r3, [pc, #128]	; (8009f58 <HAL_RCC_ClockConfig+0x1b8>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f003 030f 	and.w	r3, r3, #15
 8009ede:	683a      	ldr	r2, [r7, #0]
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d001      	beq.n	8009ee8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	e032      	b.n	8009f4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	f003 0304 	and.w	r3, r3, #4
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d008      	beq.n	8009f06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009ef4:	4b19      	ldr	r3, [pc, #100]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009ef6:	689b      	ldr	r3, [r3, #8]
 8009ef8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	68db      	ldr	r3, [r3, #12]
 8009f00:	4916      	ldr	r1, [pc, #88]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009f02:	4313      	orrs	r3, r2
 8009f04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	f003 0308 	and.w	r3, r3, #8
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d009      	beq.n	8009f26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009f12:	4b12      	ldr	r3, [pc, #72]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009f14:	689b      	ldr	r3, [r3, #8]
 8009f16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	691b      	ldr	r3, [r3, #16]
 8009f1e:	00db      	lsls	r3, r3, #3
 8009f20:	490e      	ldr	r1, [pc, #56]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009f22:	4313      	orrs	r3, r2
 8009f24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009f26:	f000 f821 	bl	8009f6c <HAL_RCC_GetSysClockFreq>
 8009f2a:	4601      	mov	r1, r0
 8009f2c:	4b0b      	ldr	r3, [pc, #44]	; (8009f5c <HAL_RCC_ClockConfig+0x1bc>)
 8009f2e:	689b      	ldr	r3, [r3, #8]
 8009f30:	091b      	lsrs	r3, r3, #4
 8009f32:	f003 030f 	and.w	r3, r3, #15
 8009f36:	4a0a      	ldr	r2, [pc, #40]	; (8009f60 <HAL_RCC_ClockConfig+0x1c0>)
 8009f38:	5cd3      	ldrb	r3, [r2, r3]
 8009f3a:	fa21 f303 	lsr.w	r3, r1, r3
 8009f3e:	4a09      	ldr	r2, [pc, #36]	; (8009f64 <HAL_RCC_ClockConfig+0x1c4>)
 8009f40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009f42:	4b09      	ldr	r3, [pc, #36]	; (8009f68 <HAL_RCC_ClockConfig+0x1c8>)
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	4618      	mov	r0, r3
 8009f48:	f7fd fc50 	bl	80077ec <HAL_InitTick>

  return HAL_OK;
 8009f4c:	2300      	movs	r3, #0
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3710      	adds	r7, #16
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	40023c00 	.word	0x40023c00
 8009f5c:	40023800 	.word	0x40023800
 8009f60:	08017c74 	.word	0x08017c74
 8009f64:	20000000 	.word	0x20000000
 8009f68:	20000004 	.word	0x20000004

08009f6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f6e:	b085      	sub	sp, #20
 8009f70:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009f72:	2300      	movs	r3, #0
 8009f74:	607b      	str	r3, [r7, #4]
 8009f76:	2300      	movs	r3, #0
 8009f78:	60fb      	str	r3, [r7, #12]
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009f82:	4b63      	ldr	r3, [pc, #396]	; (800a110 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009f84:	689b      	ldr	r3, [r3, #8]
 8009f86:	f003 030c 	and.w	r3, r3, #12
 8009f8a:	2b04      	cmp	r3, #4
 8009f8c:	d007      	beq.n	8009f9e <HAL_RCC_GetSysClockFreq+0x32>
 8009f8e:	2b08      	cmp	r3, #8
 8009f90:	d008      	beq.n	8009fa4 <HAL_RCC_GetSysClockFreq+0x38>
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	f040 80b4 	bne.w	800a100 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009f98:	4b5e      	ldr	r3, [pc, #376]	; (800a114 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009f9a:	60bb      	str	r3, [r7, #8]
       break;
 8009f9c:	e0b3      	b.n	800a106 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009f9e:	4b5d      	ldr	r3, [pc, #372]	; (800a114 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009fa0:	60bb      	str	r3, [r7, #8]
      break;
 8009fa2:	e0b0      	b.n	800a106 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009fa4:	4b5a      	ldr	r3, [pc, #360]	; (800a110 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009fa6:	685b      	ldr	r3, [r3, #4]
 8009fa8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009fac:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009fae:	4b58      	ldr	r3, [pc, #352]	; (800a110 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009fb0:	685b      	ldr	r3, [r3, #4]
 8009fb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d04a      	beq.n	800a050 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009fba:	4b55      	ldr	r3, [pc, #340]	; (800a110 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	099b      	lsrs	r3, r3, #6
 8009fc0:	f04f 0400 	mov.w	r4, #0
 8009fc4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009fc8:	f04f 0200 	mov.w	r2, #0
 8009fcc:	ea03 0501 	and.w	r5, r3, r1
 8009fd0:	ea04 0602 	and.w	r6, r4, r2
 8009fd4:	4629      	mov	r1, r5
 8009fd6:	4632      	mov	r2, r6
 8009fd8:	f04f 0300 	mov.w	r3, #0
 8009fdc:	f04f 0400 	mov.w	r4, #0
 8009fe0:	0154      	lsls	r4, r2, #5
 8009fe2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009fe6:	014b      	lsls	r3, r1, #5
 8009fe8:	4619      	mov	r1, r3
 8009fea:	4622      	mov	r2, r4
 8009fec:	1b49      	subs	r1, r1, r5
 8009fee:	eb62 0206 	sbc.w	r2, r2, r6
 8009ff2:	f04f 0300 	mov.w	r3, #0
 8009ff6:	f04f 0400 	mov.w	r4, #0
 8009ffa:	0194      	lsls	r4, r2, #6
 8009ffc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a000:	018b      	lsls	r3, r1, #6
 800a002:	1a5b      	subs	r3, r3, r1
 800a004:	eb64 0402 	sbc.w	r4, r4, r2
 800a008:	f04f 0100 	mov.w	r1, #0
 800a00c:	f04f 0200 	mov.w	r2, #0
 800a010:	00e2      	lsls	r2, r4, #3
 800a012:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a016:	00d9      	lsls	r1, r3, #3
 800a018:	460b      	mov	r3, r1
 800a01a:	4614      	mov	r4, r2
 800a01c:	195b      	adds	r3, r3, r5
 800a01e:	eb44 0406 	adc.w	r4, r4, r6
 800a022:	f04f 0100 	mov.w	r1, #0
 800a026:	f04f 0200 	mov.w	r2, #0
 800a02a:	02a2      	lsls	r2, r4, #10
 800a02c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a030:	0299      	lsls	r1, r3, #10
 800a032:	460b      	mov	r3, r1
 800a034:	4614      	mov	r4, r2
 800a036:	4618      	mov	r0, r3
 800a038:	4621      	mov	r1, r4
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f04f 0400 	mov.w	r4, #0
 800a040:	461a      	mov	r2, r3
 800a042:	4623      	mov	r3, r4
 800a044:	f7f6 fe38 	bl	8000cb8 <__aeabi_uldivmod>
 800a048:	4603      	mov	r3, r0
 800a04a:	460c      	mov	r4, r1
 800a04c:	60fb      	str	r3, [r7, #12]
 800a04e:	e049      	b.n	800a0e4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a050:	4b2f      	ldr	r3, [pc, #188]	; (800a110 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a052:	685b      	ldr	r3, [r3, #4]
 800a054:	099b      	lsrs	r3, r3, #6
 800a056:	f04f 0400 	mov.w	r4, #0
 800a05a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a05e:	f04f 0200 	mov.w	r2, #0
 800a062:	ea03 0501 	and.w	r5, r3, r1
 800a066:	ea04 0602 	and.w	r6, r4, r2
 800a06a:	4629      	mov	r1, r5
 800a06c:	4632      	mov	r2, r6
 800a06e:	f04f 0300 	mov.w	r3, #0
 800a072:	f04f 0400 	mov.w	r4, #0
 800a076:	0154      	lsls	r4, r2, #5
 800a078:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a07c:	014b      	lsls	r3, r1, #5
 800a07e:	4619      	mov	r1, r3
 800a080:	4622      	mov	r2, r4
 800a082:	1b49      	subs	r1, r1, r5
 800a084:	eb62 0206 	sbc.w	r2, r2, r6
 800a088:	f04f 0300 	mov.w	r3, #0
 800a08c:	f04f 0400 	mov.w	r4, #0
 800a090:	0194      	lsls	r4, r2, #6
 800a092:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a096:	018b      	lsls	r3, r1, #6
 800a098:	1a5b      	subs	r3, r3, r1
 800a09a:	eb64 0402 	sbc.w	r4, r4, r2
 800a09e:	f04f 0100 	mov.w	r1, #0
 800a0a2:	f04f 0200 	mov.w	r2, #0
 800a0a6:	00e2      	lsls	r2, r4, #3
 800a0a8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a0ac:	00d9      	lsls	r1, r3, #3
 800a0ae:	460b      	mov	r3, r1
 800a0b0:	4614      	mov	r4, r2
 800a0b2:	195b      	adds	r3, r3, r5
 800a0b4:	eb44 0406 	adc.w	r4, r4, r6
 800a0b8:	f04f 0100 	mov.w	r1, #0
 800a0bc:	f04f 0200 	mov.w	r2, #0
 800a0c0:	02a2      	lsls	r2, r4, #10
 800a0c2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a0c6:	0299      	lsls	r1, r3, #10
 800a0c8:	460b      	mov	r3, r1
 800a0ca:	4614      	mov	r4, r2
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	4621      	mov	r1, r4
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f04f 0400 	mov.w	r4, #0
 800a0d6:	461a      	mov	r2, r3
 800a0d8:	4623      	mov	r3, r4
 800a0da:	f7f6 fded 	bl	8000cb8 <__aeabi_uldivmod>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	460c      	mov	r4, r1
 800a0e2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a0e4:	4b0a      	ldr	r3, [pc, #40]	; (800a110 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a0e6:	685b      	ldr	r3, [r3, #4]
 800a0e8:	0c1b      	lsrs	r3, r3, #16
 800a0ea:	f003 0303 	and.w	r3, r3, #3
 800a0ee:	3301      	adds	r3, #1
 800a0f0:	005b      	lsls	r3, r3, #1
 800a0f2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a0f4:	68fa      	ldr	r2, [r7, #12]
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0fc:	60bb      	str	r3, [r7, #8]
      break;
 800a0fe:	e002      	b.n	800a106 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a100:	4b04      	ldr	r3, [pc, #16]	; (800a114 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a102:	60bb      	str	r3, [r7, #8]
      break;
 800a104:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a106:	68bb      	ldr	r3, [r7, #8]
}
 800a108:	4618      	mov	r0, r3
 800a10a:	3714      	adds	r7, #20
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a110:	40023800 	.word	0x40023800
 800a114:	00f42400 	.word	0x00f42400

0800a118 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a118:	b480      	push	{r7}
 800a11a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a11c:	4b03      	ldr	r3, [pc, #12]	; (800a12c <HAL_RCC_GetHCLKFreq+0x14>)
 800a11e:	681b      	ldr	r3, [r3, #0]
}
 800a120:	4618      	mov	r0, r3
 800a122:	46bd      	mov	sp, r7
 800a124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a128:	4770      	bx	lr
 800a12a:	bf00      	nop
 800a12c:	20000000 	.word	0x20000000

0800a130 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a134:	f7ff fff0 	bl	800a118 <HAL_RCC_GetHCLKFreq>
 800a138:	4601      	mov	r1, r0
 800a13a:	4b05      	ldr	r3, [pc, #20]	; (800a150 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a13c:	689b      	ldr	r3, [r3, #8]
 800a13e:	0a9b      	lsrs	r3, r3, #10
 800a140:	f003 0307 	and.w	r3, r3, #7
 800a144:	4a03      	ldr	r2, [pc, #12]	; (800a154 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a146:	5cd3      	ldrb	r3, [r2, r3]
 800a148:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	bd80      	pop	{r7, pc}
 800a150:	40023800 	.word	0x40023800
 800a154:	08017c84 	.word	0x08017c84

0800a158 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a15c:	f7ff ffdc 	bl	800a118 <HAL_RCC_GetHCLKFreq>
 800a160:	4601      	mov	r1, r0
 800a162:	4b05      	ldr	r3, [pc, #20]	; (800a178 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a164:	689b      	ldr	r3, [r3, #8]
 800a166:	0b5b      	lsrs	r3, r3, #13
 800a168:	f003 0307 	and.w	r3, r3, #7
 800a16c:	4a03      	ldr	r2, [pc, #12]	; (800a17c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a16e:	5cd3      	ldrb	r3, [r2, r3]
 800a170:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a174:	4618      	mov	r0, r3
 800a176:	bd80      	pop	{r7, pc}
 800a178:	40023800 	.word	0x40023800
 800a17c:	08017c84 	.word	0x08017c84

0800a180 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b088      	sub	sp, #32
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a188:	2300      	movs	r3, #0
 800a18a:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800a18c:	2300      	movs	r3, #0
 800a18e:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 800a190:	2300      	movs	r3, #0
 800a192:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 800a194:	2300      	movs	r3, #0
 800a196:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800a198:	2300      	movs	r3, #0
 800a19a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d00a      	beq.n	800a1be <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a1a8:	4b66      	ldr	r3, [pc, #408]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a1aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a1ae:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1b6:	4963      	ldr	r1, [pc, #396]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d00a      	beq.n	800a1e0 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800a1ca:	4b5e      	ldr	r3, [pc, #376]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a1cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a1d0:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1d8:	495a      	ldr	r1, [pc, #360]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a1da:	4313      	orrs	r3, r2
 800a1dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	f003 0301 	and.w	r3, r3, #1
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d10b      	bne.n	800a204 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d105      	bne.n	800a204 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a200:	2b00      	cmp	r3, #0
 800a202:	d075      	beq.n	800a2f0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a204:	4b50      	ldr	r3, [pc, #320]	; (800a348 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800a206:	2200      	movs	r2, #0
 800a208:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a20a:	f7fd fb33 	bl	8007874 <HAL_GetTick>
 800a20e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a210:	e008      	b.n	800a224 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a212:	f7fd fb2f 	bl	8007874 <HAL_GetTick>
 800a216:	4602      	mov	r2, r0
 800a218:	69fb      	ldr	r3, [r7, #28]
 800a21a:	1ad3      	subs	r3, r2, r3
 800a21c:	2b02      	cmp	r3, #2
 800a21e:	d901      	bls.n	800a224 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a220:	2303      	movs	r3, #3
 800a222:	e1dc      	b.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a224:	4b47      	ldr	r3, [pc, #284]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d1f0      	bne.n	800a212 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f003 0301 	and.w	r3, r3, #1
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d009      	beq.n	800a250 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	685b      	ldr	r3, [r3, #4]
 800a240:	019a      	lsls	r2, r3, #6
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	689b      	ldr	r3, [r3, #8]
 800a246:	071b      	lsls	r3, r3, #28
 800a248:	493e      	ldr	r1, [pc, #248]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a24a:	4313      	orrs	r3, r2
 800a24c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f003 0302 	and.w	r3, r3, #2
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d01f      	beq.n	800a29c <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a25c:	4b39      	ldr	r3, [pc, #228]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a25e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a262:	0f1b      	lsrs	r3, r3, #28
 800a264:	f003 0307 	and.w	r3, r3, #7
 800a268:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	019a      	lsls	r2, r3, #6
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	68db      	ldr	r3, [r3, #12]
 800a274:	061b      	lsls	r3, r3, #24
 800a276:	431a      	orrs	r2, r3
 800a278:	69bb      	ldr	r3, [r7, #24]
 800a27a:	071b      	lsls	r3, r3, #28
 800a27c:	4931      	ldr	r1, [pc, #196]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a27e:	4313      	orrs	r3, r2
 800a280:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a284:	4b2f      	ldr	r3, [pc, #188]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a286:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a28a:	f023 021f 	bic.w	r2, r3, #31
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6a1b      	ldr	r3, [r3, #32]
 800a292:	3b01      	subs	r3, #1
 800a294:	492b      	ldr	r1, [pc, #172]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a296:	4313      	orrs	r3, r2
 800a298:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d00d      	beq.n	800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	685b      	ldr	r3, [r3, #4]
 800a2ac:	019a      	lsls	r2, r3, #6
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	68db      	ldr	r3, [r3, #12]
 800a2b2:	061b      	lsls	r3, r3, #24
 800a2b4:	431a      	orrs	r2, r3
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	689b      	ldr	r3, [r3, #8]
 800a2ba:	071b      	lsls	r3, r3, #28
 800a2bc:	4921      	ldr	r1, [pc, #132]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a2be:	4313      	orrs	r3, r2
 800a2c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a2c4:	4b20      	ldr	r3, [pc, #128]	; (800a348 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800a2c6:	2201      	movs	r2, #1
 800a2c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a2ca:	f7fd fad3 	bl	8007874 <HAL_GetTick>
 800a2ce:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a2d0:	e008      	b.n	800a2e4 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a2d2:	f7fd facf 	bl	8007874 <HAL_GetTick>
 800a2d6:	4602      	mov	r2, r0
 800a2d8:	69fb      	ldr	r3, [r7, #28]
 800a2da:	1ad3      	subs	r3, r2, r3
 800a2dc:	2b02      	cmp	r3, #2
 800a2de:	d901      	bls.n	800a2e4 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a2e0:	2303      	movs	r3, #3
 800a2e2:	e17c      	b.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a2e4:	4b17      	ldr	r3, [pc, #92]	; (800a344 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d0f0      	beq.n	800a2d2 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f003 0304 	and.w	r3, r3, #4
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d112      	bne.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a304:	2b00      	cmp	r3, #0
 800a306:	d10c      	bne.n	800a322 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800a310:	2b00      	cmp	r3, #0
 800a312:	f000 80ce 	beq.w	800a4b2 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800a31a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a31e:	f040 80c8 	bne.w	800a4b2 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800a322:	4b0a      	ldr	r3, [pc, #40]	; (800a34c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800a324:	2200      	movs	r2, #0
 800a326:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a328:	f7fd faa4 	bl	8007874 <HAL_GetTick>
 800a32c:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a32e:	e00f      	b.n	800a350 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a330:	f7fd faa0 	bl	8007874 <HAL_GetTick>
 800a334:	4602      	mov	r2, r0
 800a336:	69fb      	ldr	r3, [r7, #28]
 800a338:	1ad3      	subs	r3, r2, r3
 800a33a:	2b02      	cmp	r3, #2
 800a33c:	d908      	bls.n	800a350 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a33e:	2303      	movs	r3, #3
 800a340:	e14d      	b.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800a342:	bf00      	nop
 800a344:	40023800 	.word	0x40023800
 800a348:	42470068 	.word	0x42470068
 800a34c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a350:	4ba5      	ldr	r3, [pc, #660]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a358:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a35c:	d0e8      	beq.n	800a330 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f003 0304 	and.w	r3, r3, #4
 800a366:	2b00      	cmp	r3, #0
 800a368:	d02e      	beq.n	800a3c8 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800a36a:	4b9f      	ldr	r3, [pc, #636]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a36c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a370:	0c1b      	lsrs	r3, r3, #16
 800a372:	f003 0303 	and.w	r3, r3, #3
 800a376:	3301      	adds	r3, #1
 800a378:	005b      	lsls	r3, r3, #1
 800a37a:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a37c:	4b9a      	ldr	r3, [pc, #616]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a37e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a382:	0f1b      	lsrs	r3, r3, #28
 800a384:	f003 0307 	and.w	r3, r3, #7
 800a388:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	691b      	ldr	r3, [r3, #16]
 800a38e:	019a      	lsls	r2, r3, #6
 800a390:	697b      	ldr	r3, [r7, #20]
 800a392:	085b      	lsrs	r3, r3, #1
 800a394:	3b01      	subs	r3, #1
 800a396:	041b      	lsls	r3, r3, #16
 800a398:	431a      	orrs	r2, r3
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	699b      	ldr	r3, [r3, #24]
 800a39e:	061b      	lsls	r3, r3, #24
 800a3a0:	431a      	orrs	r2, r3
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	071b      	lsls	r3, r3, #28
 800a3a6:	4990      	ldr	r1, [pc, #576]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a3a8:	4313      	orrs	r3, r2
 800a3aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a3ae:	4b8e      	ldr	r3, [pc, #568]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a3b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a3b4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3bc:	3b01      	subs	r3, #1
 800a3be:	021b      	lsls	r3, r3, #8
 800a3c0:	4989      	ldr	r1, [pc, #548]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a3c2:	4313      	orrs	r3, r2
 800a3c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f003 0308 	and.w	r3, r3, #8
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d02c      	beq.n	800a42e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800a3d4:	4b84      	ldr	r3, [pc, #528]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a3d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3da:	0c1b      	lsrs	r3, r3, #16
 800a3dc:	f003 0303 	and.w	r3, r3, #3
 800a3e0:	3301      	adds	r3, #1
 800a3e2:	005b      	lsls	r3, r3, #1
 800a3e4:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a3e6:	4b80      	ldr	r3, [pc, #512]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a3e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3ec:	0e1b      	lsrs	r3, r3, #24
 800a3ee:	f003 030f 	and.w	r3, r3, #15
 800a3f2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	691b      	ldr	r3, [r3, #16]
 800a3f8:	019a      	lsls	r2, r3, #6
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	085b      	lsrs	r3, r3, #1
 800a3fe:	3b01      	subs	r3, #1
 800a400:	041b      	lsls	r3, r3, #16
 800a402:	431a      	orrs	r2, r3
 800a404:	693b      	ldr	r3, [r7, #16]
 800a406:	061b      	lsls	r3, r3, #24
 800a408:	431a      	orrs	r2, r3
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	69db      	ldr	r3, [r3, #28]
 800a40e:	071b      	lsls	r3, r3, #28
 800a410:	4975      	ldr	r1, [pc, #468]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a412:	4313      	orrs	r3, r2
 800a414:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a418:	4b73      	ldr	r3, [pc, #460]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a41a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a41e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a426:	4970      	ldr	r1, [pc, #448]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a428:	4313      	orrs	r3, r2
 800a42a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a436:	2b00      	cmp	r3, #0
 800a438:	d024      	beq.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800a43e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a442:	d11f      	bne.n	800a484 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a444:	4b68      	ldr	r3, [pc, #416]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a44a:	0e1b      	lsrs	r3, r3, #24
 800a44c:	f003 030f 	and.w	r3, r3, #15
 800a450:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a452:	4b65      	ldr	r3, [pc, #404]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a458:	0f1b      	lsrs	r3, r3, #28
 800a45a:	f003 0307 	and.w	r3, r3, #7
 800a45e:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	691b      	ldr	r3, [r3, #16]
 800a464:	019a      	lsls	r2, r3, #6
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	695b      	ldr	r3, [r3, #20]
 800a46a:	085b      	lsrs	r3, r3, #1
 800a46c:	3b01      	subs	r3, #1
 800a46e:	041b      	lsls	r3, r3, #16
 800a470:	431a      	orrs	r2, r3
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	061b      	lsls	r3, r3, #24
 800a476:	431a      	orrs	r2, r3
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	071b      	lsls	r3, r3, #28
 800a47c:	495a      	ldr	r1, [pc, #360]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a47e:	4313      	orrs	r3, r2
 800a480:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800a484:	4b59      	ldr	r3, [pc, #356]	; (800a5ec <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800a486:	2201      	movs	r2, #1
 800a488:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a48a:	f7fd f9f3 	bl	8007874 <HAL_GetTick>
 800a48e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a490:	e008      	b.n	800a4a4 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a492:	f7fd f9ef 	bl	8007874 <HAL_GetTick>
 800a496:	4602      	mov	r2, r0
 800a498:	69fb      	ldr	r3, [r7, #28]
 800a49a:	1ad3      	subs	r3, r2, r3
 800a49c:	2b02      	cmp	r3, #2
 800a49e:	d901      	bls.n	800a4a4 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a4a0:	2303      	movs	r3, #3
 800a4a2:	e09c      	b.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a4a4:	4b50      	ldr	r3, [pc, #320]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a4ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a4b0:	d1ef      	bne.n	800a492 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f003 0320 	and.w	r3, r3, #32
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	f000 8083 	beq.w	800a5c6 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	60bb      	str	r3, [r7, #8]
 800a4c4:	4b48      	ldr	r3, [pc, #288]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a4c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4c8:	4a47      	ldr	r2, [pc, #284]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a4ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a4ce:	6413      	str	r3, [r2, #64]	; 0x40
 800a4d0:	4b45      	ldr	r3, [pc, #276]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a4d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a4d8:	60bb      	str	r3, [r7, #8]
 800a4da:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a4dc:	4b44      	ldr	r3, [pc, #272]	; (800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	4a43      	ldr	r2, [pc, #268]	; (800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a4e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a4e6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a4e8:	f7fd f9c4 	bl	8007874 <HAL_GetTick>
 800a4ec:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a4ee:	e008      	b.n	800a502 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a4f0:	f7fd f9c0 	bl	8007874 <HAL_GetTick>
 800a4f4:	4602      	mov	r2, r0
 800a4f6:	69fb      	ldr	r3, [r7, #28]
 800a4f8:	1ad3      	subs	r3, r2, r3
 800a4fa:	2b02      	cmp	r3, #2
 800a4fc:	d901      	bls.n	800a502 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800a4fe:	2303      	movs	r3, #3
 800a500:	e06d      	b.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a502:	4b3b      	ldr	r3, [pc, #236]	; (800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d0f0      	beq.n	800a4f0 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a50e:	4b36      	ldr	r3, [pc, #216]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a512:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a516:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a518:	69bb      	ldr	r3, [r7, #24]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d02f      	beq.n	800a57e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a522:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a526:	69ba      	ldr	r2, [r7, #24]
 800a528:	429a      	cmp	r2, r3
 800a52a:	d028      	beq.n	800a57e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a52c:	4b2e      	ldr	r3, [pc, #184]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a52e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a530:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a534:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a536:	4b2f      	ldr	r3, [pc, #188]	; (800a5f4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a538:	2201      	movs	r2, #1
 800a53a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a53c:	4b2d      	ldr	r3, [pc, #180]	; (800a5f4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a53e:	2200      	movs	r2, #0
 800a540:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a542:	4a29      	ldr	r2, [pc, #164]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a544:	69bb      	ldr	r3, [r7, #24]
 800a546:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a548:	4b27      	ldr	r3, [pc, #156]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a54a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a54c:	f003 0301 	and.w	r3, r3, #1
 800a550:	2b01      	cmp	r3, #1
 800a552:	d114      	bne.n	800a57e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a554:	f7fd f98e 	bl	8007874 <HAL_GetTick>
 800a558:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a55a:	e00a      	b.n	800a572 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a55c:	f7fd f98a 	bl	8007874 <HAL_GetTick>
 800a560:	4602      	mov	r2, r0
 800a562:	69fb      	ldr	r3, [r7, #28]
 800a564:	1ad3      	subs	r3, r2, r3
 800a566:	f241 3288 	movw	r2, #5000	; 0x1388
 800a56a:	4293      	cmp	r3, r2
 800a56c:	d901      	bls.n	800a572 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800a56e:	2303      	movs	r3, #3
 800a570:	e035      	b.n	800a5de <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a572:	4b1d      	ldr	r3, [pc, #116]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a576:	f003 0302 	and.w	r3, r3, #2
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d0ee      	beq.n	800a55c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a586:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a58a:	d10d      	bne.n	800a5a8 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800a58c:	4b16      	ldr	r3, [pc, #88]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a58e:	689b      	ldr	r3, [r3, #8]
 800a590:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a598:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a59c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a5a0:	4911      	ldr	r1, [pc, #68]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a5a2:	4313      	orrs	r3, r2
 800a5a4:	608b      	str	r3, [r1, #8]
 800a5a6:	e005      	b.n	800a5b4 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800a5a8:	4b0f      	ldr	r3, [pc, #60]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a5aa:	689b      	ldr	r3, [r3, #8]
 800a5ac:	4a0e      	ldr	r2, [pc, #56]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a5ae:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a5b2:	6093      	str	r3, [r2, #8]
 800a5b4:	4b0c      	ldr	r3, [pc, #48]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a5b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a5c0:	4909      	ldr	r1, [pc, #36]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a5c2:	4313      	orrs	r3, r2
 800a5c4:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f003 0310 	and.w	r3, r3, #16
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d004      	beq.n	800a5dc <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800a5d8:	4b07      	ldr	r3, [pc, #28]	; (800a5f8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800a5da:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800a5dc:	2300      	movs	r3, #0
}
 800a5de:	4618      	mov	r0, r3
 800a5e0:	3720      	adds	r7, #32
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}
 800a5e6:	bf00      	nop
 800a5e8:	40023800 	.word	0x40023800
 800a5ec:	42470070 	.word	0x42470070
 800a5f0:	40007000 	.word	0x40007000
 800a5f4:	42470e40 	.word	0x42470e40
 800a5f8:	424711e0 	.word	0x424711e0

0800a5fc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b086      	sub	sp, #24
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a604:	2300      	movs	r3, #0
 800a606:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f003 0301 	and.w	r3, r3, #1
 800a610:	2b00      	cmp	r3, #0
 800a612:	d075      	beq.n	800a700 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800a614:	4ba2      	ldr	r3, [pc, #648]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a616:	689b      	ldr	r3, [r3, #8]
 800a618:	f003 030c 	and.w	r3, r3, #12
 800a61c:	2b04      	cmp	r3, #4
 800a61e:	d00c      	beq.n	800a63a <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a620:	4b9f      	ldr	r3, [pc, #636]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a622:	689b      	ldr	r3, [r3, #8]
 800a624:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800a628:	2b08      	cmp	r3, #8
 800a62a:	d112      	bne.n	800a652 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a62c:	4b9c      	ldr	r3, [pc, #624]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a62e:	685b      	ldr	r3, [r3, #4]
 800a630:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a634:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a638:	d10b      	bne.n	800a652 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a63a:	4b99      	ldr	r3, [pc, #612]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a642:	2b00      	cmp	r3, #0
 800a644:	d05b      	beq.n	800a6fe <HAL_RCC_OscConfig+0x102>
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	685b      	ldr	r3, [r3, #4]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d157      	bne.n	800a6fe <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800a64e:	2301      	movs	r3, #1
 800a650:	e20b      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	685b      	ldr	r3, [r3, #4]
 800a656:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a65a:	d106      	bne.n	800a66a <HAL_RCC_OscConfig+0x6e>
 800a65c:	4b90      	ldr	r3, [pc, #576]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a8f      	ldr	r2, [pc, #572]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a662:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a666:	6013      	str	r3, [r2, #0]
 800a668:	e01d      	b.n	800a6a6 <HAL_RCC_OscConfig+0xaa>
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	685b      	ldr	r3, [r3, #4]
 800a66e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a672:	d10c      	bne.n	800a68e <HAL_RCC_OscConfig+0x92>
 800a674:	4b8a      	ldr	r3, [pc, #552]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	4a89      	ldr	r2, [pc, #548]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a67a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a67e:	6013      	str	r3, [r2, #0]
 800a680:	4b87      	ldr	r3, [pc, #540]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	4a86      	ldr	r2, [pc, #536]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a686:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a68a:	6013      	str	r3, [r2, #0]
 800a68c:	e00b      	b.n	800a6a6 <HAL_RCC_OscConfig+0xaa>
 800a68e:	4b84      	ldr	r3, [pc, #528]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	4a83      	ldr	r2, [pc, #524]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a694:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a698:	6013      	str	r3, [r2, #0]
 800a69a:	4b81      	ldr	r3, [pc, #516]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	4a80      	ldr	r2, [pc, #512]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a6a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a6a4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	685b      	ldr	r3, [r3, #4]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d013      	beq.n	800a6d6 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6ae:	f7fd f8e1 	bl	8007874 <HAL_GetTick>
 800a6b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a6b4:	e008      	b.n	800a6c8 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a6b6:	f7fd f8dd 	bl	8007874 <HAL_GetTick>
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	693b      	ldr	r3, [r7, #16]
 800a6be:	1ad3      	subs	r3, r2, r3
 800a6c0:	2b64      	cmp	r3, #100	; 0x64
 800a6c2:	d901      	bls.n	800a6c8 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800a6c4:	2303      	movs	r3, #3
 800a6c6:	e1d0      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a6c8:	4b75      	ldr	r3, [pc, #468]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d0f0      	beq.n	800a6b6 <HAL_RCC_OscConfig+0xba>
 800a6d4:	e014      	b.n	800a700 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6d6:	f7fd f8cd 	bl	8007874 <HAL_GetTick>
 800a6da:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a6dc:	e008      	b.n	800a6f0 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a6de:	f7fd f8c9 	bl	8007874 <HAL_GetTick>
 800a6e2:	4602      	mov	r2, r0
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	1ad3      	subs	r3, r2, r3
 800a6e8:	2b64      	cmp	r3, #100	; 0x64
 800a6ea:	d901      	bls.n	800a6f0 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800a6ec:	2303      	movs	r3, #3
 800a6ee:	e1bc      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a6f0:	4b6b      	ldr	r3, [pc, #428]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d1f0      	bne.n	800a6de <HAL_RCC_OscConfig+0xe2>
 800a6fc:	e000      	b.n	800a700 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a6fe:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f003 0302 	and.w	r3, r3, #2
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d063      	beq.n	800a7d4 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800a70c:	4b64      	ldr	r3, [pc, #400]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a70e:	689b      	ldr	r3, [r3, #8]
 800a710:	f003 030c 	and.w	r3, r3, #12
 800a714:	2b00      	cmp	r3, #0
 800a716:	d00b      	beq.n	800a730 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a718:	4b61      	ldr	r3, [pc, #388]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a71a:	689b      	ldr	r3, [r3, #8]
 800a71c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800a720:	2b08      	cmp	r3, #8
 800a722:	d11c      	bne.n	800a75e <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a724:	4b5e      	ldr	r3, [pc, #376]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a726:	685b      	ldr	r3, [r3, #4]
 800a728:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d116      	bne.n	800a75e <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a730:	4b5b      	ldr	r3, [pc, #364]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	f003 0302 	and.w	r3, r3, #2
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d005      	beq.n	800a748 <HAL_RCC_OscConfig+0x14c>
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	68db      	ldr	r3, [r3, #12]
 800a740:	2b01      	cmp	r3, #1
 800a742:	d001      	beq.n	800a748 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800a744:	2301      	movs	r3, #1
 800a746:	e190      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a748:	4b55      	ldr	r3, [pc, #340]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	691b      	ldr	r3, [r3, #16]
 800a754:	00db      	lsls	r3, r3, #3
 800a756:	4952      	ldr	r1, [pc, #328]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a758:	4313      	orrs	r3, r2
 800a75a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a75c:	e03a      	b.n	800a7d4 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	68db      	ldr	r3, [r3, #12]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d020      	beq.n	800a7a8 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a766:	4b4f      	ldr	r3, [pc, #316]	; (800a8a4 <HAL_RCC_OscConfig+0x2a8>)
 800a768:	2201      	movs	r2, #1
 800a76a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a76c:	f7fd f882 	bl	8007874 <HAL_GetTick>
 800a770:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a772:	e008      	b.n	800a786 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a774:	f7fd f87e 	bl	8007874 <HAL_GetTick>
 800a778:	4602      	mov	r2, r0
 800a77a:	693b      	ldr	r3, [r7, #16]
 800a77c:	1ad3      	subs	r3, r2, r3
 800a77e:	2b02      	cmp	r3, #2
 800a780:	d901      	bls.n	800a786 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800a782:	2303      	movs	r3, #3
 800a784:	e171      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a786:	4b46      	ldr	r3, [pc, #280]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f003 0302 	and.w	r3, r3, #2
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d0f0      	beq.n	800a774 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a792:	4b43      	ldr	r3, [pc, #268]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	691b      	ldr	r3, [r3, #16]
 800a79e:	00db      	lsls	r3, r3, #3
 800a7a0:	493f      	ldr	r1, [pc, #252]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a7a2:	4313      	orrs	r3, r2
 800a7a4:	600b      	str	r3, [r1, #0]
 800a7a6:	e015      	b.n	800a7d4 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a7a8:	4b3e      	ldr	r3, [pc, #248]	; (800a8a4 <HAL_RCC_OscConfig+0x2a8>)
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7ae:	f7fd f861 	bl	8007874 <HAL_GetTick>
 800a7b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a7b4:	e008      	b.n	800a7c8 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a7b6:	f7fd f85d 	bl	8007874 <HAL_GetTick>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	1ad3      	subs	r3, r2, r3
 800a7c0:	2b02      	cmp	r3, #2
 800a7c2:	d901      	bls.n	800a7c8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800a7c4:	2303      	movs	r3, #3
 800a7c6:	e150      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a7c8:	4b35      	ldr	r3, [pc, #212]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f003 0302 	and.w	r3, r3, #2
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d1f0      	bne.n	800a7b6 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f003 0308 	and.w	r3, r3, #8
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d030      	beq.n	800a842 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	695b      	ldr	r3, [r3, #20]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d016      	beq.n	800a816 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a7e8:	4b2f      	ldr	r3, [pc, #188]	; (800a8a8 <HAL_RCC_OscConfig+0x2ac>)
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a7ee:	f7fd f841 	bl	8007874 <HAL_GetTick>
 800a7f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a7f4:	e008      	b.n	800a808 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a7f6:	f7fd f83d 	bl	8007874 <HAL_GetTick>
 800a7fa:	4602      	mov	r2, r0
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	1ad3      	subs	r3, r2, r3
 800a800:	2b02      	cmp	r3, #2
 800a802:	d901      	bls.n	800a808 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800a804:	2303      	movs	r3, #3
 800a806:	e130      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a808:	4b25      	ldr	r3, [pc, #148]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a80a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a80c:	f003 0302 	and.w	r3, r3, #2
 800a810:	2b00      	cmp	r3, #0
 800a812:	d0f0      	beq.n	800a7f6 <HAL_RCC_OscConfig+0x1fa>
 800a814:	e015      	b.n	800a842 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a816:	4b24      	ldr	r3, [pc, #144]	; (800a8a8 <HAL_RCC_OscConfig+0x2ac>)
 800a818:	2200      	movs	r2, #0
 800a81a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a81c:	f7fd f82a 	bl	8007874 <HAL_GetTick>
 800a820:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a822:	e008      	b.n	800a836 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a824:	f7fd f826 	bl	8007874 <HAL_GetTick>
 800a828:	4602      	mov	r2, r0
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	1ad3      	subs	r3, r2, r3
 800a82e:	2b02      	cmp	r3, #2
 800a830:	d901      	bls.n	800a836 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800a832:	2303      	movs	r3, #3
 800a834:	e119      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a836:	4b1a      	ldr	r3, [pc, #104]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a838:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a83a:	f003 0302 	and.w	r3, r3, #2
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d1f0      	bne.n	800a824 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f003 0304 	and.w	r3, r3, #4
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	f000 809f 	beq.w	800a98e <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a850:	2300      	movs	r3, #0
 800a852:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a854:	4b12      	ldr	r3, [pc, #72]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a858:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d10f      	bne.n	800a880 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a860:	2300      	movs	r3, #0
 800a862:	60fb      	str	r3, [r7, #12]
 800a864:	4b0e      	ldr	r3, [pc, #56]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a868:	4a0d      	ldr	r2, [pc, #52]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a86a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a86e:	6413      	str	r3, [r2, #64]	; 0x40
 800a870:	4b0b      	ldr	r3, [pc, #44]	; (800a8a0 <HAL_RCC_OscConfig+0x2a4>)
 800a872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a878:	60fb      	str	r3, [r7, #12]
 800a87a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a87c:	2301      	movs	r3, #1
 800a87e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a880:	4b0a      	ldr	r3, [pc, #40]	; (800a8ac <HAL_RCC_OscConfig+0x2b0>)
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d120      	bne.n	800a8ce <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a88c:	4b07      	ldr	r3, [pc, #28]	; (800a8ac <HAL_RCC_OscConfig+0x2b0>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	4a06      	ldr	r2, [pc, #24]	; (800a8ac <HAL_RCC_OscConfig+0x2b0>)
 800a892:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a896:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a898:	f7fc ffec 	bl	8007874 <HAL_GetTick>
 800a89c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a89e:	e010      	b.n	800a8c2 <HAL_RCC_OscConfig+0x2c6>
 800a8a0:	40023800 	.word	0x40023800
 800a8a4:	42470000 	.word	0x42470000
 800a8a8:	42470e80 	.word	0x42470e80
 800a8ac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a8b0:	f7fc ffe0 	bl	8007874 <HAL_GetTick>
 800a8b4:	4602      	mov	r2, r0
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	1ad3      	subs	r3, r2, r3
 800a8ba:	2b02      	cmp	r3, #2
 800a8bc:	d901      	bls.n	800a8c2 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800a8be:	2303      	movs	r3, #3
 800a8c0:	e0d3      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a8c2:	4b6c      	ldr	r3, [pc, #432]	; (800aa74 <HAL_RCC_OscConfig+0x478>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d0f0      	beq.n	800a8b0 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	689b      	ldr	r3, [r3, #8]
 800a8d2:	2b01      	cmp	r3, #1
 800a8d4:	d106      	bne.n	800a8e4 <HAL_RCC_OscConfig+0x2e8>
 800a8d6:	4b68      	ldr	r3, [pc, #416]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a8d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8da:	4a67      	ldr	r2, [pc, #412]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a8dc:	f043 0301 	orr.w	r3, r3, #1
 800a8e0:	6713      	str	r3, [r2, #112]	; 0x70
 800a8e2:	e01c      	b.n	800a91e <HAL_RCC_OscConfig+0x322>
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	689b      	ldr	r3, [r3, #8]
 800a8e8:	2b05      	cmp	r3, #5
 800a8ea:	d10c      	bne.n	800a906 <HAL_RCC_OscConfig+0x30a>
 800a8ec:	4b62      	ldr	r3, [pc, #392]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a8ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8f0:	4a61      	ldr	r2, [pc, #388]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a8f2:	f043 0304 	orr.w	r3, r3, #4
 800a8f6:	6713      	str	r3, [r2, #112]	; 0x70
 800a8f8:	4b5f      	ldr	r3, [pc, #380]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a8fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8fc:	4a5e      	ldr	r2, [pc, #376]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a8fe:	f043 0301 	orr.w	r3, r3, #1
 800a902:	6713      	str	r3, [r2, #112]	; 0x70
 800a904:	e00b      	b.n	800a91e <HAL_RCC_OscConfig+0x322>
 800a906:	4b5c      	ldr	r3, [pc, #368]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a908:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a90a:	4a5b      	ldr	r2, [pc, #364]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a90c:	f023 0301 	bic.w	r3, r3, #1
 800a910:	6713      	str	r3, [r2, #112]	; 0x70
 800a912:	4b59      	ldr	r3, [pc, #356]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a914:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a916:	4a58      	ldr	r2, [pc, #352]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a918:	f023 0304 	bic.w	r3, r3, #4
 800a91c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	689b      	ldr	r3, [r3, #8]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d015      	beq.n	800a952 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a926:	f7fc ffa5 	bl	8007874 <HAL_GetTick>
 800a92a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a92c:	e00a      	b.n	800a944 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a92e:	f7fc ffa1 	bl	8007874 <HAL_GetTick>
 800a932:	4602      	mov	r2, r0
 800a934:	693b      	ldr	r3, [r7, #16]
 800a936:	1ad3      	subs	r3, r2, r3
 800a938:	f241 3288 	movw	r2, #5000	; 0x1388
 800a93c:	4293      	cmp	r3, r2
 800a93e:	d901      	bls.n	800a944 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800a940:	2303      	movs	r3, #3
 800a942:	e092      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a944:	4b4c      	ldr	r3, [pc, #304]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a948:	f003 0302 	and.w	r3, r3, #2
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d0ee      	beq.n	800a92e <HAL_RCC_OscConfig+0x332>
 800a950:	e014      	b.n	800a97c <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a952:	f7fc ff8f 	bl	8007874 <HAL_GetTick>
 800a956:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a958:	e00a      	b.n	800a970 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a95a:	f7fc ff8b 	bl	8007874 <HAL_GetTick>
 800a95e:	4602      	mov	r2, r0
 800a960:	693b      	ldr	r3, [r7, #16]
 800a962:	1ad3      	subs	r3, r2, r3
 800a964:	f241 3288 	movw	r2, #5000	; 0x1388
 800a968:	4293      	cmp	r3, r2
 800a96a:	d901      	bls.n	800a970 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800a96c:	2303      	movs	r3, #3
 800a96e:	e07c      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a970:	4b41      	ldr	r3, [pc, #260]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a974:	f003 0302 	and.w	r3, r3, #2
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d1ee      	bne.n	800a95a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a97c:	7dfb      	ldrb	r3, [r7, #23]
 800a97e:	2b01      	cmp	r3, #1
 800a980:	d105      	bne.n	800a98e <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a982:	4b3d      	ldr	r3, [pc, #244]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a986:	4a3c      	ldr	r2, [pc, #240]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a988:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a98c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	699b      	ldr	r3, [r3, #24]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d068      	beq.n	800aa68 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a996:	4b38      	ldr	r3, [pc, #224]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a998:	689b      	ldr	r3, [r3, #8]
 800a99a:	f003 030c 	and.w	r3, r3, #12
 800a99e:	2b08      	cmp	r3, #8
 800a9a0:	d060      	beq.n	800aa64 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	699b      	ldr	r3, [r3, #24]
 800a9a6:	2b02      	cmp	r3, #2
 800a9a8:	d145      	bne.n	800aa36 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a9aa:	4b34      	ldr	r3, [pc, #208]	; (800aa7c <HAL_RCC_OscConfig+0x480>)
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9b0:	f7fc ff60 	bl	8007874 <HAL_GetTick>
 800a9b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9b6:	e008      	b.n	800a9ca <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a9b8:	f7fc ff5c 	bl	8007874 <HAL_GetTick>
 800a9bc:	4602      	mov	r2, r0
 800a9be:	693b      	ldr	r3, [r7, #16]
 800a9c0:	1ad3      	subs	r3, r2, r3
 800a9c2:	2b02      	cmp	r3, #2
 800a9c4:	d901      	bls.n	800a9ca <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800a9c6:	2303      	movs	r3, #3
 800a9c8:	e04f      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9ca:	4b2b      	ldr	r3, [pc, #172]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d1f0      	bne.n	800a9b8 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	69da      	ldr	r2, [r3, #28]
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6a1b      	ldr	r3, [r3, #32]
 800a9de:	431a      	orrs	r2, r3
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9e4:	019b      	lsls	r3, r3, #6
 800a9e6:	431a      	orrs	r2, r3
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9ec:	085b      	lsrs	r3, r3, #1
 800a9ee:	3b01      	subs	r3, #1
 800a9f0:	041b      	lsls	r3, r3, #16
 800a9f2:	431a      	orrs	r2, r3
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9f8:	061b      	lsls	r3, r3, #24
 800a9fa:	431a      	orrs	r2, r3
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa00:	071b      	lsls	r3, r3, #28
 800aa02:	491d      	ldr	r1, [pc, #116]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800aa04:	4313      	orrs	r3, r2
 800aa06:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aa08:	4b1c      	ldr	r3, [pc, #112]	; (800aa7c <HAL_RCC_OscConfig+0x480>)
 800aa0a:	2201      	movs	r2, #1
 800aa0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa0e:	f7fc ff31 	bl	8007874 <HAL_GetTick>
 800aa12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800aa14:	e008      	b.n	800aa28 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aa16:	f7fc ff2d 	bl	8007874 <HAL_GetTick>
 800aa1a:	4602      	mov	r2, r0
 800aa1c:	693b      	ldr	r3, [r7, #16]
 800aa1e:	1ad3      	subs	r3, r2, r3
 800aa20:	2b02      	cmp	r3, #2
 800aa22:	d901      	bls.n	800aa28 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800aa24:	2303      	movs	r3, #3
 800aa26:	e020      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800aa28:	4b13      	ldr	r3, [pc, #76]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d0f0      	beq.n	800aa16 <HAL_RCC_OscConfig+0x41a>
 800aa34:	e018      	b.n	800aa68 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa36:	4b11      	ldr	r3, [pc, #68]	; (800aa7c <HAL_RCC_OscConfig+0x480>)
 800aa38:	2200      	movs	r2, #0
 800aa3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa3c:	f7fc ff1a 	bl	8007874 <HAL_GetTick>
 800aa40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa42:	e008      	b.n	800aa56 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aa44:	f7fc ff16 	bl	8007874 <HAL_GetTick>
 800aa48:	4602      	mov	r2, r0
 800aa4a:	693b      	ldr	r3, [r7, #16]
 800aa4c:	1ad3      	subs	r3, r2, r3
 800aa4e:	2b02      	cmp	r3, #2
 800aa50:	d901      	bls.n	800aa56 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800aa52:	2303      	movs	r3, #3
 800aa54:	e009      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa56:	4b08      	ldr	r3, [pc, #32]	; (800aa78 <HAL_RCC_OscConfig+0x47c>)
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d1f0      	bne.n	800aa44 <HAL_RCC_OscConfig+0x448>
 800aa62:	e001      	b.n	800aa68 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800aa64:	2301      	movs	r3, #1
 800aa66:	e000      	b.n	800aa6a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800aa68:	2300      	movs	r3, #0
}
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	3718      	adds	r7, #24
 800aa6e:	46bd      	mov	sp, r7
 800aa70:	bd80      	pop	{r7, pc}
 800aa72:	bf00      	nop
 800aa74:	40007000 	.word	0x40007000
 800aa78:	40023800 	.word	0x40023800
 800aa7c:	42470060 	.word	0x42470060

0800aa80 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b082      	sub	sp, #8
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d101      	bne.n	800aa92 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800aa8e:	2301      	movs	r3, #1
 800aa90:	e022      	b.n	800aad8 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800aa98:	b2db      	uxtb	r3, r3
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d105      	bne.n	800aaaa <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	f7fa ffeb 	bl	8005a80 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	2203      	movs	r2, #3
 800aaae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f000 f814 	bl	800aae0 <HAL_SD_InitCard>
 800aab8:	4603      	mov	r3, r0
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d001      	beq.n	800aac2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800aabe:	2301      	movs	r3, #1
 800aac0:	e00a      	b.n	800aad8 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2200      	movs	r2, #0
 800aac6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2200      	movs	r2, #0
 800aacc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2201      	movs	r2, #1
 800aad2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800aad6:	2300      	movs	r3, #0
}
 800aad8:	4618      	mov	r0, r3
 800aada:	3708      	adds	r7, #8
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}

0800aae0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800aae0:	b5b0      	push	{r4, r5, r7, lr}
 800aae2:	b08e      	sub	sp, #56	; 0x38
 800aae4:	af04      	add	r7, sp, #16
 800aae6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800aae8:	2300      	movs	r3, #0
 800aaea:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800aaec:	2300      	movs	r3, #0
 800aaee:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800aaf8:	2300      	movs	r3, #0
 800aafa:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800aafc:	2376      	movs	r3, #118	; 0x76
 800aafe:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681d      	ldr	r5, [r3, #0]
 800ab04:	466c      	mov	r4, sp
 800ab06:	f107 0314 	add.w	r3, r7, #20
 800ab0a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ab0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ab12:	f107 0308 	add.w	r3, r7, #8
 800ab16:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ab18:	4628      	mov	r0, r5
 800ab1a:	f003 fa87 	bl	800e02c <SDIO_Init>
 800ab1e:	4603      	mov	r3, r0
 800ab20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800ab24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d001      	beq.n	800ab30 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	e031      	b.n	800ab94 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800ab30:	4b1a      	ldr	r3, [pc, #104]	; (800ab9c <HAL_SD_InitCard+0xbc>)
 800ab32:	2200      	movs	r2, #0
 800ab34:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f003 fabf 	bl	800e0be <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800ab40:	4b16      	ldr	r3, [pc, #88]	; (800ab9c <HAL_SD_InitCard+0xbc>)
 800ab42:	2201      	movs	r2, #1
 800ab44:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800ab46:	6878      	ldr	r0, [r7, #4]
 800ab48:	f000 ffc6 	bl	800bad8 <SD_PowerON>
 800ab4c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ab4e:	6a3b      	ldr	r3, [r7, #32]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d00b      	beq.n	800ab6c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2201      	movs	r2, #1
 800ab58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab60:	6a3b      	ldr	r3, [r7, #32]
 800ab62:	431a      	orrs	r2, r3
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ab68:	2301      	movs	r3, #1
 800ab6a:	e013      	b.n	800ab94 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800ab6c:	6878      	ldr	r0, [r7, #4]
 800ab6e:	f000 fee5 	bl	800b93c <SD_InitCard>
 800ab72:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ab74:	6a3b      	ldr	r3, [r7, #32]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d00b      	beq.n	800ab92 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2201      	movs	r2, #1
 800ab7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab86:	6a3b      	ldr	r3, [r7, #32]
 800ab88:	431a      	orrs	r2, r3
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ab8e:	2301      	movs	r3, #1
 800ab90:	e000      	b.n	800ab94 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800ab92:	2300      	movs	r3, #0
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	3728      	adds	r7, #40	; 0x28
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bdb0      	pop	{r4, r5, r7, pc}
 800ab9c:	422580a0 	.word	0x422580a0

0800aba0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b08c      	sub	sp, #48	; 0x30
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	60f8      	str	r0, [r7, #12]
 800aba8:	60b9      	str	r1, [r7, #8]
 800abaa:	607a      	str	r2, [r7, #4]
 800abac:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800abb2:	68bb      	ldr	r3, [r7, #8]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d107      	bne.n	800abc8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abbc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800abc4:	2301      	movs	r3, #1
 800abc6:	e0c7      	b.n	800ad58 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800abce:	b2db      	uxtb	r3, r3
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	f040 80c0 	bne.w	800ad56 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	2200      	movs	r2, #0
 800abda:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800abdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	441a      	add	r2, r3
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abe6:	429a      	cmp	r2, r3
 800abe8:	d907      	bls.n	800abfa <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abee:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800abf6:	2301      	movs	r3, #1
 800abf8:	e0ae      	b.n	800ad58 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	2203      	movs	r2, #3
 800abfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	2200      	movs	r2, #0
 800ac08:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800ac18:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac1e:	4a50      	ldr	r2, [pc, #320]	; (800ad60 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800ac20:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac26:	4a4f      	ldr	r2, [pc, #316]	; (800ad64 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800ac28:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac2e:	2200      	movs	r2, #0
 800ac30:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	3380      	adds	r3, #128	; 0x80
 800ac3c:	4619      	mov	r1, r3
 800ac3e:	68ba      	ldr	r2, [r7, #8]
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	025b      	lsls	r3, r3, #9
 800ac44:	089b      	lsrs	r3, r3, #2
 800ac46:	f7fd fc07 	bl	8008458 <HAL_DMA_Start_IT>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d017      	beq.n	800ac80 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800ac5e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	4a40      	ldr	r2, [pc, #256]	; (800ad68 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800ac66:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac6c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	2201      	movs	r2, #1
 800ac78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	e06b      	b.n	800ad58 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800ac80:	4b3a      	ldr	r3, [pc, #232]	; (800ad6c <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800ac82:	2201      	movs	r2, #1
 800ac84:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac8a:	2b01      	cmp	r3, #1
 800ac8c:	d002      	beq.n	800ac94 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800ac8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac90:	025b      	lsls	r3, r3, #9
 800ac92:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	f003 faa1 	bl	800e1e4 <SDMMC_CmdBlockLength>
 800aca2:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800aca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d00f      	beq.n	800acca <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	4a2e      	ldr	r2, [pc, #184]	; (800ad68 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800acb0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800acb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acb8:	431a      	orrs	r2, r3
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	2201      	movs	r2, #1
 800acc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800acc6:	2301      	movs	r3, #1
 800acc8:	e046      	b.n	800ad58 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800acca:	f04f 33ff 	mov.w	r3, #4294967295
 800acce:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	025b      	lsls	r3, r3, #9
 800acd4:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800acd6:	2390      	movs	r3, #144	; 0x90
 800acd8:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800acda:	2302      	movs	r3, #2
 800acdc:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800acde:	2300      	movs	r3, #0
 800ace0:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800ace2:	2301      	movs	r3, #1
 800ace4:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	f107 0210 	add.w	r2, r7, #16
 800acee:	4611      	mov	r1, r2
 800acf0:	4618      	mov	r0, r3
 800acf2:	f003 fa4b 	bl	800e18c <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	2b01      	cmp	r3, #1
 800acfa:	d90a      	bls.n	800ad12 <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	2282      	movs	r2, #130	; 0x82
 800ad00:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ad08:	4618      	mov	r0, r3
 800ad0a:	f003 faaf 	bl	800e26c <SDMMC_CmdReadMultiBlock>
 800ad0e:	62f8      	str	r0, [r7, #44]	; 0x2c
 800ad10:	e009      	b.n	800ad26 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2281      	movs	r2, #129	; 0x81
 800ad16:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f003 fa82 	bl	800e228 <SDMMC_CmdReadSingleBlock>
 800ad24:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800ad26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d012      	beq.n	800ad52 <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4a0d      	ldr	r2, [pc, #52]	; (800ad68 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800ad32:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad3a:	431a      	orrs	r2, r3
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	2201      	movs	r2, #1
 800ad44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800ad4e:	2301      	movs	r3, #1
 800ad50:	e002      	b.n	800ad58 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800ad52:	2300      	movs	r3, #0
 800ad54:	e000      	b.n	800ad58 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800ad56:	2302      	movs	r3, #2
  }
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3730      	adds	r7, #48	; 0x30
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}
 800ad60:	0800b74b 	.word	0x0800b74b
 800ad64:	0800b7bd 	.word	0x0800b7bd
 800ad68:	004005ff 	.word	0x004005ff
 800ad6c:	4225858c 	.word	0x4225858c

0800ad70 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b08c      	sub	sp, #48	; 0x30
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	60f8      	str	r0, [r7, #12]
 800ad78:	60b9      	str	r1, [r7, #8]
 800ad7a:	607a      	str	r2, [r7, #4]
 800ad7c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d107      	bne.n	800ad98 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad8c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ad94:	2301      	movs	r3, #1
 800ad96:	e0ca      	b.n	800af2e <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ad9e:	b2db      	uxtb	r3, r3
 800ada0:	2b01      	cmp	r3, #1
 800ada2:	f040 80c3 	bne.w	800af2c <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	2200      	movs	r2, #0
 800adaa:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800adac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	441a      	add	r2, r3
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800adb6:	429a      	cmp	r2, r3
 800adb8:	d907      	bls.n	800adca <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adbe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800adc6:	2301      	movs	r3, #1
 800adc8:	e0b1      	b.n	800af2e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	2203      	movs	r2, #3
 800adce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	2200      	movs	r2, #0
 800add8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f042 021a 	orr.w	r2, r2, #26
 800ade8:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adee:	4a52      	ldr	r2, [pc, #328]	; (800af38 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800adf0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adf6:	4a51      	ldr	r2, [pc, #324]	; (800af3c <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800adf8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adfe:	2200      	movs	r2, #0
 800ae00:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae06:	2b01      	cmp	r3, #1
 800ae08:	d002      	beq.n	800ae10 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800ae0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae0c:	025b      	lsls	r3, r3, #9
 800ae0e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ae18:	4618      	mov	r0, r3
 800ae1a:	f003 f9e3 	bl	800e1e4 <SDMMC_CmdBlockLength>
 800ae1e:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ae20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d00f      	beq.n	800ae46 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	4a45      	ldr	r2, [pc, #276]	; (800af40 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800ae2c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae34:	431a      	orrs	r2, r3
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	2201      	movs	r2, #1
 800ae3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800ae42:	2301      	movs	r3, #1
 800ae44:	e073      	b.n	800af2e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	2b01      	cmp	r3, #1
 800ae4a:	d90a      	bls.n	800ae62 <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	22a0      	movs	r2, #160	; 0xa0
 800ae50:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ae58:	4618      	mov	r0, r3
 800ae5a:	f003 fa4b 	bl	800e2f4 <SDMMC_CmdWriteMultiBlock>
 800ae5e:	62f8      	str	r0, [r7, #44]	; 0x2c
 800ae60:	e009      	b.n	800ae76 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	2290      	movs	r2, #144	; 0x90
 800ae66:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f003 fa1e 	bl	800e2b0 <SDMMC_CmdWriteSingleBlock>
 800ae74:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800ae76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d012      	beq.n	800aea2 <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4a2f      	ldr	r2, [pc, #188]	; (800af40 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800ae82:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae8a:	431a      	orrs	r2, r3
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	2201      	movs	r2, #1
 800ae94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800ae9e:	2301      	movs	r3, #1
 800aea0:	e045      	b.n	800af2e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800aea2:	4b28      	ldr	r3, [pc, #160]	; (800af44 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800aea4:	2201      	movs	r2, #1
 800aea6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800aeac:	68b9      	ldr	r1, [r7, #8]
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	3380      	adds	r3, #128	; 0x80
 800aeb4:	461a      	mov	r2, r3
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	025b      	lsls	r3, r3, #9
 800aeba:	089b      	lsrs	r3, r3, #2
 800aebc:	f7fd facc 	bl	8008458 <HAL_DMA_Start_IT>
 800aec0:	4603      	mov	r3, r0
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d01a      	beq.n	800aefc <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	f022 021a 	bic.w	r2, r2, #26
 800aed4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	4a19      	ldr	r2, [pc, #100]	; (800af40 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800aedc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aee2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	2201      	movs	r2, #1
 800aeee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	2200      	movs	r2, #0
 800aef6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800aef8:	2301      	movs	r3, #1
 800aefa:	e018      	b.n	800af2e <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800aefc:	f04f 33ff 	mov.w	r3, #4294967295
 800af00:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	025b      	lsls	r3, r3, #9
 800af06:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800af08:	2390      	movs	r3, #144	; 0x90
 800af0a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800af0c:	2300      	movs	r3, #0
 800af0e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800af10:	2300      	movs	r3, #0
 800af12:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800af14:	2301      	movs	r3, #1
 800af16:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f107 0210 	add.w	r2, r7, #16
 800af20:	4611      	mov	r1, r2
 800af22:	4618      	mov	r0, r3
 800af24:	f003 f932 	bl	800e18c <SDIO_ConfigData>

      return HAL_OK;
 800af28:	2300      	movs	r3, #0
 800af2a:	e000      	b.n	800af2e <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800af2c:	2302      	movs	r3, #2
  }
}
 800af2e:	4618      	mov	r0, r3
 800af30:	3730      	adds	r7, #48	; 0x30
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop
 800af38:	0800b721 	.word	0x0800b721
 800af3c:	0800b7bd 	.word	0x0800b7bd
 800af40:	004005ff 	.word	0x004005ff
 800af44:	4225858c 	.word	0x4225858c

0800af48 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	b084      	sub	sp, #16
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af54:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800af60:	2b00      	cmp	r3, #0
 800af62:	d008      	beq.n	800af76 <HAL_SD_IRQHandler+0x2e>
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	f003 0308 	and.w	r3, r3, #8
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d003      	beq.n	800af76 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800af6e:	6878      	ldr	r0, [r7, #4]
 800af70:	f000 ffc8 	bl	800bf04 <SD_Read_IT>
 800af74:	e155      	b.n	800b222 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af80:	2b00      	cmp	r3, #0
 800af82:	f000 808f 	beq.w	800b0a4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800af8e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af96:	687a      	ldr	r2, [r7, #4]
 800af98:	6812      	ldr	r2, [r2, #0]
 800af9a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800af9e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800afa2:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f022 0201 	bic.w	r2, r2, #1
 800afb2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f003 0308 	and.w	r3, r3, #8
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d039      	beq.n	800b032 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	f003 0302 	and.w	r3, r3, #2
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d104      	bne.n	800afd2 <HAL_SD_IRQHandler+0x8a>
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	f003 0320 	and.w	r3, r3, #32
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d011      	beq.n	800aff6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	4618      	mov	r0, r3
 800afd8:	f003 f9ae 	bl	800e338 <SDMMC_CmdStopTransfer>
 800afdc:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800afde:	68bb      	ldr	r3, [r7, #8]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d008      	beq.n	800aff6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800afe8:	68bb      	ldr	r3, [r7, #8]
 800afea:	431a      	orrs	r2, r3
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f000 f91f 	bl	800b234 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	f240 523a 	movw	r2, #1338	; 0x53a
 800affe:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2201      	movs	r2, #1
 800b004:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2200      	movs	r2, #0
 800b00c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	f003 0301 	and.w	r3, r3, #1
 800b014:	2b00      	cmp	r3, #0
 800b016:	d104      	bne.n	800b022 <HAL_SD_IRQHandler+0xda>
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	f003 0302 	and.w	r3, r3, #2
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d003      	beq.n	800b02a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	f003 fe04 	bl	800ec30 <HAL_SD_RxCpltCallback>
 800b028:	e0fb      	b.n	800b222 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800b02a:	6878      	ldr	r0, [r7, #4]
 800b02c:	f003 fdf6 	bl	800ec1c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b030:	e0f7      	b.n	800b222 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b038:	2b00      	cmp	r3, #0
 800b03a:	f000 80f2 	beq.w	800b222 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	f003 0320 	and.w	r3, r3, #32
 800b044:	2b00      	cmp	r3, #0
 800b046:	d011      	beq.n	800b06c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	4618      	mov	r0, r3
 800b04e:	f003 f973 	bl	800e338 <SDMMC_CmdStopTransfer>
 800b052:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d008      	beq.n	800b06c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b05e:	68bb      	ldr	r3, [r7, #8]
 800b060:	431a      	orrs	r2, r3
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f000 f8e4 	bl	800b234 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	f003 0301 	and.w	r3, r3, #1
 800b072:	2b00      	cmp	r3, #0
 800b074:	f040 80d5 	bne.w	800b222 <HAL_SD_IRQHandler+0x2da>
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	f003 0302 	and.w	r3, r3, #2
 800b07e:	2b00      	cmp	r3, #0
 800b080:	f040 80cf 	bne.w	800b222 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f022 0208 	bic.w	r2, r2, #8
 800b092:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2201      	movs	r2, #1
 800b098:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800b09c:	6878      	ldr	r0, [r7, #4]
 800b09e:	f003 fdbd 	bl	800ec1c <HAL_SD_TxCpltCallback>
}
 800b0a2:	e0be      	b.n	800b222 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d008      	beq.n	800b0c4 <HAL_SD_IRQHandler+0x17c>
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	f003 0308 	and.w	r3, r3, #8
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d003      	beq.n	800b0c4 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800b0bc:	6878      	ldr	r0, [r7, #4]
 800b0be:	f000 ff72 	bl	800bfa6 <SD_Write_IT>
 800b0c2:	e0ae      	b.n	800b222 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0ca:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	f000 80a7 	beq.w	800b222 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0da:	f003 0302 	and.w	r3, r3, #2
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d005      	beq.n	800b0ee <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0e6:	f043 0202 	orr.w	r2, r3, #2
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0f4:	f003 0308 	and.w	r3, r3, #8
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d005      	beq.n	800b108 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b100:	f043 0208 	orr.w	r2, r3, #8
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b10e:	f003 0320 	and.w	r3, r3, #32
 800b112:	2b00      	cmp	r3, #0
 800b114:	d005      	beq.n	800b122 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b11a:	f043 0220 	orr.w	r2, r3, #32
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b128:	f003 0310 	and.w	r3, r3, #16
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d005      	beq.n	800b13c <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b134:	f043 0210 	orr.w	r2, r3, #16
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	f240 523a 	movw	r2, #1338	; 0x53a
 800b144:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800b154:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	4618      	mov	r0, r3
 800b15c:	f003 f8ec 	bl	800e338 <SDMMC_CmdStopTransfer>
 800b160:	4602      	mov	r2, r0
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b166:	431a      	orrs	r2, r3
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	f003 0308 	and.w	r3, r3, #8
 800b172:	2b00      	cmp	r3, #0
 800b174:	d00a      	beq.n	800b18c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	2201      	movs	r2, #1
 800b17a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2200      	movs	r2, #0
 800b182:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800b184:	6878      	ldr	r0, [r7, #4]
 800b186:	f000 f855 	bl	800b234 <HAL_SD_ErrorCallback>
}
 800b18a:	e04a      	b.n	800b222 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b192:	2b00      	cmp	r3, #0
 800b194:	d045      	beq.n	800b222 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	f003 0310 	and.w	r3, r3, #16
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d104      	bne.n	800b1aa <HAL_SD_IRQHandler+0x262>
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	f003 0320 	and.w	r3, r3, #32
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d011      	beq.n	800b1ce <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1ae:	4a1f      	ldr	r2, [pc, #124]	; (800b22c <HAL_SD_IRQHandler+0x2e4>)
 800b1b0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f7fd f9a6 	bl	8008508 <HAL_DMA_Abort_IT>
 800b1bc:	4603      	mov	r3, r0
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d02f      	beq.n	800b222 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f000 fb4a 	bl	800b860 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b1cc:	e029      	b.n	800b222 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	f003 0301 	and.w	r3, r3, #1
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d104      	bne.n	800b1e2 <HAL_SD_IRQHandler+0x29a>
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f003 0302 	and.w	r3, r3, #2
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d011      	beq.n	800b206 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1e6:	4a12      	ldr	r2, [pc, #72]	; (800b230 <HAL_SD_IRQHandler+0x2e8>)
 800b1e8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f7fd f98a 	bl	8008508 <HAL_DMA_Abort_IT>
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d013      	beq.n	800b222 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1fe:	4618      	mov	r0, r3
 800b200:	f000 fb65 	bl	800b8ce <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b204:	e00d      	b.n	800b222 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	2200      	movs	r2, #0
 800b20a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2201      	movs	r2, #1
 800b210:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	2200      	movs	r2, #0
 800b218:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800b21a:	6878      	ldr	r0, [r7, #4]
 800b21c:	f003 fcf4 	bl	800ec08 <HAL_SD_AbortCallback>
}
 800b220:	e7ff      	b.n	800b222 <HAL_SD_IRQHandler+0x2da>
 800b222:	bf00      	nop
 800b224:	3710      	adds	r7, #16
 800b226:	46bd      	mov	sp, r7
 800b228:	bd80      	pop	{r7, pc}
 800b22a:	bf00      	nop
 800b22c:	0800b861 	.word	0x0800b861
 800b230:	0800b8cf 	.word	0x0800b8cf

0800b234 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800b234:	b480      	push	{r7}
 800b236:	b083      	sub	sp, #12
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800b23c:	bf00      	nop
 800b23e:	370c      	adds	r7, #12
 800b240:	46bd      	mov	sp, r7
 800b242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b246:	4770      	bx	lr

0800b248 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800b248:	b480      	push	{r7}
 800b24a:	b083      	sub	sp, #12
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
 800b250:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b256:	0f9b      	lsrs	r3, r3, #30
 800b258:	b2da      	uxtb	r2, r3
 800b25a:	683b      	ldr	r3, [r7, #0]
 800b25c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b262:	0e9b      	lsrs	r3, r3, #26
 800b264:	b2db      	uxtb	r3, r3
 800b266:	f003 030f 	and.w	r3, r3, #15
 800b26a:	b2da      	uxtb	r2, r3
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b274:	0e1b      	lsrs	r3, r3, #24
 800b276:	b2db      	uxtb	r3, r3
 800b278:	f003 0303 	and.w	r3, r3, #3
 800b27c:	b2da      	uxtb	r2, r3
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b286:	0c1b      	lsrs	r3, r3, #16
 800b288:	b2da      	uxtb	r2, r3
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b292:	0a1b      	lsrs	r3, r3, #8
 800b294:	b2da      	uxtb	r2, r3
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b29e:	b2da      	uxtb	r2, r3
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2a8:	0d1b      	lsrs	r3, r3, #20
 800b2aa:	b29a      	uxth	r2, r3
 800b2ac:	683b      	ldr	r3, [r7, #0]
 800b2ae:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2b4:	0c1b      	lsrs	r3, r3, #16
 800b2b6:	b2db      	uxtb	r3, r3
 800b2b8:	f003 030f 	and.w	r3, r3, #15
 800b2bc:	b2da      	uxtb	r2, r3
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2c6:	0bdb      	lsrs	r3, r3, #15
 800b2c8:	b2db      	uxtb	r3, r3
 800b2ca:	f003 0301 	and.w	r3, r3, #1
 800b2ce:	b2da      	uxtb	r2, r3
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2d8:	0b9b      	lsrs	r3, r3, #14
 800b2da:	b2db      	uxtb	r3, r3
 800b2dc:	f003 0301 	and.w	r3, r3, #1
 800b2e0:	b2da      	uxtb	r2, r3
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2ea:	0b5b      	lsrs	r3, r3, #13
 800b2ec:	b2db      	uxtb	r3, r3
 800b2ee:	f003 0301 	and.w	r3, r3, #1
 800b2f2:	b2da      	uxtb	r2, r3
 800b2f4:	683b      	ldr	r3, [r7, #0]
 800b2f6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2fc:	0b1b      	lsrs	r3, r3, #12
 800b2fe:	b2db      	uxtb	r3, r3
 800b300:	f003 0301 	and.w	r3, r3, #1
 800b304:	b2da      	uxtb	r2, r3
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	2200      	movs	r2, #0
 800b30e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b314:	2b00      	cmp	r3, #0
 800b316:	d163      	bne.n	800b3e0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b31c:	009a      	lsls	r2, r3, #2
 800b31e:	f640 73fc 	movw	r3, #4092	; 0xffc
 800b322:	4013      	ands	r3, r2
 800b324:	687a      	ldr	r2, [r7, #4]
 800b326:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b328:	0f92      	lsrs	r2, r2, #30
 800b32a:	431a      	orrs	r2, r3
 800b32c:	683b      	ldr	r3, [r7, #0]
 800b32e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b334:	0edb      	lsrs	r3, r3, #27
 800b336:	b2db      	uxtb	r3, r3
 800b338:	f003 0307 	and.w	r3, r3, #7
 800b33c:	b2da      	uxtb	r2, r3
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b346:	0e1b      	lsrs	r3, r3, #24
 800b348:	b2db      	uxtb	r3, r3
 800b34a:	f003 0307 	and.w	r3, r3, #7
 800b34e:	b2da      	uxtb	r2, r3
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b358:	0d5b      	lsrs	r3, r3, #21
 800b35a:	b2db      	uxtb	r3, r3
 800b35c:	f003 0307 	and.w	r3, r3, #7
 800b360:	b2da      	uxtb	r2, r3
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b36a:	0c9b      	lsrs	r3, r3, #18
 800b36c:	b2db      	uxtb	r3, r3
 800b36e:	f003 0307 	and.w	r3, r3, #7
 800b372:	b2da      	uxtb	r2, r3
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b37c:	0bdb      	lsrs	r3, r3, #15
 800b37e:	b2db      	uxtb	r3, r3
 800b380:	f003 0307 	and.w	r3, r3, #7
 800b384:	b2da      	uxtb	r2, r3
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	691b      	ldr	r3, [r3, #16]
 800b38e:	1c5a      	adds	r2, r3, #1
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	7e1b      	ldrb	r3, [r3, #24]
 800b398:	b2db      	uxtb	r3, r3
 800b39a:	f003 0307 	and.w	r3, r3, #7
 800b39e:	3302      	adds	r3, #2
 800b3a0:	2201      	movs	r2, #1
 800b3a2:	fa02 f303 	lsl.w	r3, r2, r3
 800b3a6:	687a      	ldr	r2, [r7, #4]
 800b3a8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800b3aa:	fb02 f203 	mul.w	r2, r2, r3
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b3b2:	683b      	ldr	r3, [r7, #0]
 800b3b4:	7a1b      	ldrb	r3, [r3, #8]
 800b3b6:	b2db      	uxtb	r3, r3
 800b3b8:	f003 030f 	and.w	r3, r3, #15
 800b3bc:	2201      	movs	r2, #1
 800b3be:	409a      	lsls	r2, r3
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3c8:	687a      	ldr	r2, [r7, #4]
 800b3ca:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800b3cc:	0a52      	lsrs	r2, r2, #9
 800b3ce:	fb02 f203 	mul.w	r2, r2, r3
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b3dc:	661a      	str	r2, [r3, #96]	; 0x60
 800b3de:	e031      	b.n	800b444 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3e4:	2b01      	cmp	r3, #1
 800b3e6:	d11d      	bne.n	800b424 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b3ec:	041b      	lsls	r3, r3, #16
 800b3ee:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b3f6:	0c1b      	lsrs	r3, r3, #16
 800b3f8:	431a      	orrs	r2, r3
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	691b      	ldr	r3, [r3, #16]
 800b402:	3301      	adds	r3, #1
 800b404:	029a      	lsls	r2, r3, #10
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b418:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	661a      	str	r2, [r3, #96]	; 0x60
 800b422:	e00f      	b.n	800b444 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	4a58      	ldr	r2, [pc, #352]	; (800b58c <HAL_SD_GetCardCSD+0x344>)
 800b42a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b430:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2201      	movs	r2, #1
 800b43c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b440:	2301      	movs	r3, #1
 800b442:	e09d      	b.n	800b580 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b448:	0b9b      	lsrs	r3, r3, #14
 800b44a:	b2db      	uxtb	r3, r3
 800b44c:	f003 0301 	and.w	r3, r3, #1
 800b450:	b2da      	uxtb	r2, r3
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b45a:	09db      	lsrs	r3, r3, #7
 800b45c:	b2db      	uxtb	r3, r3
 800b45e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b462:	b2da      	uxtb	r2, r3
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b46c:	b2db      	uxtb	r3, r3
 800b46e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b472:	b2da      	uxtb	r2, r3
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b47c:	0fdb      	lsrs	r3, r3, #31
 800b47e:	b2da      	uxtb	r2, r3
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b488:	0f5b      	lsrs	r3, r3, #29
 800b48a:	b2db      	uxtb	r3, r3
 800b48c:	f003 0303 	and.w	r3, r3, #3
 800b490:	b2da      	uxtb	r2, r3
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b49a:	0e9b      	lsrs	r3, r3, #26
 800b49c:	b2db      	uxtb	r3, r3
 800b49e:	f003 0307 	and.w	r3, r3, #7
 800b4a2:	b2da      	uxtb	r2, r3
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4ac:	0d9b      	lsrs	r3, r3, #22
 800b4ae:	b2db      	uxtb	r3, r3
 800b4b0:	f003 030f 	and.w	r3, r3, #15
 800b4b4:	b2da      	uxtb	r2, r3
 800b4b6:	683b      	ldr	r3, [r7, #0]
 800b4b8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4be:	0d5b      	lsrs	r3, r3, #21
 800b4c0:	b2db      	uxtb	r3, r3
 800b4c2:	f003 0301 	and.w	r3, r3, #1
 800b4c6:	b2da      	uxtb	r2, r3
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800b4ce:	683b      	ldr	r3, [r7, #0]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4da:	0c1b      	lsrs	r3, r3, #16
 800b4dc:	b2db      	uxtb	r3, r3
 800b4de:	f003 0301 	and.w	r3, r3, #1
 800b4e2:	b2da      	uxtb	r2, r3
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4ee:	0bdb      	lsrs	r3, r3, #15
 800b4f0:	b2db      	uxtb	r3, r3
 800b4f2:	f003 0301 	and.w	r3, r3, #1
 800b4f6:	b2da      	uxtb	r2, r3
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b502:	0b9b      	lsrs	r3, r3, #14
 800b504:	b2db      	uxtb	r3, r3
 800b506:	f003 0301 	and.w	r3, r3, #1
 800b50a:	b2da      	uxtb	r2, r3
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b516:	0b5b      	lsrs	r3, r3, #13
 800b518:	b2db      	uxtb	r3, r3
 800b51a:	f003 0301 	and.w	r3, r3, #1
 800b51e:	b2da      	uxtb	r2, r3
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b52a:	0b1b      	lsrs	r3, r3, #12
 800b52c:	b2db      	uxtb	r3, r3
 800b52e:	f003 0301 	and.w	r3, r3, #1
 800b532:	b2da      	uxtb	r2, r3
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b53e:	0a9b      	lsrs	r3, r3, #10
 800b540:	b2db      	uxtb	r3, r3
 800b542:	f003 0303 	and.w	r3, r3, #3
 800b546:	b2da      	uxtb	r2, r3
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b552:	0a1b      	lsrs	r3, r3, #8
 800b554:	b2db      	uxtb	r3, r3
 800b556:	f003 0303 	and.w	r3, r3, #3
 800b55a:	b2da      	uxtb	r2, r3
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b566:	085b      	lsrs	r3, r3, #1
 800b568:	b2db      	uxtb	r3, r3
 800b56a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b56e:	b2da      	uxtb	r2, r3
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	2201      	movs	r2, #1
 800b57a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800b57e:	2300      	movs	r3, #0
}
 800b580:	4618      	mov	r0, r3
 800b582:	370c      	adds	r7, #12
 800b584:	46bd      	mov	sp, r7
 800b586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58a:	4770      	bx	lr
 800b58c:	004005ff 	.word	0x004005ff

0800b590 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800b590:	b480      	push	{r7}
 800b592:	b083      	sub	sp, #12
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b5ae:	683b      	ldr	r3, [r7, #0]
 800b5b0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b5b6:	683b      	ldr	r3, [r7, #0]
 800b5b8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800b5da:	2300      	movs	r3, #0
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	370c      	adds	r7, #12
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e6:	4770      	bx	lr

0800b5e8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800b5e8:	b5b0      	push	{r4, r5, r7, lr}
 800b5ea:	b08e      	sub	sp, #56	; 0x38
 800b5ec:	af04      	add	r7, sp, #16
 800b5ee:	6078      	str	r0, [r7, #4]
 800b5f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	2203      	movs	r2, #3
 800b5f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b5fe:	2b03      	cmp	r3, #3
 800b600:	d02e      	beq.n	800b660 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b608:	d106      	bne.n	800b618 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b60e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	639a      	str	r2, [r3, #56]	; 0x38
 800b616:	e029      	b.n	800b66c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b61e:	d10a      	bne.n	800b636 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800b620:	6878      	ldr	r0, [r7, #4]
 800b622:	f000 fb0f 	bl	800bc44 <SD_WideBus_Enable>
 800b626:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b62c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b62e:	431a      	orrs	r2, r3
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	639a      	str	r2, [r3, #56]	; 0x38
 800b634:	e01a      	b.n	800b66c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d10a      	bne.n	800b652 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800b63c:	6878      	ldr	r0, [r7, #4]
 800b63e:	f000 fb4c 	bl	800bcda <SD_WideBus_Disable>
 800b642:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b64a:	431a      	orrs	r2, r3
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	639a      	str	r2, [r3, #56]	; 0x38
 800b650:	e00c      	b.n	800b66c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b656:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	639a      	str	r2, [r3, #56]	; 0x38
 800b65e:	e005      	b.n	800b66c <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b664:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b670:	2b00      	cmp	r3, #0
 800b672:	d009      	beq.n	800b688 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	4a18      	ldr	r2, [pc, #96]	; (800b6dc <HAL_SD_ConfigWideBusOperation+0xf4>)
 800b67a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2201      	movs	r2, #1
 800b680:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b684:	2301      	movs	r3, #1
 800b686:	e024      	b.n	800b6d2 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	685b      	ldr	r3, [r3, #4]
 800b68c:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	689b      	ldr	r3, [r3, #8]
 800b692:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	68db      	ldr	r3, [r3, #12]
 800b698:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	695b      	ldr	r3, [r3, #20]
 800b6a2:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	699b      	ldr	r3, [r3, #24]
 800b6a8:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	681d      	ldr	r5, [r3, #0]
 800b6ae:	466c      	mov	r4, sp
 800b6b0:	f107 0318 	add.w	r3, r7, #24
 800b6b4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b6b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b6bc:	f107 030c 	add.w	r3, r7, #12
 800b6c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b6c2:	4628      	mov	r0, r5
 800b6c4:	f002 fcb2 	bl	800e02c <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b6d0:	2300      	movs	r3, #0
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	3728      	adds	r7, #40	; 0x28
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bdb0      	pop	{r4, r5, r7, pc}
 800b6da:	bf00      	nop
 800b6dc:	004005ff 	.word	0x004005ff

0800b6e0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b086      	sub	sp, #24
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800b6ec:	f107 030c 	add.w	r3, r7, #12
 800b6f0:	4619      	mov	r1, r3
 800b6f2:	6878      	ldr	r0, [r7, #4]
 800b6f4:	f000 fa7e 	bl	800bbf4 <SD_SendStatus>
 800b6f8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b6fa:	697b      	ldr	r3, [r7, #20]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d005      	beq.n	800b70c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b704:	697b      	ldr	r3, [r7, #20]
 800b706:	431a      	orrs	r2, r3
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	0a5b      	lsrs	r3, r3, #9
 800b710:	f003 030f 	and.w	r3, r3, #15
 800b714:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800b716:	693b      	ldr	r3, [r7, #16]
}
 800b718:	4618      	mov	r0, r3
 800b71a:	3718      	adds	r7, #24
 800b71c:	46bd      	mov	sp, r7
 800b71e:	bd80      	pop	{r7, pc}

0800b720 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b720:	b480      	push	{r7}
 800b722:	b085      	sub	sp, #20
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b72c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b73c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800b73e:	bf00      	nop
 800b740:	3714      	adds	r7, #20
 800b742:	46bd      	mov	sp, r7
 800b744:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b748:	4770      	bx	lr

0800b74a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b74a:	b580      	push	{r7, lr}
 800b74c:	b084      	sub	sp, #16
 800b74e:	af00      	add	r7, sp, #0
 800b750:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b756:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b75c:	2b82      	cmp	r3, #130	; 0x82
 800b75e:	d111      	bne.n	800b784 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	4618      	mov	r0, r3
 800b766:	f002 fde7 	bl	800e338 <SDMMC_CmdStopTransfer>
 800b76a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b76c:	68bb      	ldr	r3, [r7, #8]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d008      	beq.n	800b784 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b776:	68bb      	ldr	r3, [r7, #8]
 800b778:	431a      	orrs	r2, r3
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800b77e:	68f8      	ldr	r0, [r7, #12]
 800b780:	f7ff fd58 	bl	800b234 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	f022 0208 	bic.w	r2, r2, #8
 800b792:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	f240 523a 	movw	r2, #1338	; 0x53a
 800b79c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	2201      	movs	r2, #1
 800b7a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800b7ac:	68f8      	ldr	r0, [r7, #12]
 800b7ae:	f003 fa3f 	bl	800ec30 <HAL_SD_RxCpltCallback>
#endif
}
 800b7b2:	bf00      	nop
 800b7b4:	3710      	adds	r7, #16
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	bd80      	pop	{r7, pc}
	...

0800b7bc <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b086      	sub	sp, #24
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7c8:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800b7ca:	6878      	ldr	r0, [r7, #4]
 800b7cc:	f7fd f848 	bl	8008860 <HAL_DMA_GetError>
 800b7d0:	4603      	mov	r3, r0
 800b7d2:	2b02      	cmp	r3, #2
 800b7d4:	d03e      	beq.n	800b854 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800b7d6:	697b      	ldr	r3, [r7, #20]
 800b7d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7dc:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800b7de:	697b      	ldr	r3, [r7, #20]
 800b7e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7e4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800b7e6:	693b      	ldr	r3, [r7, #16]
 800b7e8:	2b01      	cmp	r3, #1
 800b7ea:	d002      	beq.n	800b7f2 <SD_DMAError+0x36>
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	2b01      	cmp	r3, #1
 800b7f0:	d12d      	bne.n	800b84e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	4a19      	ldr	r2, [pc, #100]	; (800b85c <SD_DMAError+0xa0>)
 800b7f8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800b808:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b80a:	697b      	ldr	r3, [r7, #20]
 800b80c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b80e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b812:	697b      	ldr	r3, [r7, #20]
 800b814:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800b816:	6978      	ldr	r0, [r7, #20]
 800b818:	f7ff ff62 	bl	800b6e0 <HAL_SD_GetCardState>
 800b81c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b81e:	68bb      	ldr	r3, [r7, #8]
 800b820:	2b06      	cmp	r3, #6
 800b822:	d002      	beq.n	800b82a <SD_DMAError+0x6e>
 800b824:	68bb      	ldr	r3, [r7, #8]
 800b826:	2b05      	cmp	r3, #5
 800b828:	d10a      	bne.n	800b840 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b82a:	697b      	ldr	r3, [r7, #20]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	4618      	mov	r0, r3
 800b830:	f002 fd82 	bl	800e338 <SDMMC_CmdStopTransfer>
 800b834:	4602      	mov	r2, r0
 800b836:	697b      	ldr	r3, [r7, #20]
 800b838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b83a:	431a      	orrs	r2, r3
 800b83c:	697b      	ldr	r3, [r7, #20]
 800b83e:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800b840:	697b      	ldr	r3, [r7, #20]
 800b842:	2201      	movs	r2, #1
 800b844:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b848:	697b      	ldr	r3, [r7, #20]
 800b84a:	2200      	movs	r2, #0
 800b84c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800b84e:	6978      	ldr	r0, [r7, #20]
 800b850:	f7ff fcf0 	bl	800b234 <HAL_SD_ErrorCallback>
#endif
  }
}
 800b854:	bf00      	nop
 800b856:	3718      	adds	r7, #24
 800b858:	46bd      	mov	sp, r7
 800b85a:	bd80      	pop	{r7, pc}
 800b85c:	004005ff 	.word	0x004005ff

0800b860 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b084      	sub	sp, #16
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b86c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f240 523a 	movw	r2, #1338	; 0x53a
 800b876:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800b878:	68f8      	ldr	r0, [r7, #12]
 800b87a:	f7ff ff31 	bl	800b6e0 <HAL_SD_GetCardState>
 800b87e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	2201      	movs	r2, #1
 800b884:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	2200      	movs	r2, #0
 800b88c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b88e:	68bb      	ldr	r3, [r7, #8]
 800b890:	2b06      	cmp	r3, #6
 800b892:	d002      	beq.n	800b89a <SD_DMATxAbort+0x3a>
 800b894:	68bb      	ldr	r3, [r7, #8]
 800b896:	2b05      	cmp	r3, #5
 800b898:	d10a      	bne.n	800b8b0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	4618      	mov	r0, r3
 800b8a0:	f002 fd4a 	bl	800e338 <SDMMC_CmdStopTransfer>
 800b8a4:	4602      	mov	r2, r0
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8aa:	431a      	orrs	r2, r3
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d103      	bne.n	800b8c0 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800b8b8:	68f8      	ldr	r0, [r7, #12]
 800b8ba:	f003 f9a5 	bl	800ec08 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800b8be:	e002      	b.n	800b8c6 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800b8c0:	68f8      	ldr	r0, [r7, #12]
 800b8c2:	f7ff fcb7 	bl	800b234 <HAL_SD_ErrorCallback>
}
 800b8c6:	bf00      	nop
 800b8c8:	3710      	adds	r7, #16
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	bd80      	pop	{r7, pc}

0800b8ce <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800b8ce:	b580      	push	{r7, lr}
 800b8d0:	b084      	sub	sp, #16
 800b8d2:	af00      	add	r7, sp, #0
 800b8d4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8da:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	f240 523a 	movw	r2, #1338	; 0x53a
 800b8e4:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800b8e6:	68f8      	ldr	r0, [r7, #12]
 800b8e8:	f7ff fefa 	bl	800b6e0 <HAL_SD_GetCardState>
 800b8ec:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	2b06      	cmp	r3, #6
 800b900:	d002      	beq.n	800b908 <SD_DMARxAbort+0x3a>
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	2b05      	cmp	r3, #5
 800b906:	d10a      	bne.n	800b91e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	4618      	mov	r0, r3
 800b90e:	f002 fd13 	bl	800e338 <SDMMC_CmdStopTransfer>
 800b912:	4602      	mov	r2, r0
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b918:	431a      	orrs	r2, r3
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b922:	2b00      	cmp	r3, #0
 800b924:	d103      	bne.n	800b92e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800b926:	68f8      	ldr	r0, [r7, #12]
 800b928:	f003 f96e 	bl	800ec08 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800b92c:	e002      	b.n	800b934 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800b92e:	68f8      	ldr	r0, [r7, #12]
 800b930:	f7ff fc80 	bl	800b234 <HAL_SD_ErrorCallback>
}
 800b934:	bf00      	nop
 800b936:	3710      	adds	r7, #16
 800b938:	46bd      	mov	sp, r7
 800b93a:	bd80      	pop	{r7, pc}

0800b93c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800b93c:	b5b0      	push	{r4, r5, r7, lr}
 800b93e:	b094      	sub	sp, #80	; 0x50
 800b940:	af04      	add	r7, sp, #16
 800b942:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800b944:	2301      	movs	r3, #1
 800b946:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	4618      	mov	r0, r3
 800b94e:	f002 fbc5 	bl	800e0dc <SDIO_GetPowerState>
 800b952:	4603      	mov	r3, r0
 800b954:	2b00      	cmp	r3, #0
 800b956:	d102      	bne.n	800b95e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b958:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800b95c:	e0b7      	b.n	800bace <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b962:	2b03      	cmp	r3, #3
 800b964:	d02f      	beq.n	800b9c6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	4618      	mov	r0, r3
 800b96c:	f002 fdee 	bl	800e54c <SDMMC_CmdSendCID>
 800b970:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b972:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b974:	2b00      	cmp	r3, #0
 800b976:	d001      	beq.n	800b97c <SD_InitCard+0x40>
    {
      return errorstate;
 800b978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b97a:	e0a8      	b.n	800bace <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	2100      	movs	r1, #0
 800b982:	4618      	mov	r0, r3
 800b984:	f002 fbef 	bl	800e166 <SDIO_GetResponse>
 800b988:	4602      	mov	r2, r0
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	2104      	movs	r1, #4
 800b994:	4618      	mov	r0, r3
 800b996:	f002 fbe6 	bl	800e166 <SDIO_GetResponse>
 800b99a:	4602      	mov	r2, r0
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	2108      	movs	r1, #8
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	f002 fbdd 	bl	800e166 <SDIO_GetResponse>
 800b9ac:	4602      	mov	r2, r0
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	210c      	movs	r1, #12
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	f002 fbd4 	bl	800e166 <SDIO_GetResponse>
 800b9be:	4602      	mov	r2, r0
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9ca:	2b03      	cmp	r3, #3
 800b9cc:	d00d      	beq.n	800b9ea <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f107 020e 	add.w	r2, r7, #14
 800b9d6:	4611      	mov	r1, r2
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f002 fdf4 	bl	800e5c6 <SDMMC_CmdSetRelAdd>
 800b9de:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b9e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d001      	beq.n	800b9ea <SD_InitCard+0xae>
    {
      return errorstate;
 800b9e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9e8:	e071      	b.n	800bace <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9ee:	2b03      	cmp	r3, #3
 800b9f0:	d036      	beq.n	800ba60 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800b9f2:	89fb      	ldrh	r3, [r7, #14]
 800b9f4:	461a      	mov	r2, r3
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681a      	ldr	r2, [r3, #0]
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ba02:	041b      	lsls	r3, r3, #16
 800ba04:	4619      	mov	r1, r3
 800ba06:	4610      	mov	r0, r2
 800ba08:	f002 fdbe 	bl	800e588 <SDMMC_CmdSendCSD>
 800ba0c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ba0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d001      	beq.n	800ba18 <SD_InitCard+0xdc>
    {
      return errorstate;
 800ba14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba16:	e05a      	b.n	800bace <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	2100      	movs	r1, #0
 800ba1e:	4618      	mov	r0, r3
 800ba20:	f002 fba1 	bl	800e166 <SDIO_GetResponse>
 800ba24:	4602      	mov	r2, r0
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	2104      	movs	r1, #4
 800ba30:	4618      	mov	r0, r3
 800ba32:	f002 fb98 	bl	800e166 <SDIO_GetResponse>
 800ba36:	4602      	mov	r2, r0
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	2108      	movs	r1, #8
 800ba42:	4618      	mov	r0, r3
 800ba44:	f002 fb8f 	bl	800e166 <SDIO_GetResponse>
 800ba48:	4602      	mov	r2, r0
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	210c      	movs	r1, #12
 800ba54:	4618      	mov	r0, r3
 800ba56:	f002 fb86 	bl	800e166 <SDIO_GetResponse>
 800ba5a:	4602      	mov	r2, r0
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	2104      	movs	r1, #4
 800ba66:	4618      	mov	r0, r3
 800ba68:	f002 fb7d 	bl	800e166 <SDIO_GetResponse>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	0d1a      	lsrs	r2, r3, #20
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800ba74:	f107 0310 	add.w	r3, r7, #16
 800ba78:	4619      	mov	r1, r3
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	f7ff fbe4 	bl	800b248 <HAL_SD_GetCardCSD>
 800ba80:	4603      	mov	r3, r0
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d002      	beq.n	800ba8c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ba86:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ba8a:	e020      	b.n	800bace <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	6819      	ldr	r1, [r3, #0]
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ba94:	041b      	lsls	r3, r3, #16
 800ba96:	f04f 0400 	mov.w	r4, #0
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	4623      	mov	r3, r4
 800ba9e:	4608      	mov	r0, r1
 800baa0:	f002 fc6c 	bl	800e37c <SDMMC_CmdSelDesel>
 800baa4:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800baa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d001      	beq.n	800bab0 <SD_InitCard+0x174>
  {
    return errorstate;
 800baac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800baae:	e00e      	b.n	800bace <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681d      	ldr	r5, [r3, #0]
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	466c      	mov	r4, sp
 800bab8:	f103 0210 	add.w	r2, r3, #16
 800babc:	ca07      	ldmia	r2, {r0, r1, r2}
 800babe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bac2:	3304      	adds	r3, #4
 800bac4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bac6:	4628      	mov	r0, r5
 800bac8:	f002 fab0 	bl	800e02c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800bacc:	2300      	movs	r3, #0
}
 800bace:	4618      	mov	r0, r3
 800bad0:	3740      	adds	r7, #64	; 0x40
 800bad2:	46bd      	mov	sp, r7
 800bad4:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800bad8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800bad8:	b580      	push	{r7, lr}
 800bada:	b086      	sub	sp, #24
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bae0:	2300      	movs	r3, #0
 800bae2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800bae4:	2300      	movs	r3, #0
 800bae6:	617b      	str	r3, [r7, #20]
 800bae8:	2300      	movs	r3, #0
 800baea:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	4618      	mov	r0, r3
 800baf2:	f002 fc66 	bl	800e3c2 <SDMMC_CmdGoIdleState>
 800baf6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d001      	beq.n	800bb02 <SD_PowerON+0x2a>
  {
    return errorstate;
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	e072      	b.n	800bbe8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	4618      	mov	r0, r3
 800bb08:	f002 fc79 	bl	800e3fe <SDMMC_CmdOperCond>
 800bb0c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d00d      	beq.n	800bb30 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2200      	movs	r2, #0
 800bb18:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f002 fc4f 	bl	800e3c2 <SDMMC_CmdGoIdleState>
 800bb24:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d004      	beq.n	800bb36 <SD_PowerON+0x5e>
    {
      return errorstate;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	e05b      	b.n	800bbe8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	2201      	movs	r2, #1
 800bb34:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb3a:	2b01      	cmp	r3, #1
 800bb3c:	d137      	bne.n	800bbae <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	2100      	movs	r1, #0
 800bb44:	4618      	mov	r0, r3
 800bb46:	f002 fc79 	bl	800e43c <SDMMC_CmdAppCommand>
 800bb4a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d02d      	beq.n	800bbae <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bb52:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bb56:	e047      	b.n	800bbe8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	2100      	movs	r1, #0
 800bb5e:	4618      	mov	r0, r3
 800bb60:	f002 fc6c 	bl	800e43c <SDMMC_CmdAppCommand>
 800bb64:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d001      	beq.n	800bb70 <SD_PowerON+0x98>
    {
      return errorstate;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	e03b      	b.n	800bbe8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	491e      	ldr	r1, [pc, #120]	; (800bbf0 <SD_PowerON+0x118>)
 800bb76:	4618      	mov	r0, r3
 800bb78:	f002 fc82 	bl	800e480 <SDMMC_CmdAppOperCommand>
 800bb7c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d002      	beq.n	800bb8a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bb84:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bb88:	e02e      	b.n	800bbe8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	2100      	movs	r1, #0
 800bb90:	4618      	mov	r0, r3
 800bb92:	f002 fae8 	bl	800e166 <SDIO_GetResponse>
 800bb96:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800bb98:	697b      	ldr	r3, [r7, #20]
 800bb9a:	0fdb      	lsrs	r3, r3, #31
 800bb9c:	2b01      	cmp	r3, #1
 800bb9e:	d101      	bne.n	800bba4 <SD_PowerON+0xcc>
 800bba0:	2301      	movs	r3, #1
 800bba2:	e000      	b.n	800bba6 <SD_PowerON+0xce>
 800bba4:	2300      	movs	r3, #0
 800bba6:	613b      	str	r3, [r7, #16]

    count++;
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	3301      	adds	r3, #1
 800bbac:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800bbae:	68bb      	ldr	r3, [r7, #8]
 800bbb0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800bbb4:	4293      	cmp	r3, r2
 800bbb6:	d802      	bhi.n	800bbbe <SD_PowerON+0xe6>
 800bbb8:	693b      	ldr	r3, [r7, #16]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d0cc      	beq.n	800bb58 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800bbc4:	4293      	cmp	r3, r2
 800bbc6:	d902      	bls.n	800bbce <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800bbc8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bbcc:	e00c      	b.n	800bbe8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800bbce:	697b      	ldr	r3, [r7, #20]
 800bbd0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d003      	beq.n	800bbe0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2201      	movs	r2, #1
 800bbdc:	645a      	str	r2, [r3, #68]	; 0x44
 800bbde:	e002      	b.n	800bbe6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800bbe6:	2300      	movs	r3, #0
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	3718      	adds	r7, #24
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}
 800bbf0:	c1100000 	.word	0xc1100000

0800bbf4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b084      	sub	sp, #16
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
 800bbfc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d102      	bne.n	800bc0a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800bc04:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800bc08:	e018      	b.n	800bc3c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681a      	ldr	r2, [r3, #0]
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc12:	041b      	lsls	r3, r3, #16
 800bc14:	4619      	mov	r1, r3
 800bc16:	4610      	mov	r0, r2
 800bc18:	f002 fcf6 	bl	800e608 <SDMMC_CmdSendStatus>
 800bc1c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d001      	beq.n	800bc28 <SD_SendStatus+0x34>
  {
    return errorstate;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	e009      	b.n	800bc3c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	2100      	movs	r1, #0
 800bc2e:	4618      	mov	r0, r3
 800bc30:	f002 fa99 	bl	800e166 <SDIO_GetResponse>
 800bc34:	4602      	mov	r2, r0
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800bc3a:	2300      	movs	r3, #0
}
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	3710      	adds	r7, #16
 800bc40:	46bd      	mov	sp, r7
 800bc42:	bd80      	pop	{r7, pc}

0800bc44 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b086      	sub	sp, #24
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	60fb      	str	r3, [r7, #12]
 800bc50:	2300      	movs	r3, #0
 800bc52:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	2100      	movs	r1, #0
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	f002 fa83 	bl	800e166 <SDIO_GetResponse>
 800bc60:	4603      	mov	r3, r0
 800bc62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bc66:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bc6a:	d102      	bne.n	800bc72 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bc6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bc70:	e02f      	b.n	800bcd2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800bc72:	f107 030c 	add.w	r3, r7, #12
 800bc76:	4619      	mov	r1, r3
 800bc78:	6878      	ldr	r0, [r7, #4]
 800bc7a:	f000 f879 	bl	800bd70 <SD_FindSCR>
 800bc7e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bc80:	697b      	ldr	r3, [r7, #20]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d001      	beq.n	800bc8a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800bc86:	697b      	ldr	r3, [r7, #20]
 800bc88:	e023      	b.n	800bcd2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bc8a:	693b      	ldr	r3, [r7, #16]
 800bc8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d01c      	beq.n	800bcce <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681a      	ldr	r2, [r3, #0]
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc9c:	041b      	lsls	r3, r3, #16
 800bc9e:	4619      	mov	r1, r3
 800bca0:	4610      	mov	r0, r2
 800bca2:	f002 fbcb 	bl	800e43c <SDMMC_CmdAppCommand>
 800bca6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bca8:	697b      	ldr	r3, [r7, #20]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d001      	beq.n	800bcb2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800bcae:	697b      	ldr	r3, [r7, #20]
 800bcb0:	e00f      	b.n	800bcd2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	2102      	movs	r1, #2
 800bcb8:	4618      	mov	r0, r3
 800bcba:	f002 fc04 	bl	800e4c6 <SDMMC_CmdBusWidth>
 800bcbe:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bcc0:	697b      	ldr	r3, [r7, #20]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d001      	beq.n	800bcca <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800bcc6:	697b      	ldr	r3, [r7, #20]
 800bcc8:	e003      	b.n	800bcd2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800bcca:	2300      	movs	r3, #0
 800bccc:	e001      	b.n	800bcd2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bcce:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	3718      	adds	r7, #24
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	bd80      	pop	{r7, pc}

0800bcda <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800bcda:	b580      	push	{r7, lr}
 800bcdc:	b086      	sub	sp, #24
 800bcde:	af00      	add	r7, sp, #0
 800bce0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800bce2:	2300      	movs	r3, #0
 800bce4:	60fb      	str	r3, [r7, #12]
 800bce6:	2300      	movs	r3, #0
 800bce8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	2100      	movs	r1, #0
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f002 fa38 	bl	800e166 <SDIO_GetResponse>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bcfc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bd00:	d102      	bne.n	800bd08 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bd02:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bd06:	e02f      	b.n	800bd68 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800bd08:	f107 030c 	add.w	r3, r7, #12
 800bd0c:	4619      	mov	r1, r3
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f000 f82e 	bl	800bd70 <SD_FindSCR>
 800bd14:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bd16:	697b      	ldr	r3, [r7, #20]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d001      	beq.n	800bd20 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800bd1c:	697b      	ldr	r3, [r7, #20]
 800bd1e:	e023      	b.n	800bd68 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bd20:	693b      	ldr	r3, [r7, #16]
 800bd22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d01c      	beq.n	800bd64 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681a      	ldr	r2, [r3, #0]
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd32:	041b      	lsls	r3, r3, #16
 800bd34:	4619      	mov	r1, r3
 800bd36:	4610      	mov	r0, r2
 800bd38:	f002 fb80 	bl	800e43c <SDMMC_CmdAppCommand>
 800bd3c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bd3e:	697b      	ldr	r3, [r7, #20]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d001      	beq.n	800bd48 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800bd44:	697b      	ldr	r3, [r7, #20]
 800bd46:	e00f      	b.n	800bd68 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	2100      	movs	r1, #0
 800bd4e:	4618      	mov	r0, r3
 800bd50:	f002 fbb9 	bl	800e4c6 <SDMMC_CmdBusWidth>
 800bd54:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bd56:	697b      	ldr	r3, [r7, #20]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d001      	beq.n	800bd60 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800bd5c:	697b      	ldr	r3, [r7, #20]
 800bd5e:	e003      	b.n	800bd68 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800bd60:	2300      	movs	r3, #0
 800bd62:	e001      	b.n	800bd68 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bd64:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800bd68:	4618      	mov	r0, r3
 800bd6a:	3718      	adds	r7, #24
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	bd80      	pop	{r7, pc}

0800bd70 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800bd70:	b590      	push	{r4, r7, lr}
 800bd72:	b08f      	sub	sp, #60	; 0x3c
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	6078      	str	r0, [r7, #4]
 800bd78:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800bd7a:	f7fb fd7b 	bl	8007874 <HAL_GetTick>
 800bd7e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800bd80:	2300      	movs	r3, #0
 800bd82:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800bd84:	2300      	movs	r3, #0
 800bd86:	60bb      	str	r3, [r7, #8]
 800bd88:	2300      	movs	r3, #0
 800bd8a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	2108      	movs	r1, #8
 800bd96:	4618      	mov	r0, r3
 800bd98:	f002 fa24 	bl	800e1e4 <SDMMC_CmdBlockLength>
 800bd9c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bd9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d001      	beq.n	800bda8 <SD_FindSCR+0x38>
  {
    return errorstate;
 800bda4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bda6:	e0a9      	b.n	800befc <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	681a      	ldr	r2, [r3, #0]
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bdb0:	041b      	lsls	r3, r3, #16
 800bdb2:	4619      	mov	r1, r3
 800bdb4:	4610      	mov	r0, r2
 800bdb6:	f002 fb41 	bl	800e43c <SDMMC_CmdAppCommand>
 800bdba:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bdbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d001      	beq.n	800bdc6 <SD_FindSCR+0x56>
  {
    return errorstate;
 800bdc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdc4:	e09a      	b.n	800befc <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800bdc6:	f04f 33ff 	mov.w	r3, #4294967295
 800bdca:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800bdcc:	2308      	movs	r3, #8
 800bdce:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800bdd0:	2330      	movs	r3, #48	; 0x30
 800bdd2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800bdd4:	2302      	movs	r3, #2
 800bdd6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800bdd8:	2300      	movs	r3, #0
 800bdda:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800bddc:	2301      	movs	r3, #1
 800bdde:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	f107 0210 	add.w	r2, r7, #16
 800bde8:	4611      	mov	r1, r2
 800bdea:	4618      	mov	r0, r3
 800bdec:	f002 f9ce 	bl	800e18c <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	f002 fb88 	bl	800e50a <SDMMC_CmdSendSCR>
 800bdfa:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bdfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d022      	beq.n	800be48 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800be02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be04:	e07a      	b.n	800befc <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800be10:	2b00      	cmp	r3, #0
 800be12:	d00e      	beq.n	800be32 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	6819      	ldr	r1, [r3, #0]
 800be18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be1a:	009b      	lsls	r3, r3, #2
 800be1c:	f107 0208 	add.w	r2, r7, #8
 800be20:	18d4      	adds	r4, r2, r3
 800be22:	4608      	mov	r0, r1
 800be24:	f002 f92d 	bl	800e082 <SDIO_ReadFIFO>
 800be28:	4603      	mov	r3, r0
 800be2a:	6023      	str	r3, [r4, #0]
      index++;
 800be2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be2e:	3301      	adds	r3, #1
 800be30:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800be32:	f7fb fd1f 	bl	8007874 <HAL_GetTick>
 800be36:	4602      	mov	r2, r0
 800be38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be3a:	1ad3      	subs	r3, r2, r3
 800be3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be40:	d102      	bne.n	800be48 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800be42:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800be46:	e059      	b.n	800befc <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800be4e:	f240 432a 	movw	r3, #1066	; 0x42a
 800be52:	4013      	ands	r3, r2
 800be54:	2b00      	cmp	r3, #0
 800be56:	d0d6      	beq.n	800be06 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be5e:	f003 0308 	and.w	r3, r3, #8
 800be62:	2b00      	cmp	r3, #0
 800be64:	d005      	beq.n	800be72 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	2208      	movs	r2, #8
 800be6c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800be6e:	2308      	movs	r3, #8
 800be70:	e044      	b.n	800befc <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be78:	f003 0302 	and.w	r3, r3, #2
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d005      	beq.n	800be8c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	2202      	movs	r2, #2
 800be86:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800be88:	2302      	movs	r3, #2
 800be8a:	e037      	b.n	800befc <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be92:	f003 0320 	and.w	r3, r3, #32
 800be96:	2b00      	cmp	r3, #0
 800be98:	d005      	beq.n	800bea6 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	2220      	movs	r2, #32
 800bea0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800bea2:	2320      	movs	r3, #32
 800bea4:	e02a      	b.n	800befc <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	f240 523a 	movw	r2, #1338	; 0x53a
 800beae:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	061a      	lsls	r2, r3, #24
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	021b      	lsls	r3, r3, #8
 800beb8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bebc:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	0a1b      	lsrs	r3, r3, #8
 800bec2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bec6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	0e1b      	lsrs	r3, r3, #24
 800becc:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bed0:	601a      	str	r2, [r3, #0]
    scr++;
 800bed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bed4:	3304      	adds	r3, #4
 800bed6:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	061a      	lsls	r2, r3, #24
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	021b      	lsls	r3, r3, #8
 800bee0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bee4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800bee6:	68bb      	ldr	r3, [r7, #8]
 800bee8:	0a1b      	lsrs	r3, r3, #8
 800beea:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800beee:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	0e1b      	lsrs	r3, r3, #24
 800bef4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bef8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800befa:	2300      	movs	r3, #0
}
 800befc:	4618      	mov	r0, r3
 800befe:	373c      	adds	r7, #60	; 0x3c
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd90      	pop	{r4, r7, pc}

0800bf04 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b086      	sub	sp, #24
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf10:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf16:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800bf18:	693b      	ldr	r3, [r7, #16]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d03f      	beq.n	800bf9e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800bf1e:	2300      	movs	r3, #0
 800bf20:	617b      	str	r3, [r7, #20]
 800bf22:	e033      	b.n	800bf8c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	4618      	mov	r0, r3
 800bf2a:	f002 f8aa 	bl	800e082 <SDIO_ReadFIFO>
 800bf2e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800bf30:	68bb      	ldr	r3, [r7, #8]
 800bf32:	b2da      	uxtb	r2, r3
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	701a      	strb	r2, [r3, #0]
      tmp++;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	3301      	adds	r3, #1
 800bf3c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bf3e:	693b      	ldr	r3, [r7, #16]
 800bf40:	3b01      	subs	r3, #1
 800bf42:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	0a1b      	lsrs	r3, r3, #8
 800bf48:	b2da      	uxtb	r2, r3
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	3301      	adds	r3, #1
 800bf52:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bf54:	693b      	ldr	r3, [r7, #16]
 800bf56:	3b01      	subs	r3, #1
 800bf58:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800bf5a:	68bb      	ldr	r3, [r7, #8]
 800bf5c:	0c1b      	lsrs	r3, r3, #16
 800bf5e:	b2da      	uxtb	r2, r3
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	701a      	strb	r2, [r3, #0]
      tmp++;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	3301      	adds	r3, #1
 800bf68:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bf6a:	693b      	ldr	r3, [r7, #16]
 800bf6c:	3b01      	subs	r3, #1
 800bf6e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	0e1b      	lsrs	r3, r3, #24
 800bf74:	b2da      	uxtb	r2, r3
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	701a      	strb	r2, [r3, #0]
      tmp++;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	3301      	adds	r3, #1
 800bf7e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bf80:	693b      	ldr	r3, [r7, #16]
 800bf82:	3b01      	subs	r3, #1
 800bf84:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800bf86:	697b      	ldr	r3, [r7, #20]
 800bf88:	3301      	adds	r3, #1
 800bf8a:	617b      	str	r3, [r7, #20]
 800bf8c:	697b      	ldr	r3, [r7, #20]
 800bf8e:	2b07      	cmp	r3, #7
 800bf90:	d9c8      	bls.n	800bf24 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	68fa      	ldr	r2, [r7, #12]
 800bf96:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	693a      	ldr	r2, [r7, #16]
 800bf9c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800bf9e:	bf00      	nop
 800bfa0:	3718      	adds	r7, #24
 800bfa2:	46bd      	mov	sp, r7
 800bfa4:	bd80      	pop	{r7, pc}

0800bfa6 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800bfa6:	b580      	push	{r7, lr}
 800bfa8:	b086      	sub	sp, #24
 800bfaa:	af00      	add	r7, sp, #0
 800bfac:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	6a1b      	ldr	r3, [r3, #32]
 800bfb2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfb8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800bfba:	693b      	ldr	r3, [r7, #16]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d043      	beq.n	800c048 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	617b      	str	r3, [r7, #20]
 800bfc4:	e037      	b.n	800c036 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	781b      	ldrb	r3, [r3, #0]
 800bfca:	60bb      	str	r3, [r7, #8]
      tmp++;
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	3301      	adds	r3, #1
 800bfd0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bfd2:	693b      	ldr	r3, [r7, #16]
 800bfd4:	3b01      	subs	r3, #1
 800bfd6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	781b      	ldrb	r3, [r3, #0]
 800bfdc:	021a      	lsls	r2, r3, #8
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	4313      	orrs	r3, r2
 800bfe2:	60bb      	str	r3, [r7, #8]
      tmp++;
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	3301      	adds	r3, #1
 800bfe8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bfea:	693b      	ldr	r3, [r7, #16]
 800bfec:	3b01      	subs	r3, #1
 800bfee:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	781b      	ldrb	r3, [r3, #0]
 800bff4:	041a      	lsls	r2, r3, #16
 800bff6:	68bb      	ldr	r3, [r7, #8]
 800bff8:	4313      	orrs	r3, r2
 800bffa:	60bb      	str	r3, [r7, #8]
      tmp++;
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	3301      	adds	r3, #1
 800c000:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c002:	693b      	ldr	r3, [r7, #16]
 800c004:	3b01      	subs	r3, #1
 800c006:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	061a      	lsls	r2, r3, #24
 800c00e:	68bb      	ldr	r3, [r7, #8]
 800c010:	4313      	orrs	r3, r2
 800c012:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	3301      	adds	r3, #1
 800c018:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c01a:	693b      	ldr	r3, [r7, #16]
 800c01c:	3b01      	subs	r3, #1
 800c01e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	f107 0208 	add.w	r2, r7, #8
 800c028:	4611      	mov	r1, r2
 800c02a:	4618      	mov	r0, r3
 800c02c:	f002 f836 	bl	800e09c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800c030:	697b      	ldr	r3, [r7, #20]
 800c032:	3301      	adds	r3, #1
 800c034:	617b      	str	r3, [r7, #20]
 800c036:	697b      	ldr	r3, [r7, #20]
 800c038:	2b07      	cmp	r3, #7
 800c03a:	d9c4      	bls.n	800bfc6 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	68fa      	ldr	r2, [r7, #12]
 800c040:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	693a      	ldr	r2, [r7, #16]
 800c046:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800c048:	bf00      	nop
 800c04a:	3718      	adds	r7, #24
 800c04c:	46bd      	mov	sp, r7
 800c04e:	bd80      	pop	{r7, pc}

0800c050 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b082      	sub	sp, #8
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d101      	bne.n	800c062 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c05e:	2301      	movs	r3, #1
 800c060:	e056      	b.n	800c110 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	2200      	movs	r2, #0
 800c066:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c06e:	b2db      	uxtb	r3, r3
 800c070:	2b00      	cmp	r3, #0
 800c072:	d106      	bne.n	800c082 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2200      	movs	r2, #0
 800c078:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c07c:	6878      	ldr	r0, [r7, #4]
 800c07e:	f7f9 fdf1 	bl	8005c64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	2202      	movs	r2, #2
 800c086:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	681a      	ldr	r2, [r3, #0]
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c098:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	685a      	ldr	r2, [r3, #4]
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	689b      	ldr	r3, [r3, #8]
 800c0a2:	431a      	orrs	r2, r3
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	68db      	ldr	r3, [r3, #12]
 800c0a8:	431a      	orrs	r2, r3
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	691b      	ldr	r3, [r3, #16]
 800c0ae:	431a      	orrs	r2, r3
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	695b      	ldr	r3, [r3, #20]
 800c0b4:	431a      	orrs	r2, r3
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	699b      	ldr	r3, [r3, #24]
 800c0ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c0be:	431a      	orrs	r2, r3
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	69db      	ldr	r3, [r3, #28]
 800c0c4:	431a      	orrs	r2, r3
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	6a1b      	ldr	r3, [r3, #32]
 800c0ca:	ea42 0103 	orr.w	r1, r2, r3
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	430a      	orrs	r2, r1
 800c0d8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	699b      	ldr	r3, [r3, #24]
 800c0de:	0c1b      	lsrs	r3, r3, #16
 800c0e0:	f003 0104 	and.w	r1, r3, #4
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	430a      	orrs	r2, r1
 800c0ee:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	69da      	ldr	r2, [r3, #28]
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c0fe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	2200      	movs	r2, #0
 800c104:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	2201      	movs	r2, #1
 800c10a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800c10e:	2300      	movs	r3, #0
}
 800c110:	4618      	mov	r0, r3
 800c112:	3708      	adds	r7, #8
 800c114:	46bd      	mov	sp, r7
 800c116:	bd80      	pop	{r7, pc}

0800c118 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b088      	sub	sp, #32
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	60f8      	str	r0, [r7, #12]
 800c120:	60b9      	str	r1, [r7, #8]
 800c122:	603b      	str	r3, [r7, #0]
 800c124:	4613      	mov	r3, r2
 800c126:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c128:	2300      	movs	r3, #0
 800c12a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c132:	2b01      	cmp	r3, #1
 800c134:	d101      	bne.n	800c13a <HAL_SPI_Transmit+0x22>
 800c136:	2302      	movs	r3, #2
 800c138:	e11e      	b.n	800c378 <HAL_SPI_Transmit+0x260>
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	2201      	movs	r2, #1
 800c13e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c142:	f7fb fb97 	bl	8007874 <HAL_GetTick>
 800c146:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c148:	88fb      	ldrh	r3, [r7, #6]
 800c14a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c152:	b2db      	uxtb	r3, r3
 800c154:	2b01      	cmp	r3, #1
 800c156:	d002      	beq.n	800c15e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c158:	2302      	movs	r3, #2
 800c15a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c15c:	e103      	b.n	800c366 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d002      	beq.n	800c16a <HAL_SPI_Transmit+0x52>
 800c164:	88fb      	ldrh	r3, [r7, #6]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d102      	bne.n	800c170 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c16a:	2301      	movs	r3, #1
 800c16c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c16e:	e0fa      	b.n	800c366 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	2203      	movs	r2, #3
 800c174:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	2200      	movs	r2, #0
 800c17c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	68ba      	ldr	r2, [r7, #8]
 800c182:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	88fa      	ldrh	r2, [r7, #6]
 800c188:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	88fa      	ldrh	r2, [r7, #6]
 800c18e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	2200      	movs	r2, #0
 800c194:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	2200      	movs	r2, #0
 800c19a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	2200      	movs	r2, #0
 800c1a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	689b      	ldr	r3, [r3, #8]
 800c1b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1b6:	d107      	bne.n	800c1c8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	681a      	ldr	r2, [r3, #0]
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c1c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1d2:	2b40      	cmp	r3, #64	; 0x40
 800c1d4:	d007      	beq.n	800c1e6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	681a      	ldr	r2, [r3, #0]
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c1e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	68db      	ldr	r3, [r3, #12]
 800c1ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c1ee:	d14b      	bne.n	800c288 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	685b      	ldr	r3, [r3, #4]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d002      	beq.n	800c1fe <HAL_SPI_Transmit+0xe6>
 800c1f8:	8afb      	ldrh	r3, [r7, #22]
 800c1fa:	2b01      	cmp	r3, #1
 800c1fc:	d13e      	bne.n	800c27c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c202:	881a      	ldrh	r2, [r3, #0]
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c20e:	1c9a      	adds	r2, r3, #2
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c218:	b29b      	uxth	r3, r3
 800c21a:	3b01      	subs	r3, #1
 800c21c:	b29a      	uxth	r2, r3
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c222:	e02b      	b.n	800c27c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	689b      	ldr	r3, [r3, #8]
 800c22a:	f003 0302 	and.w	r3, r3, #2
 800c22e:	2b02      	cmp	r3, #2
 800c230:	d112      	bne.n	800c258 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c236:	881a      	ldrh	r2, [r3, #0]
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c242:	1c9a      	adds	r2, r3, #2
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c24c:	b29b      	uxth	r3, r3
 800c24e:	3b01      	subs	r3, #1
 800c250:	b29a      	uxth	r2, r3
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	86da      	strh	r2, [r3, #54]	; 0x36
 800c256:	e011      	b.n	800c27c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c258:	f7fb fb0c 	bl	8007874 <HAL_GetTick>
 800c25c:	4602      	mov	r2, r0
 800c25e:	69bb      	ldr	r3, [r7, #24]
 800c260:	1ad3      	subs	r3, r2, r3
 800c262:	683a      	ldr	r2, [r7, #0]
 800c264:	429a      	cmp	r2, r3
 800c266:	d803      	bhi.n	800c270 <HAL_SPI_Transmit+0x158>
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c26e:	d102      	bne.n	800c276 <HAL_SPI_Transmit+0x15e>
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d102      	bne.n	800c27c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800c276:	2303      	movs	r3, #3
 800c278:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c27a:	e074      	b.n	800c366 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c280:	b29b      	uxth	r3, r3
 800c282:	2b00      	cmp	r3, #0
 800c284:	d1ce      	bne.n	800c224 <HAL_SPI_Transmit+0x10c>
 800c286:	e04c      	b.n	800c322 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	685b      	ldr	r3, [r3, #4]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d002      	beq.n	800c296 <HAL_SPI_Transmit+0x17e>
 800c290:	8afb      	ldrh	r3, [r7, #22]
 800c292:	2b01      	cmp	r3, #1
 800c294:	d140      	bne.n	800c318 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	330c      	adds	r3, #12
 800c2a0:	7812      	ldrb	r2, [r2, #0]
 800c2a2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2a8:	1c5a      	adds	r2, r3, #1
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c2b2:	b29b      	uxth	r3, r3
 800c2b4:	3b01      	subs	r3, #1
 800c2b6:	b29a      	uxth	r2, r3
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800c2bc:	e02c      	b.n	800c318 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	689b      	ldr	r3, [r3, #8]
 800c2c4:	f003 0302 	and.w	r3, r3, #2
 800c2c8:	2b02      	cmp	r3, #2
 800c2ca:	d113      	bne.n	800c2f4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	330c      	adds	r3, #12
 800c2d6:	7812      	ldrb	r2, [r2, #0]
 800c2d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2de:	1c5a      	adds	r2, r3, #1
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c2e8:	b29b      	uxth	r3, r3
 800c2ea:	3b01      	subs	r3, #1
 800c2ec:	b29a      	uxth	r2, r3
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	86da      	strh	r2, [r3, #54]	; 0x36
 800c2f2:	e011      	b.n	800c318 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c2f4:	f7fb fabe 	bl	8007874 <HAL_GetTick>
 800c2f8:	4602      	mov	r2, r0
 800c2fa:	69bb      	ldr	r3, [r7, #24]
 800c2fc:	1ad3      	subs	r3, r2, r3
 800c2fe:	683a      	ldr	r2, [r7, #0]
 800c300:	429a      	cmp	r2, r3
 800c302:	d803      	bhi.n	800c30c <HAL_SPI_Transmit+0x1f4>
 800c304:	683b      	ldr	r3, [r7, #0]
 800c306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c30a:	d102      	bne.n	800c312 <HAL_SPI_Transmit+0x1fa>
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d102      	bne.n	800c318 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800c312:	2303      	movs	r3, #3
 800c314:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c316:	e026      	b.n	800c366 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c31c:	b29b      	uxth	r3, r3
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d1cd      	bne.n	800c2be <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c322:	69ba      	ldr	r2, [r7, #24]
 800c324:	6839      	ldr	r1, [r7, #0]
 800c326:	68f8      	ldr	r0, [r7, #12]
 800c328:	f000 fba4 	bl	800ca74 <SPI_EndRxTxTransaction>
 800c32c:	4603      	mov	r3, r0
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d002      	beq.n	800c338 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	2220      	movs	r2, #32
 800c336:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	689b      	ldr	r3, [r3, #8]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d10a      	bne.n	800c356 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c340:	2300      	movs	r3, #0
 800c342:	613b      	str	r3, [r7, #16]
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	68db      	ldr	r3, [r3, #12]
 800c34a:	613b      	str	r3, [r7, #16]
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	689b      	ldr	r3, [r3, #8]
 800c352:	613b      	str	r3, [r7, #16]
 800c354:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d002      	beq.n	800c364 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800c35e:	2301      	movs	r3, #1
 800c360:	77fb      	strb	r3, [r7, #31]
 800c362:	e000      	b.n	800c366 <HAL_SPI_Transmit+0x24e>
  }

error:
 800c364:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	2201      	movs	r2, #1
 800c36a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	2200      	movs	r2, #0
 800c372:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c376:	7ffb      	ldrb	r3, [r7, #31]
}
 800c378:	4618      	mov	r0, r3
 800c37a:	3720      	adds	r7, #32
 800c37c:	46bd      	mov	sp, r7
 800c37e:	bd80      	pop	{r7, pc}

0800c380 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b088      	sub	sp, #32
 800c384:	af02      	add	r7, sp, #8
 800c386:	60f8      	str	r0, [r7, #12]
 800c388:	60b9      	str	r1, [r7, #8]
 800c38a:	603b      	str	r3, [r7, #0]
 800c38c:	4613      	mov	r3, r2
 800c38e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c390:	2300      	movs	r3, #0
 800c392:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	685b      	ldr	r3, [r3, #4]
 800c398:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c39c:	d112      	bne.n	800c3c4 <HAL_SPI_Receive+0x44>
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	689b      	ldr	r3, [r3, #8]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d10e      	bne.n	800c3c4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	2204      	movs	r2, #4
 800c3aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c3ae:	88fa      	ldrh	r2, [r7, #6]
 800c3b0:	683b      	ldr	r3, [r7, #0]
 800c3b2:	9300      	str	r3, [sp, #0]
 800c3b4:	4613      	mov	r3, r2
 800c3b6:	68ba      	ldr	r2, [r7, #8]
 800c3b8:	68b9      	ldr	r1, [r7, #8]
 800c3ba:	68f8      	ldr	r0, [r7, #12]
 800c3bc:	f000 f8e9 	bl	800c592 <HAL_SPI_TransmitReceive>
 800c3c0:	4603      	mov	r3, r0
 800c3c2:	e0e2      	b.n	800c58a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c3ca:	2b01      	cmp	r3, #1
 800c3cc:	d101      	bne.n	800c3d2 <HAL_SPI_Receive+0x52>
 800c3ce:	2302      	movs	r3, #2
 800c3d0:	e0db      	b.n	800c58a <HAL_SPI_Receive+0x20a>
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	2201      	movs	r2, #1
 800c3d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c3da:	f7fb fa4b 	bl	8007874 <HAL_GetTick>
 800c3de:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c3e6:	b2db      	uxtb	r3, r3
 800c3e8:	2b01      	cmp	r3, #1
 800c3ea:	d002      	beq.n	800c3f2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800c3ec:	2302      	movs	r3, #2
 800c3ee:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c3f0:	e0c2      	b.n	800c578 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d002      	beq.n	800c3fe <HAL_SPI_Receive+0x7e>
 800c3f8:	88fb      	ldrh	r3, [r7, #6]
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d102      	bne.n	800c404 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800c3fe:	2301      	movs	r3, #1
 800c400:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c402:	e0b9      	b.n	800c578 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	2204      	movs	r2, #4
 800c408:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	2200      	movs	r2, #0
 800c410:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	68ba      	ldr	r2, [r7, #8]
 800c416:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	88fa      	ldrh	r2, [r7, #6]
 800c41c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	88fa      	ldrh	r2, [r7, #6]
 800c422:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	2200      	movs	r2, #0
 800c428:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	2200      	movs	r2, #0
 800c42e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	2200      	movs	r2, #0
 800c434:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	2200      	movs	r2, #0
 800c43a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	2200      	movs	r2, #0
 800c440:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	689b      	ldr	r3, [r3, #8]
 800c446:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c44a:	d107      	bne.n	800c45c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	681a      	ldr	r2, [r3, #0]
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c45a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c466:	2b40      	cmp	r3, #64	; 0x40
 800c468:	d007      	beq.n	800c47a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	681a      	ldr	r2, [r3, #0]
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c478:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	68db      	ldr	r3, [r3, #12]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d162      	bne.n	800c548 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c482:	e02e      	b.n	800c4e2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	689b      	ldr	r3, [r3, #8]
 800c48a:	f003 0301 	and.w	r3, r3, #1
 800c48e:	2b01      	cmp	r3, #1
 800c490:	d115      	bne.n	800c4be <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	f103 020c 	add.w	r2, r3, #12
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c49e:	7812      	ldrb	r2, [r2, #0]
 800c4a0:	b2d2      	uxtb	r2, r2
 800c4a2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4a8:	1c5a      	adds	r2, r3, #1
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c4b2:	b29b      	uxth	r3, r3
 800c4b4:	3b01      	subs	r3, #1
 800c4b6:	b29a      	uxth	r2, r3
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c4bc:	e011      	b.n	800c4e2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c4be:	f7fb f9d9 	bl	8007874 <HAL_GetTick>
 800c4c2:	4602      	mov	r2, r0
 800c4c4:	693b      	ldr	r3, [r7, #16]
 800c4c6:	1ad3      	subs	r3, r2, r3
 800c4c8:	683a      	ldr	r2, [r7, #0]
 800c4ca:	429a      	cmp	r2, r3
 800c4cc:	d803      	bhi.n	800c4d6 <HAL_SPI_Receive+0x156>
 800c4ce:	683b      	ldr	r3, [r7, #0]
 800c4d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4d4:	d102      	bne.n	800c4dc <HAL_SPI_Receive+0x15c>
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d102      	bne.n	800c4e2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800c4dc:	2303      	movs	r3, #3
 800c4de:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c4e0:	e04a      	b.n	800c578 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c4e6:	b29b      	uxth	r3, r3
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d1cb      	bne.n	800c484 <HAL_SPI_Receive+0x104>
 800c4ec:	e031      	b.n	800c552 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	689b      	ldr	r3, [r3, #8]
 800c4f4:	f003 0301 	and.w	r3, r3, #1
 800c4f8:	2b01      	cmp	r3, #1
 800c4fa:	d113      	bne.n	800c524 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	68da      	ldr	r2, [r3, #12]
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c506:	b292      	uxth	r2, r2
 800c508:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c50e:	1c9a      	adds	r2, r3, #2
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c518:	b29b      	uxth	r3, r3
 800c51a:	3b01      	subs	r3, #1
 800c51c:	b29a      	uxth	r2, r3
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c522:	e011      	b.n	800c548 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c524:	f7fb f9a6 	bl	8007874 <HAL_GetTick>
 800c528:	4602      	mov	r2, r0
 800c52a:	693b      	ldr	r3, [r7, #16]
 800c52c:	1ad3      	subs	r3, r2, r3
 800c52e:	683a      	ldr	r2, [r7, #0]
 800c530:	429a      	cmp	r2, r3
 800c532:	d803      	bhi.n	800c53c <HAL_SPI_Receive+0x1bc>
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c53a:	d102      	bne.n	800c542 <HAL_SPI_Receive+0x1c2>
 800c53c:	683b      	ldr	r3, [r7, #0]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d102      	bne.n	800c548 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800c542:	2303      	movs	r3, #3
 800c544:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c546:	e017      	b.n	800c578 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c54c:	b29b      	uxth	r3, r3
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d1cd      	bne.n	800c4ee <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c552:	693a      	ldr	r2, [r7, #16]
 800c554:	6839      	ldr	r1, [r7, #0]
 800c556:	68f8      	ldr	r0, [r7, #12]
 800c558:	f000 fa27 	bl	800c9aa <SPI_EndRxTransaction>
 800c55c:	4603      	mov	r3, r0
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d002      	beq.n	800c568 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	2220      	movs	r2, #32
 800c566:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d002      	beq.n	800c576 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800c570:	2301      	movs	r3, #1
 800c572:	75fb      	strb	r3, [r7, #23]
 800c574:	e000      	b.n	800c578 <HAL_SPI_Receive+0x1f8>
  }

error :
 800c576:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	2201      	movs	r2, #1
 800c57c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	2200      	movs	r2, #0
 800c584:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c588:	7dfb      	ldrb	r3, [r7, #23]
}
 800c58a:	4618      	mov	r0, r3
 800c58c:	3718      	adds	r7, #24
 800c58e:	46bd      	mov	sp, r7
 800c590:	bd80      	pop	{r7, pc}

0800c592 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800c592:	b580      	push	{r7, lr}
 800c594:	b08c      	sub	sp, #48	; 0x30
 800c596:	af00      	add	r7, sp, #0
 800c598:	60f8      	str	r0, [r7, #12]
 800c59a:	60b9      	str	r1, [r7, #8]
 800c59c:	607a      	str	r2, [r7, #4]
 800c59e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c5b0:	2b01      	cmp	r3, #1
 800c5b2:	d101      	bne.n	800c5b8 <HAL_SPI_TransmitReceive+0x26>
 800c5b4:	2302      	movs	r3, #2
 800c5b6:	e18a      	b.n	800c8ce <HAL_SPI_TransmitReceive+0x33c>
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	2201      	movs	r2, #1
 800c5bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c5c0:	f7fb f958 	bl	8007874 <HAL_GetTick>
 800c5c4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c5cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	685b      	ldr	r3, [r3, #4]
 800c5d4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800c5d6:	887b      	ldrh	r3, [r7, #2]
 800c5d8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c5da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c5de:	2b01      	cmp	r3, #1
 800c5e0:	d00f      	beq.n	800c602 <HAL_SPI_TransmitReceive+0x70>
 800c5e2:	69fb      	ldr	r3, [r7, #28]
 800c5e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c5e8:	d107      	bne.n	800c5fa <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	689b      	ldr	r3, [r3, #8]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d103      	bne.n	800c5fa <HAL_SPI_TransmitReceive+0x68>
 800c5f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c5f6:	2b04      	cmp	r3, #4
 800c5f8:	d003      	beq.n	800c602 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800c5fa:	2302      	movs	r3, #2
 800c5fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800c600:	e15b      	b.n	800c8ba <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c602:	68bb      	ldr	r3, [r7, #8]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d005      	beq.n	800c614 <HAL_SPI_TransmitReceive+0x82>
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d002      	beq.n	800c614 <HAL_SPI_TransmitReceive+0x82>
 800c60e:	887b      	ldrh	r3, [r7, #2]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d103      	bne.n	800c61c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800c614:	2301      	movs	r3, #1
 800c616:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800c61a:	e14e      	b.n	800c8ba <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c622:	b2db      	uxtb	r3, r3
 800c624:	2b04      	cmp	r3, #4
 800c626:	d003      	beq.n	800c630 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	2205      	movs	r2, #5
 800c62c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	2200      	movs	r2, #0
 800c634:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	687a      	ldr	r2, [r7, #4]
 800c63a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	887a      	ldrh	r2, [r7, #2]
 800c640:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	887a      	ldrh	r2, [r7, #2]
 800c646:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	68ba      	ldr	r2, [r7, #8]
 800c64c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	887a      	ldrh	r2, [r7, #2]
 800c652:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	887a      	ldrh	r2, [r7, #2]
 800c658:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	2200      	movs	r2, #0
 800c65e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	2200      	movs	r2, #0
 800c664:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c670:	2b40      	cmp	r3, #64	; 0x40
 800c672:	d007      	beq.n	800c684 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	681a      	ldr	r2, [r3, #0]
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c682:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	68db      	ldr	r3, [r3, #12]
 800c688:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c68c:	d178      	bne.n	800c780 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	685b      	ldr	r3, [r3, #4]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d002      	beq.n	800c69c <HAL_SPI_TransmitReceive+0x10a>
 800c696:	8b7b      	ldrh	r3, [r7, #26]
 800c698:	2b01      	cmp	r3, #1
 800c69a:	d166      	bne.n	800c76a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6a0:	881a      	ldrh	r2, [r3, #0]
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6ac:	1c9a      	adds	r2, r3, #2
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c6b6:	b29b      	uxth	r3, r3
 800c6b8:	3b01      	subs	r3, #1
 800c6ba:	b29a      	uxth	r2, r3
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c6c0:	e053      	b.n	800c76a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	689b      	ldr	r3, [r3, #8]
 800c6c8:	f003 0302 	and.w	r3, r3, #2
 800c6cc:	2b02      	cmp	r3, #2
 800c6ce:	d11b      	bne.n	800c708 <HAL_SPI_TransmitReceive+0x176>
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c6d4:	b29b      	uxth	r3, r3
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d016      	beq.n	800c708 <HAL_SPI_TransmitReceive+0x176>
 800c6da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6dc:	2b01      	cmp	r3, #1
 800c6de:	d113      	bne.n	800c708 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6e4:	881a      	ldrh	r2, [r3, #0]
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6f0:	1c9a      	adds	r2, r3, #2
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c6fa:	b29b      	uxth	r3, r3
 800c6fc:	3b01      	subs	r3, #1
 800c6fe:	b29a      	uxth	r2, r3
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c704:	2300      	movs	r3, #0
 800c706:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	689b      	ldr	r3, [r3, #8]
 800c70e:	f003 0301 	and.w	r3, r3, #1
 800c712:	2b01      	cmp	r3, #1
 800c714:	d119      	bne.n	800c74a <HAL_SPI_TransmitReceive+0x1b8>
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c71a:	b29b      	uxth	r3, r3
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d014      	beq.n	800c74a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	68da      	ldr	r2, [r3, #12]
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c72a:	b292      	uxth	r2, r2
 800c72c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c732:	1c9a      	adds	r2, r3, #2
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c73c:	b29b      	uxth	r3, r3
 800c73e:	3b01      	subs	r3, #1
 800c740:	b29a      	uxth	r2, r3
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c746:	2301      	movs	r3, #1
 800c748:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c74a:	f7fb f893 	bl	8007874 <HAL_GetTick>
 800c74e:	4602      	mov	r2, r0
 800c750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c752:	1ad3      	subs	r3, r2, r3
 800c754:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c756:	429a      	cmp	r2, r3
 800c758:	d807      	bhi.n	800c76a <HAL_SPI_TransmitReceive+0x1d8>
 800c75a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c75c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c760:	d003      	beq.n	800c76a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800c762:	2303      	movs	r3, #3
 800c764:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c768:	e0a7      	b.n	800c8ba <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c76e:	b29b      	uxth	r3, r3
 800c770:	2b00      	cmp	r3, #0
 800c772:	d1a6      	bne.n	800c6c2 <HAL_SPI_TransmitReceive+0x130>
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c778:	b29b      	uxth	r3, r3
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d1a1      	bne.n	800c6c2 <HAL_SPI_TransmitReceive+0x130>
 800c77e:	e07c      	b.n	800c87a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	685b      	ldr	r3, [r3, #4]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d002      	beq.n	800c78e <HAL_SPI_TransmitReceive+0x1fc>
 800c788:	8b7b      	ldrh	r3, [r7, #26]
 800c78a:	2b01      	cmp	r3, #1
 800c78c:	d16b      	bne.n	800c866 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	330c      	adds	r3, #12
 800c798:	7812      	ldrb	r2, [r2, #0]
 800c79a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7a0:	1c5a      	adds	r2, r3, #1
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c7aa:	b29b      	uxth	r3, r3
 800c7ac:	3b01      	subs	r3, #1
 800c7ae:	b29a      	uxth	r2, r3
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c7b4:	e057      	b.n	800c866 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	689b      	ldr	r3, [r3, #8]
 800c7bc:	f003 0302 	and.w	r3, r3, #2
 800c7c0:	2b02      	cmp	r3, #2
 800c7c2:	d11c      	bne.n	800c7fe <HAL_SPI_TransmitReceive+0x26c>
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c7c8:	b29b      	uxth	r3, r3
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d017      	beq.n	800c7fe <HAL_SPI_TransmitReceive+0x26c>
 800c7ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7d0:	2b01      	cmp	r3, #1
 800c7d2:	d114      	bne.n	800c7fe <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	330c      	adds	r3, #12
 800c7de:	7812      	ldrb	r2, [r2, #0]
 800c7e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7e6:	1c5a      	adds	r2, r3, #1
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c7f0:	b29b      	uxth	r3, r3
 800c7f2:	3b01      	subs	r3, #1
 800c7f4:	b29a      	uxth	r2, r3
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	689b      	ldr	r3, [r3, #8]
 800c804:	f003 0301 	and.w	r3, r3, #1
 800c808:	2b01      	cmp	r3, #1
 800c80a:	d119      	bne.n	800c840 <HAL_SPI_TransmitReceive+0x2ae>
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c810:	b29b      	uxth	r3, r3
 800c812:	2b00      	cmp	r3, #0
 800c814:	d014      	beq.n	800c840 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	68da      	ldr	r2, [r3, #12]
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c820:	b2d2      	uxtb	r2, r2
 800c822:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c828:	1c5a      	adds	r2, r3, #1
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c832:	b29b      	uxth	r3, r3
 800c834:	3b01      	subs	r3, #1
 800c836:	b29a      	uxth	r2, r3
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c83c:	2301      	movs	r3, #1
 800c83e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c840:	f7fb f818 	bl	8007874 <HAL_GetTick>
 800c844:	4602      	mov	r2, r0
 800c846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c848:	1ad3      	subs	r3, r2, r3
 800c84a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c84c:	429a      	cmp	r2, r3
 800c84e:	d803      	bhi.n	800c858 <HAL_SPI_TransmitReceive+0x2c6>
 800c850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c852:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c856:	d102      	bne.n	800c85e <HAL_SPI_TransmitReceive+0x2cc>
 800c858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d103      	bne.n	800c866 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800c85e:	2303      	movs	r3, #3
 800c860:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c864:	e029      	b.n	800c8ba <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c86a:	b29b      	uxth	r3, r3
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d1a2      	bne.n	800c7b6 <HAL_SPI_TransmitReceive+0x224>
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c874:	b29b      	uxth	r3, r3
 800c876:	2b00      	cmp	r3, #0
 800c878:	d19d      	bne.n	800c7b6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c87a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c87c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c87e:	68f8      	ldr	r0, [r7, #12]
 800c880:	f000 f8f8 	bl	800ca74 <SPI_EndRxTxTransaction>
 800c884:	4603      	mov	r3, r0
 800c886:	2b00      	cmp	r3, #0
 800c888:	d006      	beq.n	800c898 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800c88a:	2301      	movs	r3, #1
 800c88c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	2220      	movs	r2, #32
 800c894:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800c896:	e010      	b.n	800c8ba <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	689b      	ldr	r3, [r3, #8]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d10b      	bne.n	800c8b8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	617b      	str	r3, [r7, #20]
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	68db      	ldr	r3, [r3, #12]
 800c8aa:	617b      	str	r3, [r7, #20]
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	689b      	ldr	r3, [r3, #8]
 800c8b2:	617b      	str	r3, [r7, #20]
 800c8b4:	697b      	ldr	r3, [r7, #20]
 800c8b6:	e000      	b.n	800c8ba <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800c8b8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	2201      	movs	r2, #1
 800c8be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	2200      	movs	r2, #0
 800c8c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c8ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	3730      	adds	r7, #48	; 0x30
 800c8d2:	46bd      	mov	sp, r7
 800c8d4:	bd80      	pop	{r7, pc}

0800c8d6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c8d6:	b580      	push	{r7, lr}
 800c8d8:	b084      	sub	sp, #16
 800c8da:	af00      	add	r7, sp, #0
 800c8dc:	60f8      	str	r0, [r7, #12]
 800c8de:	60b9      	str	r1, [r7, #8]
 800c8e0:	603b      	str	r3, [r7, #0]
 800c8e2:	4613      	mov	r3, r2
 800c8e4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c8e6:	e04c      	b.n	800c982 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c8e8:	683b      	ldr	r3, [r7, #0]
 800c8ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8ee:	d048      	beq.n	800c982 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800c8f0:	f7fa ffc0 	bl	8007874 <HAL_GetTick>
 800c8f4:	4602      	mov	r2, r0
 800c8f6:	69bb      	ldr	r3, [r7, #24]
 800c8f8:	1ad3      	subs	r3, r2, r3
 800c8fa:	683a      	ldr	r2, [r7, #0]
 800c8fc:	429a      	cmp	r2, r3
 800c8fe:	d902      	bls.n	800c906 <SPI_WaitFlagStateUntilTimeout+0x30>
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d13d      	bne.n	800c982 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	685a      	ldr	r2, [r3, #4]
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c914:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	685b      	ldr	r3, [r3, #4]
 800c91a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c91e:	d111      	bne.n	800c944 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	689b      	ldr	r3, [r3, #8]
 800c924:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c928:	d004      	beq.n	800c934 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	689b      	ldr	r3, [r3, #8]
 800c92e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c932:	d107      	bne.n	800c944 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	681a      	ldr	r2, [r3, #0]
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c942:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c948:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c94c:	d10f      	bne.n	800c96e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	681a      	ldr	r2, [r3, #0]
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c95c:	601a      	str	r2, [r3, #0]
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	681a      	ldr	r2, [r3, #0]
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c96c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	2201      	movs	r2, #1
 800c972:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	2200      	movs	r2, #0
 800c97a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c97e:	2303      	movs	r3, #3
 800c980:	e00f      	b.n	800c9a2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	689a      	ldr	r2, [r3, #8]
 800c988:	68bb      	ldr	r3, [r7, #8]
 800c98a:	4013      	ands	r3, r2
 800c98c:	68ba      	ldr	r2, [r7, #8]
 800c98e:	429a      	cmp	r2, r3
 800c990:	bf0c      	ite	eq
 800c992:	2301      	moveq	r3, #1
 800c994:	2300      	movne	r3, #0
 800c996:	b2db      	uxtb	r3, r3
 800c998:	461a      	mov	r2, r3
 800c99a:	79fb      	ldrb	r3, [r7, #7]
 800c99c:	429a      	cmp	r2, r3
 800c99e:	d1a3      	bne.n	800c8e8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800c9a0:	2300      	movs	r3, #0
}
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	3710      	adds	r7, #16
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	bd80      	pop	{r7, pc}

0800c9aa <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c9aa:	b580      	push	{r7, lr}
 800c9ac:	b086      	sub	sp, #24
 800c9ae:	af02      	add	r7, sp, #8
 800c9b0:	60f8      	str	r0, [r7, #12]
 800c9b2:	60b9      	str	r1, [r7, #8]
 800c9b4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	685b      	ldr	r3, [r3, #4]
 800c9ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c9be:	d111      	bne.n	800c9e4 <SPI_EndRxTransaction+0x3a>
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	689b      	ldr	r3, [r3, #8]
 800c9c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c9c8:	d004      	beq.n	800c9d4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	689b      	ldr	r3, [r3, #8]
 800c9ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c9d2:	d107      	bne.n	800c9e4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	681a      	ldr	r2, [r3, #0]
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c9e2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	685b      	ldr	r3, [r3, #4]
 800c9e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c9ec:	d12a      	bne.n	800ca44 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	689b      	ldr	r3, [r3, #8]
 800c9f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c9f6:	d012      	beq.n	800ca1e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	9300      	str	r3, [sp, #0]
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	2200      	movs	r2, #0
 800ca00:	2180      	movs	r1, #128	; 0x80
 800ca02:	68f8      	ldr	r0, [r7, #12]
 800ca04:	f7ff ff67 	bl	800c8d6 <SPI_WaitFlagStateUntilTimeout>
 800ca08:	4603      	mov	r3, r0
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d02d      	beq.n	800ca6a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca12:	f043 0220 	orr.w	r2, r3, #32
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ca1a:	2303      	movs	r3, #3
 800ca1c:	e026      	b.n	800ca6c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	9300      	str	r3, [sp, #0]
 800ca22:	68bb      	ldr	r3, [r7, #8]
 800ca24:	2200      	movs	r2, #0
 800ca26:	2101      	movs	r1, #1
 800ca28:	68f8      	ldr	r0, [r7, #12]
 800ca2a:	f7ff ff54 	bl	800c8d6 <SPI_WaitFlagStateUntilTimeout>
 800ca2e:	4603      	mov	r3, r0
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d01a      	beq.n	800ca6a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca38:	f043 0220 	orr.w	r2, r3, #32
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ca40:	2303      	movs	r3, #3
 800ca42:	e013      	b.n	800ca6c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	9300      	str	r3, [sp, #0]
 800ca48:	68bb      	ldr	r3, [r7, #8]
 800ca4a:	2200      	movs	r2, #0
 800ca4c:	2101      	movs	r1, #1
 800ca4e:	68f8      	ldr	r0, [r7, #12]
 800ca50:	f7ff ff41 	bl	800c8d6 <SPI_WaitFlagStateUntilTimeout>
 800ca54:	4603      	mov	r3, r0
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d007      	beq.n	800ca6a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca5e:	f043 0220 	orr.w	r2, r3, #32
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ca66:	2303      	movs	r3, #3
 800ca68:	e000      	b.n	800ca6c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800ca6a:	2300      	movs	r3, #0
}
 800ca6c:	4618      	mov	r0, r3
 800ca6e:	3710      	adds	r7, #16
 800ca70:	46bd      	mov	sp, r7
 800ca72:	bd80      	pop	{r7, pc}

0800ca74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ca74:	b580      	push	{r7, lr}
 800ca76:	b088      	sub	sp, #32
 800ca78:	af02      	add	r7, sp, #8
 800ca7a:	60f8      	str	r0, [r7, #12]
 800ca7c:	60b9      	str	r1, [r7, #8]
 800ca7e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ca80:	4b1b      	ldr	r3, [pc, #108]	; (800caf0 <SPI_EndRxTxTransaction+0x7c>)
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	4a1b      	ldr	r2, [pc, #108]	; (800caf4 <SPI_EndRxTxTransaction+0x80>)
 800ca86:	fba2 2303 	umull	r2, r3, r2, r3
 800ca8a:	0d5b      	lsrs	r3, r3, #21
 800ca8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ca90:	fb02 f303 	mul.w	r3, r2, r3
 800ca94:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	685b      	ldr	r3, [r3, #4]
 800ca9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca9e:	d112      	bne.n	800cac6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	9300      	str	r3, [sp, #0]
 800caa4:	68bb      	ldr	r3, [r7, #8]
 800caa6:	2200      	movs	r2, #0
 800caa8:	2180      	movs	r1, #128	; 0x80
 800caaa:	68f8      	ldr	r0, [r7, #12]
 800caac:	f7ff ff13 	bl	800c8d6 <SPI_WaitFlagStateUntilTimeout>
 800cab0:	4603      	mov	r3, r0
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d016      	beq.n	800cae4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800caba:	f043 0220 	orr.w	r2, r3, #32
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cac2:	2303      	movs	r3, #3
 800cac4:	e00f      	b.n	800cae6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800cac6:	697b      	ldr	r3, [r7, #20]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d00a      	beq.n	800cae2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800cacc:	697b      	ldr	r3, [r7, #20]
 800cace:	3b01      	subs	r3, #1
 800cad0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	689b      	ldr	r3, [r3, #8]
 800cad8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cadc:	2b80      	cmp	r3, #128	; 0x80
 800cade:	d0f2      	beq.n	800cac6 <SPI_EndRxTxTransaction+0x52>
 800cae0:	e000      	b.n	800cae4 <SPI_EndRxTxTransaction+0x70>
        break;
 800cae2:	bf00      	nop
  }

  return HAL_OK;
 800cae4:	2300      	movs	r3, #0
}
 800cae6:	4618      	mov	r0, r3
 800cae8:	3718      	adds	r7, #24
 800caea:	46bd      	mov	sp, r7
 800caec:	bd80      	pop	{r7, pc}
 800caee:	bf00      	nop
 800caf0:	20000000 	.word	0x20000000
 800caf4:	165e9f81 	.word	0x165e9f81

0800caf8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800caf8:	b580      	push	{r7, lr}
 800cafa:	b082      	sub	sp, #8
 800cafc:	af00      	add	r7, sp, #0
 800cafe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d101      	bne.n	800cb0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cb06:	2301      	movs	r3, #1
 800cb08:	e01d      	b.n	800cb46 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cb10:	b2db      	uxtb	r3, r3
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d106      	bne.n	800cb24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	2200      	movs	r2, #0
 800cb1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f7f9 f95c 	bl	8005ddc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	2202      	movs	r2, #2
 800cb28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	681a      	ldr	r2, [r3, #0]
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	3304      	adds	r3, #4
 800cb34:	4619      	mov	r1, r3
 800cb36:	4610      	mov	r0, r2
 800cb38:	f000 fb56 	bl	800d1e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2201      	movs	r2, #1
 800cb40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cb44:	2300      	movs	r3, #0
}
 800cb46:	4618      	mov	r0, r3
 800cb48:	3708      	adds	r7, #8
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	bd80      	pop	{r7, pc}

0800cb4e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cb4e:	b480      	push	{r7}
 800cb50:	b085      	sub	sp, #20
 800cb52:	af00      	add	r7, sp, #0
 800cb54:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	68da      	ldr	r2, [r3, #12]
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	f042 0201 	orr.w	r2, r2, #1
 800cb64:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	689b      	ldr	r3, [r3, #8]
 800cb6c:	f003 0307 	and.w	r3, r3, #7
 800cb70:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	2b06      	cmp	r3, #6
 800cb76:	d007      	beq.n	800cb88 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	681a      	ldr	r2, [r3, #0]
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	f042 0201 	orr.w	r2, r2, #1
 800cb86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cb88:	2300      	movs	r3, #0
}
 800cb8a:	4618      	mov	r0, r3
 800cb8c:	3714      	adds	r7, #20
 800cb8e:	46bd      	mov	sp, r7
 800cb90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb94:	4770      	bx	lr

0800cb96 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cb96:	b580      	push	{r7, lr}
 800cb98:	b082      	sub	sp, #8
 800cb9a:	af00      	add	r7, sp, #0
 800cb9c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d101      	bne.n	800cba8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cba4:	2301      	movs	r3, #1
 800cba6:	e01d      	b.n	800cbe4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cbae:	b2db      	uxtb	r3, r3
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d106      	bne.n	800cbc2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cbbc:	6878      	ldr	r0, [r7, #4]
 800cbbe:	f7f9 f899 	bl	8005cf4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	2202      	movs	r2, #2
 800cbc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681a      	ldr	r2, [r3, #0]
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	3304      	adds	r3, #4
 800cbd2:	4619      	mov	r1, r3
 800cbd4:	4610      	mov	r0, r2
 800cbd6:	f000 fb07 	bl	800d1e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	2201      	movs	r2, #1
 800cbde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cbe2:	2300      	movs	r3, #0
}
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	3708      	adds	r7, #8
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	bd80      	pop	{r7, pc}

0800cbec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	b084      	sub	sp, #16
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	6078      	str	r0, [r7, #4]
 800cbf4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	2201      	movs	r2, #1
 800cbfc:	6839      	ldr	r1, [r7, #0]
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f000 fd42 	bl	800d688 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	4a15      	ldr	r2, [pc, #84]	; (800cc60 <HAL_TIM_PWM_Start+0x74>)
 800cc0a:	4293      	cmp	r3, r2
 800cc0c:	d004      	beq.n	800cc18 <HAL_TIM_PWM_Start+0x2c>
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	4a14      	ldr	r2, [pc, #80]	; (800cc64 <HAL_TIM_PWM_Start+0x78>)
 800cc14:	4293      	cmp	r3, r2
 800cc16:	d101      	bne.n	800cc1c <HAL_TIM_PWM_Start+0x30>
 800cc18:	2301      	movs	r3, #1
 800cc1a:	e000      	b.n	800cc1e <HAL_TIM_PWM_Start+0x32>
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d007      	beq.n	800cc32 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cc30:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	689b      	ldr	r3, [r3, #8]
 800cc38:	f003 0307 	and.w	r3, r3, #7
 800cc3c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	2b06      	cmp	r3, #6
 800cc42:	d007      	beq.n	800cc54 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	681a      	ldr	r2, [r3, #0]
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	f042 0201 	orr.w	r2, r2, #1
 800cc52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cc54:	2300      	movs	r3, #0
}
 800cc56:	4618      	mov	r0, r3
 800cc58:	3710      	adds	r7, #16
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	bd80      	pop	{r7, pc}
 800cc5e:	bf00      	nop
 800cc60:	40010000 	.word	0x40010000
 800cc64:	40010400 	.word	0x40010400

0800cc68 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800cc68:	b580      	push	{r7, lr}
 800cc6a:	b086      	sub	sp, #24
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
 800cc70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d101      	bne.n	800cc7c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800cc78:	2301      	movs	r3, #1
 800cc7a:	e083      	b.n	800cd84 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cc82:	b2db      	uxtb	r3, r3
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d106      	bne.n	800cc96 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800cc90:	6878      	ldr	r0, [r7, #4]
 800cc92:	f7f9 f933 	bl	8005efc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	2202      	movs	r2, #2
 800cc9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	689b      	ldr	r3, [r3, #8]
 800cca4:	687a      	ldr	r2, [r7, #4]
 800cca6:	6812      	ldr	r2, [r2, #0]
 800cca8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ccac:	f023 0307 	bic.w	r3, r3, #7
 800ccb0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681a      	ldr	r2, [r3, #0]
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	3304      	adds	r3, #4
 800ccba:	4619      	mov	r1, r3
 800ccbc:	4610      	mov	r0, r2
 800ccbe:	f000 fa93 	bl	800d1e8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	689b      	ldr	r3, [r3, #8]
 800ccc8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	699b      	ldr	r3, [r3, #24]
 800ccd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	6a1b      	ldr	r3, [r3, #32]
 800ccd8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	697a      	ldr	r2, [r7, #20]
 800cce0:	4313      	orrs	r3, r2
 800cce2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800cce4:	693b      	ldr	r3, [r7, #16]
 800cce6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ccea:	f023 0303 	bic.w	r3, r3, #3
 800ccee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	689a      	ldr	r2, [r3, #8]
 800ccf4:	683b      	ldr	r3, [r7, #0]
 800ccf6:	699b      	ldr	r3, [r3, #24]
 800ccf8:	021b      	lsls	r3, r3, #8
 800ccfa:	4313      	orrs	r3, r2
 800ccfc:	693a      	ldr	r2, [r7, #16]
 800ccfe:	4313      	orrs	r3, r2
 800cd00:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800cd02:	693b      	ldr	r3, [r7, #16]
 800cd04:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800cd08:	f023 030c 	bic.w	r3, r3, #12
 800cd0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800cd0e:	693b      	ldr	r3, [r7, #16]
 800cd10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cd14:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cd18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800cd1a:	683b      	ldr	r3, [r7, #0]
 800cd1c:	68da      	ldr	r2, [r3, #12]
 800cd1e:	683b      	ldr	r3, [r7, #0]
 800cd20:	69db      	ldr	r3, [r3, #28]
 800cd22:	021b      	lsls	r3, r3, #8
 800cd24:	4313      	orrs	r3, r2
 800cd26:	693a      	ldr	r2, [r7, #16]
 800cd28:	4313      	orrs	r3, r2
 800cd2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	691b      	ldr	r3, [r3, #16]
 800cd30:	011a      	lsls	r2, r3, #4
 800cd32:	683b      	ldr	r3, [r7, #0]
 800cd34:	6a1b      	ldr	r3, [r3, #32]
 800cd36:	031b      	lsls	r3, r3, #12
 800cd38:	4313      	orrs	r3, r2
 800cd3a:	693a      	ldr	r2, [r7, #16]
 800cd3c:	4313      	orrs	r3, r2
 800cd3e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800cd46:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800cd4e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800cd50:	683b      	ldr	r3, [r7, #0]
 800cd52:	685a      	ldr	r2, [r3, #4]
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	695b      	ldr	r3, [r3, #20]
 800cd58:	011b      	lsls	r3, r3, #4
 800cd5a:	4313      	orrs	r3, r2
 800cd5c:	68fa      	ldr	r2, [r7, #12]
 800cd5e:	4313      	orrs	r3, r2
 800cd60:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	697a      	ldr	r2, [r7, #20]
 800cd68:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	693a      	ldr	r2, [r7, #16]
 800cd70:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	68fa      	ldr	r2, [r7, #12]
 800cd78:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2201      	movs	r2, #1
 800cd7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cd82:	2300      	movs	r3, #0
}
 800cd84:	4618      	mov	r0, r3
 800cd86:	3718      	adds	r7, #24
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	bd80      	pop	{r7, pc}

0800cd8c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b082      	sub	sp, #8
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	6078      	str	r0, [r7, #4]
 800cd94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800cd96:	683b      	ldr	r3, [r7, #0]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d002      	beq.n	800cda2 <HAL_TIM_Encoder_Start+0x16>
 800cd9c:	2b04      	cmp	r3, #4
 800cd9e:	d008      	beq.n	800cdb2 <HAL_TIM_Encoder_Start+0x26>
 800cda0:	e00f      	b.n	800cdc2 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	2201      	movs	r2, #1
 800cda8:	2100      	movs	r1, #0
 800cdaa:	4618      	mov	r0, r3
 800cdac:	f000 fc6c 	bl	800d688 <TIM_CCxChannelCmd>
      break;
 800cdb0:	e016      	b.n	800cde0 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	2201      	movs	r2, #1
 800cdb8:	2104      	movs	r1, #4
 800cdba:	4618      	mov	r0, r3
 800cdbc:	f000 fc64 	bl	800d688 <TIM_CCxChannelCmd>
      break;
 800cdc0:	e00e      	b.n	800cde0 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	2201      	movs	r2, #1
 800cdc8:	2100      	movs	r1, #0
 800cdca:	4618      	mov	r0, r3
 800cdcc:	f000 fc5c 	bl	800d688 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	2201      	movs	r2, #1
 800cdd6:	2104      	movs	r1, #4
 800cdd8:	4618      	mov	r0, r3
 800cdda:	f000 fc55 	bl	800d688 <TIM_CCxChannelCmd>
      break;
 800cdde:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	681a      	ldr	r2, [r3, #0]
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	f042 0201 	orr.w	r2, r2, #1
 800cdee:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800cdf0:	2300      	movs	r3, #0
}
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	3708      	adds	r7, #8
 800cdf6:	46bd      	mov	sp, r7
 800cdf8:	bd80      	pop	{r7, pc}

0800cdfa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cdfa:	b580      	push	{r7, lr}
 800cdfc:	b082      	sub	sp, #8
 800cdfe:	af00      	add	r7, sp, #0
 800ce00:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	691b      	ldr	r3, [r3, #16]
 800ce08:	f003 0302 	and.w	r3, r3, #2
 800ce0c:	2b02      	cmp	r3, #2
 800ce0e:	d122      	bne.n	800ce56 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	68db      	ldr	r3, [r3, #12]
 800ce16:	f003 0302 	and.w	r3, r3, #2
 800ce1a:	2b02      	cmp	r3, #2
 800ce1c:	d11b      	bne.n	800ce56 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	f06f 0202 	mvn.w	r2, #2
 800ce26:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	699b      	ldr	r3, [r3, #24]
 800ce34:	f003 0303 	and.w	r3, r3, #3
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d003      	beq.n	800ce44 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ce3c:	6878      	ldr	r0, [r7, #4]
 800ce3e:	f000 f9b5 	bl	800d1ac <HAL_TIM_IC_CaptureCallback>
 800ce42:	e005      	b.n	800ce50 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce44:	6878      	ldr	r0, [r7, #4]
 800ce46:	f000 f9a7 	bl	800d198 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce4a:	6878      	ldr	r0, [r7, #4]
 800ce4c:	f000 f9b8 	bl	800d1c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	2200      	movs	r2, #0
 800ce54:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	691b      	ldr	r3, [r3, #16]
 800ce5c:	f003 0304 	and.w	r3, r3, #4
 800ce60:	2b04      	cmp	r3, #4
 800ce62:	d122      	bne.n	800ceaa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	68db      	ldr	r3, [r3, #12]
 800ce6a:	f003 0304 	and.w	r3, r3, #4
 800ce6e:	2b04      	cmp	r3, #4
 800ce70:	d11b      	bne.n	800ceaa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	f06f 0204 	mvn.w	r2, #4
 800ce7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2202      	movs	r2, #2
 800ce80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	699b      	ldr	r3, [r3, #24]
 800ce88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d003      	beq.n	800ce98 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ce90:	6878      	ldr	r0, [r7, #4]
 800ce92:	f000 f98b 	bl	800d1ac <HAL_TIM_IC_CaptureCallback>
 800ce96:	e005      	b.n	800cea4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce98:	6878      	ldr	r0, [r7, #4]
 800ce9a:	f000 f97d 	bl	800d198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce9e:	6878      	ldr	r0, [r7, #4]
 800cea0:	f000 f98e 	bl	800d1c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	2200      	movs	r2, #0
 800cea8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	691b      	ldr	r3, [r3, #16]
 800ceb0:	f003 0308 	and.w	r3, r3, #8
 800ceb4:	2b08      	cmp	r3, #8
 800ceb6:	d122      	bne.n	800cefe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	68db      	ldr	r3, [r3, #12]
 800cebe:	f003 0308 	and.w	r3, r3, #8
 800cec2:	2b08      	cmp	r3, #8
 800cec4:	d11b      	bne.n	800cefe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	f06f 0208 	mvn.w	r2, #8
 800cece:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2204      	movs	r2, #4
 800ced4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	69db      	ldr	r3, [r3, #28]
 800cedc:	f003 0303 	and.w	r3, r3, #3
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d003      	beq.n	800ceec <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cee4:	6878      	ldr	r0, [r7, #4]
 800cee6:	f000 f961 	bl	800d1ac <HAL_TIM_IC_CaptureCallback>
 800ceea:	e005      	b.n	800cef8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ceec:	6878      	ldr	r0, [r7, #4]
 800ceee:	f000 f953 	bl	800d198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f000 f964 	bl	800d1c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	2200      	movs	r2, #0
 800cefc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	691b      	ldr	r3, [r3, #16]
 800cf04:	f003 0310 	and.w	r3, r3, #16
 800cf08:	2b10      	cmp	r3, #16
 800cf0a:	d122      	bne.n	800cf52 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	68db      	ldr	r3, [r3, #12]
 800cf12:	f003 0310 	and.w	r3, r3, #16
 800cf16:	2b10      	cmp	r3, #16
 800cf18:	d11b      	bne.n	800cf52 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	f06f 0210 	mvn.w	r2, #16
 800cf22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	2208      	movs	r2, #8
 800cf28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	69db      	ldr	r3, [r3, #28]
 800cf30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d003      	beq.n	800cf40 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cf38:	6878      	ldr	r0, [r7, #4]
 800cf3a:	f000 f937 	bl	800d1ac <HAL_TIM_IC_CaptureCallback>
 800cf3e:	e005      	b.n	800cf4c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf40:	6878      	ldr	r0, [r7, #4]
 800cf42:	f000 f929 	bl	800d198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cf46:	6878      	ldr	r0, [r7, #4]
 800cf48:	f000 f93a 	bl	800d1c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	2200      	movs	r2, #0
 800cf50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	691b      	ldr	r3, [r3, #16]
 800cf58:	f003 0301 	and.w	r3, r3, #1
 800cf5c:	2b01      	cmp	r3, #1
 800cf5e:	d10e      	bne.n	800cf7e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	68db      	ldr	r3, [r3, #12]
 800cf66:	f003 0301 	and.w	r3, r3, #1
 800cf6a:	2b01      	cmp	r3, #1
 800cf6c:	d107      	bne.n	800cf7e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	f06f 0201 	mvn.w	r2, #1
 800cf76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cf78:	6878      	ldr	r0, [r7, #4]
 800cf7a:	f7f7 fca9 	bl	80048d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	691b      	ldr	r3, [r3, #16]
 800cf84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf88:	2b80      	cmp	r3, #128	; 0x80
 800cf8a:	d10e      	bne.n	800cfaa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	68db      	ldr	r3, [r3, #12]
 800cf92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf96:	2b80      	cmp	r3, #128	; 0x80
 800cf98:	d107      	bne.n	800cfaa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cfa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cfa4:	6878      	ldr	r0, [r7, #4]
 800cfa6:	f000 fc6d 	bl	800d884 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	691b      	ldr	r3, [r3, #16]
 800cfb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cfb4:	2b40      	cmp	r3, #64	; 0x40
 800cfb6:	d10e      	bne.n	800cfd6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	68db      	ldr	r3, [r3, #12]
 800cfbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cfc2:	2b40      	cmp	r3, #64	; 0x40
 800cfc4:	d107      	bne.n	800cfd6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cfce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cfd0:	6878      	ldr	r0, [r7, #4]
 800cfd2:	f000 f8ff 	bl	800d1d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	691b      	ldr	r3, [r3, #16]
 800cfdc:	f003 0320 	and.w	r3, r3, #32
 800cfe0:	2b20      	cmp	r3, #32
 800cfe2:	d10e      	bne.n	800d002 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	68db      	ldr	r3, [r3, #12]
 800cfea:	f003 0320 	and.w	r3, r3, #32
 800cfee:	2b20      	cmp	r3, #32
 800cff0:	d107      	bne.n	800d002 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	f06f 0220 	mvn.w	r2, #32
 800cffa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cffc:	6878      	ldr	r0, [r7, #4]
 800cffe:	f000 fc37 	bl	800d870 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d002:	bf00      	nop
 800d004:	3708      	adds	r7, #8
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}
	...

0800d00c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b084      	sub	sp, #16
 800d010:	af00      	add	r7, sp, #0
 800d012:	60f8      	str	r0, [r7, #12]
 800d014:	60b9      	str	r1, [r7, #8]
 800d016:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d01e:	2b01      	cmp	r3, #1
 800d020:	d101      	bne.n	800d026 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d022:	2302      	movs	r3, #2
 800d024:	e0b4      	b.n	800d190 <HAL_TIM_PWM_ConfigChannel+0x184>
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	2201      	movs	r2, #1
 800d02a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	2202      	movs	r2, #2
 800d032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	2b0c      	cmp	r3, #12
 800d03a:	f200 809f 	bhi.w	800d17c <HAL_TIM_PWM_ConfigChannel+0x170>
 800d03e:	a201      	add	r2, pc, #4	; (adr r2, 800d044 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800d040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d044:	0800d079 	.word	0x0800d079
 800d048:	0800d17d 	.word	0x0800d17d
 800d04c:	0800d17d 	.word	0x0800d17d
 800d050:	0800d17d 	.word	0x0800d17d
 800d054:	0800d0b9 	.word	0x0800d0b9
 800d058:	0800d17d 	.word	0x0800d17d
 800d05c:	0800d17d 	.word	0x0800d17d
 800d060:	0800d17d 	.word	0x0800d17d
 800d064:	0800d0fb 	.word	0x0800d0fb
 800d068:	0800d17d 	.word	0x0800d17d
 800d06c:	0800d17d 	.word	0x0800d17d
 800d070:	0800d17d 	.word	0x0800d17d
 800d074:	0800d13b 	.word	0x0800d13b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	68b9      	ldr	r1, [r7, #8]
 800d07e:	4618      	mov	r0, r3
 800d080:	f000 f952 	bl	800d328 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	699a      	ldr	r2, [r3, #24]
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	f042 0208 	orr.w	r2, r2, #8
 800d092:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	699a      	ldr	r2, [r3, #24]
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	f022 0204 	bic.w	r2, r2, #4
 800d0a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	6999      	ldr	r1, [r3, #24]
 800d0aa:	68bb      	ldr	r3, [r7, #8]
 800d0ac:	691a      	ldr	r2, [r3, #16]
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	430a      	orrs	r2, r1
 800d0b4:	619a      	str	r2, [r3, #24]
      break;
 800d0b6:	e062      	b.n	800d17e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	68b9      	ldr	r1, [r7, #8]
 800d0be:	4618      	mov	r0, r3
 800d0c0:	f000 f9a2 	bl	800d408 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	699a      	ldr	r2, [r3, #24]
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d0d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	699a      	ldr	r2, [r3, #24]
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d0e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	6999      	ldr	r1, [r3, #24]
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	691b      	ldr	r3, [r3, #16]
 800d0ee:	021a      	lsls	r2, r3, #8
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	430a      	orrs	r2, r1
 800d0f6:	619a      	str	r2, [r3, #24]
      break;
 800d0f8:	e041      	b.n	800d17e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	68b9      	ldr	r1, [r7, #8]
 800d100:	4618      	mov	r0, r3
 800d102:	f000 f9f7 	bl	800d4f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	69da      	ldr	r2, [r3, #28]
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	f042 0208 	orr.w	r2, r2, #8
 800d114:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	69da      	ldr	r2, [r3, #28]
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	f022 0204 	bic.w	r2, r2, #4
 800d124:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	69d9      	ldr	r1, [r3, #28]
 800d12c:	68bb      	ldr	r3, [r7, #8]
 800d12e:	691a      	ldr	r2, [r3, #16]
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	430a      	orrs	r2, r1
 800d136:	61da      	str	r2, [r3, #28]
      break;
 800d138:	e021      	b.n	800d17e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	68b9      	ldr	r1, [r7, #8]
 800d140:	4618      	mov	r0, r3
 800d142:	f000 fa4b 	bl	800d5dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	69da      	ldr	r2, [r3, #28]
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d154:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	69da      	ldr	r2, [r3, #28]
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d164:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	69d9      	ldr	r1, [r3, #28]
 800d16c:	68bb      	ldr	r3, [r7, #8]
 800d16e:	691b      	ldr	r3, [r3, #16]
 800d170:	021a      	lsls	r2, r3, #8
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	430a      	orrs	r2, r1
 800d178:	61da      	str	r2, [r3, #28]
      break;
 800d17a:	e000      	b.n	800d17e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800d17c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	2201      	movs	r2, #1
 800d182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	2200      	movs	r2, #0
 800d18a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d18e:	2300      	movs	r3, #0
}
 800d190:	4618      	mov	r0, r3
 800d192:	3710      	adds	r7, #16
 800d194:	46bd      	mov	sp, r7
 800d196:	bd80      	pop	{r7, pc}

0800d198 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d198:	b480      	push	{r7}
 800d19a:	b083      	sub	sp, #12
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d1a0:	bf00      	nop
 800d1a2:	370c      	adds	r7, #12
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1aa:	4770      	bx	lr

0800d1ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d1ac:	b480      	push	{r7}
 800d1ae:	b083      	sub	sp, #12
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d1b4:	bf00      	nop
 800d1b6:	370c      	adds	r7, #12
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1be:	4770      	bx	lr

0800d1c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	b083      	sub	sp, #12
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d1c8:	bf00      	nop
 800d1ca:	370c      	adds	r7, #12
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d2:	4770      	bx	lr

0800d1d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d1d4:	b480      	push	{r7}
 800d1d6:	b083      	sub	sp, #12
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d1dc:	bf00      	nop
 800d1de:	370c      	adds	r7, #12
 800d1e0:	46bd      	mov	sp, r7
 800d1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e6:	4770      	bx	lr

0800d1e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d1e8:	b480      	push	{r7}
 800d1ea:	b085      	sub	sp, #20
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
 800d1f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	4a40      	ldr	r2, [pc, #256]	; (800d2fc <TIM_Base_SetConfig+0x114>)
 800d1fc:	4293      	cmp	r3, r2
 800d1fe:	d013      	beq.n	800d228 <TIM_Base_SetConfig+0x40>
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d206:	d00f      	beq.n	800d228 <TIM_Base_SetConfig+0x40>
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	4a3d      	ldr	r2, [pc, #244]	; (800d300 <TIM_Base_SetConfig+0x118>)
 800d20c:	4293      	cmp	r3, r2
 800d20e:	d00b      	beq.n	800d228 <TIM_Base_SetConfig+0x40>
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	4a3c      	ldr	r2, [pc, #240]	; (800d304 <TIM_Base_SetConfig+0x11c>)
 800d214:	4293      	cmp	r3, r2
 800d216:	d007      	beq.n	800d228 <TIM_Base_SetConfig+0x40>
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	4a3b      	ldr	r2, [pc, #236]	; (800d308 <TIM_Base_SetConfig+0x120>)
 800d21c:	4293      	cmp	r3, r2
 800d21e:	d003      	beq.n	800d228 <TIM_Base_SetConfig+0x40>
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	4a3a      	ldr	r2, [pc, #232]	; (800d30c <TIM_Base_SetConfig+0x124>)
 800d224:	4293      	cmp	r3, r2
 800d226:	d108      	bne.n	800d23a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d22e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d230:	683b      	ldr	r3, [r7, #0]
 800d232:	685b      	ldr	r3, [r3, #4]
 800d234:	68fa      	ldr	r2, [r7, #12]
 800d236:	4313      	orrs	r3, r2
 800d238:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	4a2f      	ldr	r2, [pc, #188]	; (800d2fc <TIM_Base_SetConfig+0x114>)
 800d23e:	4293      	cmp	r3, r2
 800d240:	d02b      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d248:	d027      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	4a2c      	ldr	r2, [pc, #176]	; (800d300 <TIM_Base_SetConfig+0x118>)
 800d24e:	4293      	cmp	r3, r2
 800d250:	d023      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	4a2b      	ldr	r2, [pc, #172]	; (800d304 <TIM_Base_SetConfig+0x11c>)
 800d256:	4293      	cmp	r3, r2
 800d258:	d01f      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	4a2a      	ldr	r2, [pc, #168]	; (800d308 <TIM_Base_SetConfig+0x120>)
 800d25e:	4293      	cmp	r3, r2
 800d260:	d01b      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	4a29      	ldr	r2, [pc, #164]	; (800d30c <TIM_Base_SetConfig+0x124>)
 800d266:	4293      	cmp	r3, r2
 800d268:	d017      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	4a28      	ldr	r2, [pc, #160]	; (800d310 <TIM_Base_SetConfig+0x128>)
 800d26e:	4293      	cmp	r3, r2
 800d270:	d013      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	4a27      	ldr	r2, [pc, #156]	; (800d314 <TIM_Base_SetConfig+0x12c>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d00f      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	4a26      	ldr	r2, [pc, #152]	; (800d318 <TIM_Base_SetConfig+0x130>)
 800d27e:	4293      	cmp	r3, r2
 800d280:	d00b      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	4a25      	ldr	r2, [pc, #148]	; (800d31c <TIM_Base_SetConfig+0x134>)
 800d286:	4293      	cmp	r3, r2
 800d288:	d007      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	4a24      	ldr	r2, [pc, #144]	; (800d320 <TIM_Base_SetConfig+0x138>)
 800d28e:	4293      	cmp	r3, r2
 800d290:	d003      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	4a23      	ldr	r2, [pc, #140]	; (800d324 <TIM_Base_SetConfig+0x13c>)
 800d296:	4293      	cmp	r3, r2
 800d298:	d108      	bne.n	800d2ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d2a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	68db      	ldr	r3, [r3, #12]
 800d2a6:	68fa      	ldr	r2, [r7, #12]
 800d2a8:	4313      	orrs	r3, r2
 800d2aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	695b      	ldr	r3, [r3, #20]
 800d2b6:	4313      	orrs	r3, r2
 800d2b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	68fa      	ldr	r2, [r7, #12]
 800d2be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d2c0:	683b      	ldr	r3, [r7, #0]
 800d2c2:	689a      	ldr	r2, [r3, #8]
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d2c8:	683b      	ldr	r3, [r7, #0]
 800d2ca:	681a      	ldr	r2, [r3, #0]
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	4a0a      	ldr	r2, [pc, #40]	; (800d2fc <TIM_Base_SetConfig+0x114>)
 800d2d4:	4293      	cmp	r3, r2
 800d2d6:	d003      	beq.n	800d2e0 <TIM_Base_SetConfig+0xf8>
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	4a0c      	ldr	r2, [pc, #48]	; (800d30c <TIM_Base_SetConfig+0x124>)
 800d2dc:	4293      	cmp	r3, r2
 800d2de:	d103      	bne.n	800d2e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d2e0:	683b      	ldr	r3, [r7, #0]
 800d2e2:	691a      	ldr	r2, [r3, #16]
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	2201      	movs	r2, #1
 800d2ec:	615a      	str	r2, [r3, #20]
}
 800d2ee:	bf00      	nop
 800d2f0:	3714      	adds	r7, #20
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f8:	4770      	bx	lr
 800d2fa:	bf00      	nop
 800d2fc:	40010000 	.word	0x40010000
 800d300:	40000400 	.word	0x40000400
 800d304:	40000800 	.word	0x40000800
 800d308:	40000c00 	.word	0x40000c00
 800d30c:	40010400 	.word	0x40010400
 800d310:	40014000 	.word	0x40014000
 800d314:	40014400 	.word	0x40014400
 800d318:	40014800 	.word	0x40014800
 800d31c:	40001800 	.word	0x40001800
 800d320:	40001c00 	.word	0x40001c00
 800d324:	40002000 	.word	0x40002000

0800d328 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d328:	b480      	push	{r7}
 800d32a:	b087      	sub	sp, #28
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
 800d330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	6a1b      	ldr	r3, [r3, #32]
 800d336:	f023 0201 	bic.w	r2, r3, #1
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6a1b      	ldr	r3, [r3, #32]
 800d342:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	685b      	ldr	r3, [r3, #4]
 800d348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	699b      	ldr	r3, [r3, #24]
 800d34e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	f023 0303 	bic.w	r3, r3, #3
 800d35e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	68fa      	ldr	r2, [r7, #12]
 800d366:	4313      	orrs	r3, r2
 800d368:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d36a:	697b      	ldr	r3, [r7, #20]
 800d36c:	f023 0302 	bic.w	r3, r3, #2
 800d370:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	689b      	ldr	r3, [r3, #8]
 800d376:	697a      	ldr	r2, [r7, #20]
 800d378:	4313      	orrs	r3, r2
 800d37a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	4a20      	ldr	r2, [pc, #128]	; (800d400 <TIM_OC1_SetConfig+0xd8>)
 800d380:	4293      	cmp	r3, r2
 800d382:	d003      	beq.n	800d38c <TIM_OC1_SetConfig+0x64>
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	4a1f      	ldr	r2, [pc, #124]	; (800d404 <TIM_OC1_SetConfig+0xdc>)
 800d388:	4293      	cmp	r3, r2
 800d38a:	d10c      	bne.n	800d3a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d38c:	697b      	ldr	r3, [r7, #20]
 800d38e:	f023 0308 	bic.w	r3, r3, #8
 800d392:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d394:	683b      	ldr	r3, [r7, #0]
 800d396:	68db      	ldr	r3, [r3, #12]
 800d398:	697a      	ldr	r2, [r7, #20]
 800d39a:	4313      	orrs	r3, r2
 800d39c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d39e:	697b      	ldr	r3, [r7, #20]
 800d3a0:	f023 0304 	bic.w	r3, r3, #4
 800d3a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	4a15      	ldr	r2, [pc, #84]	; (800d400 <TIM_OC1_SetConfig+0xd8>)
 800d3aa:	4293      	cmp	r3, r2
 800d3ac:	d003      	beq.n	800d3b6 <TIM_OC1_SetConfig+0x8e>
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	4a14      	ldr	r2, [pc, #80]	; (800d404 <TIM_OC1_SetConfig+0xdc>)
 800d3b2:	4293      	cmp	r3, r2
 800d3b4:	d111      	bne.n	800d3da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d3b6:	693b      	ldr	r3, [r7, #16]
 800d3b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d3bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d3be:	693b      	ldr	r3, [r7, #16]
 800d3c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d3c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d3c6:	683b      	ldr	r3, [r7, #0]
 800d3c8:	695b      	ldr	r3, [r3, #20]
 800d3ca:	693a      	ldr	r2, [r7, #16]
 800d3cc:	4313      	orrs	r3, r2
 800d3ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d3d0:	683b      	ldr	r3, [r7, #0]
 800d3d2:	699b      	ldr	r3, [r3, #24]
 800d3d4:	693a      	ldr	r2, [r7, #16]
 800d3d6:	4313      	orrs	r3, r2
 800d3d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	693a      	ldr	r2, [r7, #16]
 800d3de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	68fa      	ldr	r2, [r7, #12]
 800d3e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d3e6:	683b      	ldr	r3, [r7, #0]
 800d3e8:	685a      	ldr	r2, [r3, #4]
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	697a      	ldr	r2, [r7, #20]
 800d3f2:	621a      	str	r2, [r3, #32]
}
 800d3f4:	bf00      	nop
 800d3f6:	371c      	adds	r7, #28
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fe:	4770      	bx	lr
 800d400:	40010000 	.word	0x40010000
 800d404:	40010400 	.word	0x40010400

0800d408 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d408:	b480      	push	{r7}
 800d40a:	b087      	sub	sp, #28
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	6078      	str	r0, [r7, #4]
 800d410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	6a1b      	ldr	r3, [r3, #32]
 800d416:	f023 0210 	bic.w	r2, r3, #16
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	6a1b      	ldr	r3, [r3, #32]
 800d422:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	685b      	ldr	r3, [r3, #4]
 800d428:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	699b      	ldr	r3, [r3, #24]
 800d42e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d436:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d43e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d440:	683b      	ldr	r3, [r7, #0]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	021b      	lsls	r3, r3, #8
 800d446:	68fa      	ldr	r2, [r7, #12]
 800d448:	4313      	orrs	r3, r2
 800d44a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d44c:	697b      	ldr	r3, [r7, #20]
 800d44e:	f023 0320 	bic.w	r3, r3, #32
 800d452:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	689b      	ldr	r3, [r3, #8]
 800d458:	011b      	lsls	r3, r3, #4
 800d45a:	697a      	ldr	r2, [r7, #20]
 800d45c:	4313      	orrs	r3, r2
 800d45e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	4a22      	ldr	r2, [pc, #136]	; (800d4ec <TIM_OC2_SetConfig+0xe4>)
 800d464:	4293      	cmp	r3, r2
 800d466:	d003      	beq.n	800d470 <TIM_OC2_SetConfig+0x68>
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	4a21      	ldr	r2, [pc, #132]	; (800d4f0 <TIM_OC2_SetConfig+0xe8>)
 800d46c:	4293      	cmp	r3, r2
 800d46e:	d10d      	bne.n	800d48c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d470:	697b      	ldr	r3, [r7, #20]
 800d472:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d476:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d478:	683b      	ldr	r3, [r7, #0]
 800d47a:	68db      	ldr	r3, [r3, #12]
 800d47c:	011b      	lsls	r3, r3, #4
 800d47e:	697a      	ldr	r2, [r7, #20]
 800d480:	4313      	orrs	r3, r2
 800d482:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d484:	697b      	ldr	r3, [r7, #20]
 800d486:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d48a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	4a17      	ldr	r2, [pc, #92]	; (800d4ec <TIM_OC2_SetConfig+0xe4>)
 800d490:	4293      	cmp	r3, r2
 800d492:	d003      	beq.n	800d49c <TIM_OC2_SetConfig+0x94>
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	4a16      	ldr	r2, [pc, #88]	; (800d4f0 <TIM_OC2_SetConfig+0xe8>)
 800d498:	4293      	cmp	r3, r2
 800d49a:	d113      	bne.n	800d4c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d49c:	693b      	ldr	r3, [r7, #16]
 800d49e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d4a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d4a4:	693b      	ldr	r3, [r7, #16]
 800d4a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d4aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	695b      	ldr	r3, [r3, #20]
 800d4b0:	009b      	lsls	r3, r3, #2
 800d4b2:	693a      	ldr	r2, [r7, #16]
 800d4b4:	4313      	orrs	r3, r2
 800d4b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	699b      	ldr	r3, [r3, #24]
 800d4bc:	009b      	lsls	r3, r3, #2
 800d4be:	693a      	ldr	r2, [r7, #16]
 800d4c0:	4313      	orrs	r3, r2
 800d4c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	693a      	ldr	r2, [r7, #16]
 800d4c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	68fa      	ldr	r2, [r7, #12]
 800d4ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	685a      	ldr	r2, [r3, #4]
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	697a      	ldr	r2, [r7, #20]
 800d4dc:	621a      	str	r2, [r3, #32]
}
 800d4de:	bf00      	nop
 800d4e0:	371c      	adds	r7, #28
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e8:	4770      	bx	lr
 800d4ea:	bf00      	nop
 800d4ec:	40010000 	.word	0x40010000
 800d4f0:	40010400 	.word	0x40010400

0800d4f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d4f4:	b480      	push	{r7}
 800d4f6:	b087      	sub	sp, #28
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	6078      	str	r0, [r7, #4]
 800d4fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	6a1b      	ldr	r3, [r3, #32]
 800d502:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	6a1b      	ldr	r3, [r3, #32]
 800d50e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	685b      	ldr	r3, [r3, #4]
 800d514:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	69db      	ldr	r3, [r3, #28]
 800d51a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d522:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	f023 0303 	bic.w	r3, r3, #3
 800d52a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	68fa      	ldr	r2, [r7, #12]
 800d532:	4313      	orrs	r3, r2
 800d534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d536:	697b      	ldr	r3, [r7, #20]
 800d538:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d53c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d53e:	683b      	ldr	r3, [r7, #0]
 800d540:	689b      	ldr	r3, [r3, #8]
 800d542:	021b      	lsls	r3, r3, #8
 800d544:	697a      	ldr	r2, [r7, #20]
 800d546:	4313      	orrs	r3, r2
 800d548:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	4a21      	ldr	r2, [pc, #132]	; (800d5d4 <TIM_OC3_SetConfig+0xe0>)
 800d54e:	4293      	cmp	r3, r2
 800d550:	d003      	beq.n	800d55a <TIM_OC3_SetConfig+0x66>
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	4a20      	ldr	r2, [pc, #128]	; (800d5d8 <TIM_OC3_SetConfig+0xe4>)
 800d556:	4293      	cmp	r3, r2
 800d558:	d10d      	bne.n	800d576 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d55a:	697b      	ldr	r3, [r7, #20]
 800d55c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d560:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d562:	683b      	ldr	r3, [r7, #0]
 800d564:	68db      	ldr	r3, [r3, #12]
 800d566:	021b      	lsls	r3, r3, #8
 800d568:	697a      	ldr	r2, [r7, #20]
 800d56a:	4313      	orrs	r3, r2
 800d56c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d56e:	697b      	ldr	r3, [r7, #20]
 800d570:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d574:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	4a16      	ldr	r2, [pc, #88]	; (800d5d4 <TIM_OC3_SetConfig+0xe0>)
 800d57a:	4293      	cmp	r3, r2
 800d57c:	d003      	beq.n	800d586 <TIM_OC3_SetConfig+0x92>
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	4a15      	ldr	r2, [pc, #84]	; (800d5d8 <TIM_OC3_SetConfig+0xe4>)
 800d582:	4293      	cmp	r3, r2
 800d584:	d113      	bne.n	800d5ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d586:	693b      	ldr	r3, [r7, #16]
 800d588:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d58c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d58e:	693b      	ldr	r3, [r7, #16]
 800d590:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d594:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	695b      	ldr	r3, [r3, #20]
 800d59a:	011b      	lsls	r3, r3, #4
 800d59c:	693a      	ldr	r2, [r7, #16]
 800d59e:	4313      	orrs	r3, r2
 800d5a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	699b      	ldr	r3, [r3, #24]
 800d5a6:	011b      	lsls	r3, r3, #4
 800d5a8:	693a      	ldr	r2, [r7, #16]
 800d5aa:	4313      	orrs	r3, r2
 800d5ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	693a      	ldr	r2, [r7, #16]
 800d5b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	68fa      	ldr	r2, [r7, #12]
 800d5b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d5ba:	683b      	ldr	r3, [r7, #0]
 800d5bc:	685a      	ldr	r2, [r3, #4]
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	697a      	ldr	r2, [r7, #20]
 800d5c6:	621a      	str	r2, [r3, #32]
}
 800d5c8:	bf00      	nop
 800d5ca:	371c      	adds	r7, #28
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d2:	4770      	bx	lr
 800d5d4:	40010000 	.word	0x40010000
 800d5d8:	40010400 	.word	0x40010400

0800d5dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d5dc:	b480      	push	{r7}
 800d5de:	b087      	sub	sp, #28
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
 800d5e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	6a1b      	ldr	r3, [r3, #32]
 800d5ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	6a1b      	ldr	r3, [r3, #32]
 800d5f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	685b      	ldr	r3, [r3, #4]
 800d5fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	69db      	ldr	r3, [r3, #28]
 800d602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d60a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d612:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d614:	683b      	ldr	r3, [r7, #0]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	021b      	lsls	r3, r3, #8
 800d61a:	68fa      	ldr	r2, [r7, #12]
 800d61c:	4313      	orrs	r3, r2
 800d61e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d620:	693b      	ldr	r3, [r7, #16]
 800d622:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d626:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d628:	683b      	ldr	r3, [r7, #0]
 800d62a:	689b      	ldr	r3, [r3, #8]
 800d62c:	031b      	lsls	r3, r3, #12
 800d62e:	693a      	ldr	r2, [r7, #16]
 800d630:	4313      	orrs	r3, r2
 800d632:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	4a12      	ldr	r2, [pc, #72]	; (800d680 <TIM_OC4_SetConfig+0xa4>)
 800d638:	4293      	cmp	r3, r2
 800d63a:	d003      	beq.n	800d644 <TIM_OC4_SetConfig+0x68>
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	4a11      	ldr	r2, [pc, #68]	; (800d684 <TIM_OC4_SetConfig+0xa8>)
 800d640:	4293      	cmp	r3, r2
 800d642:	d109      	bne.n	800d658 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d644:	697b      	ldr	r3, [r7, #20]
 800d646:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d64a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	695b      	ldr	r3, [r3, #20]
 800d650:	019b      	lsls	r3, r3, #6
 800d652:	697a      	ldr	r2, [r7, #20]
 800d654:	4313      	orrs	r3, r2
 800d656:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	697a      	ldr	r2, [r7, #20]
 800d65c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	68fa      	ldr	r2, [r7, #12]
 800d662:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	685a      	ldr	r2, [r3, #4]
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	693a      	ldr	r2, [r7, #16]
 800d670:	621a      	str	r2, [r3, #32]
}
 800d672:	bf00      	nop
 800d674:	371c      	adds	r7, #28
 800d676:	46bd      	mov	sp, r7
 800d678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d67c:	4770      	bx	lr
 800d67e:	bf00      	nop
 800d680:	40010000 	.word	0x40010000
 800d684:	40010400 	.word	0x40010400

0800d688 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d688:	b480      	push	{r7}
 800d68a:	b087      	sub	sp, #28
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	60f8      	str	r0, [r7, #12]
 800d690:	60b9      	str	r1, [r7, #8]
 800d692:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d694:	68bb      	ldr	r3, [r7, #8]
 800d696:	f003 031f 	and.w	r3, r3, #31
 800d69a:	2201      	movs	r2, #1
 800d69c:	fa02 f303 	lsl.w	r3, r2, r3
 800d6a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	6a1a      	ldr	r2, [r3, #32]
 800d6a6:	697b      	ldr	r3, [r7, #20]
 800d6a8:	43db      	mvns	r3, r3
 800d6aa:	401a      	ands	r2, r3
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	6a1a      	ldr	r2, [r3, #32]
 800d6b4:	68bb      	ldr	r3, [r7, #8]
 800d6b6:	f003 031f 	and.w	r3, r3, #31
 800d6ba:	6879      	ldr	r1, [r7, #4]
 800d6bc:	fa01 f303 	lsl.w	r3, r1, r3
 800d6c0:	431a      	orrs	r2, r3
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	621a      	str	r2, [r3, #32]
}
 800d6c6:	bf00      	nop
 800d6c8:	371c      	adds	r7, #28
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d0:	4770      	bx	lr
	...

0800d6d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d6d4:	b480      	push	{r7}
 800d6d6:	b085      	sub	sp, #20
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
 800d6dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d6e4:	2b01      	cmp	r3, #1
 800d6e6:	d101      	bne.n	800d6ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d6e8:	2302      	movs	r3, #2
 800d6ea:	e05a      	b.n	800d7a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	2201      	movs	r2, #1
 800d6f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	2202      	movs	r2, #2
 800d6f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	685b      	ldr	r3, [r3, #4]
 800d702:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	689b      	ldr	r3, [r3, #8]
 800d70a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d712:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d714:	683b      	ldr	r3, [r7, #0]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	68fa      	ldr	r2, [r7, #12]
 800d71a:	4313      	orrs	r3, r2
 800d71c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	68fa      	ldr	r2, [r7, #12]
 800d724:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	4a21      	ldr	r2, [pc, #132]	; (800d7b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d72c:	4293      	cmp	r3, r2
 800d72e:	d022      	beq.n	800d776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d738:	d01d      	beq.n	800d776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	4a1d      	ldr	r2, [pc, #116]	; (800d7b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d740:	4293      	cmp	r3, r2
 800d742:	d018      	beq.n	800d776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	4a1b      	ldr	r2, [pc, #108]	; (800d7b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d74a:	4293      	cmp	r3, r2
 800d74c:	d013      	beq.n	800d776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	4a1a      	ldr	r2, [pc, #104]	; (800d7bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d754:	4293      	cmp	r3, r2
 800d756:	d00e      	beq.n	800d776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	4a18      	ldr	r2, [pc, #96]	; (800d7c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d75e:	4293      	cmp	r3, r2
 800d760:	d009      	beq.n	800d776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	4a17      	ldr	r2, [pc, #92]	; (800d7c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d768:	4293      	cmp	r3, r2
 800d76a:	d004      	beq.n	800d776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	4a15      	ldr	r2, [pc, #84]	; (800d7c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d772:	4293      	cmp	r3, r2
 800d774:	d10c      	bne.n	800d790 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d776:	68bb      	ldr	r3, [r7, #8]
 800d778:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d77c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	685b      	ldr	r3, [r3, #4]
 800d782:	68ba      	ldr	r2, [r7, #8]
 800d784:	4313      	orrs	r3, r2
 800d786:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	68ba      	ldr	r2, [r7, #8]
 800d78e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	2201      	movs	r2, #1
 800d794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	2200      	movs	r2, #0
 800d79c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d7a0:	2300      	movs	r3, #0
}
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	3714      	adds	r7, #20
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ac:	4770      	bx	lr
 800d7ae:	bf00      	nop
 800d7b0:	40010000 	.word	0x40010000
 800d7b4:	40000400 	.word	0x40000400
 800d7b8:	40000800 	.word	0x40000800
 800d7bc:	40000c00 	.word	0x40000c00
 800d7c0:	40010400 	.word	0x40010400
 800d7c4:	40014000 	.word	0x40014000
 800d7c8:	40001800 	.word	0x40001800

0800d7cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d7cc:	b480      	push	{r7}
 800d7ce:	b085      	sub	sp, #20
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
 800d7d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d7d6:	2300      	movs	r3, #0
 800d7d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d7e0:	2b01      	cmp	r3, #1
 800d7e2:	d101      	bne.n	800d7e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d7e4:	2302      	movs	r3, #2
 800d7e6:	e03d      	b.n	800d864 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2201      	movs	r2, #1
 800d7ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d7f6:	683b      	ldr	r3, [r7, #0]
 800d7f8:	68db      	ldr	r3, [r3, #12]
 800d7fa:	4313      	orrs	r3, r2
 800d7fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d804:	683b      	ldr	r3, [r7, #0]
 800d806:	689b      	ldr	r3, [r3, #8]
 800d808:	4313      	orrs	r3, r2
 800d80a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	685b      	ldr	r3, [r3, #4]
 800d816:	4313      	orrs	r3, r2
 800d818:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d820:	683b      	ldr	r3, [r7, #0]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	4313      	orrs	r3, r2
 800d826:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	691b      	ldr	r3, [r3, #16]
 800d832:	4313      	orrs	r3, r2
 800d834:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d83c:	683b      	ldr	r3, [r7, #0]
 800d83e:	695b      	ldr	r3, [r3, #20]
 800d840:	4313      	orrs	r3, r2
 800d842:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d84a:	683b      	ldr	r3, [r7, #0]
 800d84c:	69db      	ldr	r3, [r3, #28]
 800d84e:	4313      	orrs	r3, r2
 800d850:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	68fa      	ldr	r2, [r7, #12]
 800d858:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	2200      	movs	r2, #0
 800d85e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d862:	2300      	movs	r3, #0
}
 800d864:	4618      	mov	r0, r3
 800d866:	3714      	adds	r7, #20
 800d868:	46bd      	mov	sp, r7
 800d86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d86e:	4770      	bx	lr

0800d870 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d870:	b480      	push	{r7}
 800d872:	b083      	sub	sp, #12
 800d874:	af00      	add	r7, sp, #0
 800d876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d878:	bf00      	nop
 800d87a:	370c      	adds	r7, #12
 800d87c:	46bd      	mov	sp, r7
 800d87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d882:	4770      	bx	lr

0800d884 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d884:	b480      	push	{r7}
 800d886:	b083      	sub	sp, #12
 800d888:	af00      	add	r7, sp, #0
 800d88a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d88c:	bf00      	nop
 800d88e:	370c      	adds	r7, #12
 800d890:	46bd      	mov	sp, r7
 800d892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d896:	4770      	bx	lr

0800d898 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b082      	sub	sp, #8
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d101      	bne.n	800d8aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d8a6:	2301      	movs	r3, #1
 800d8a8:	e03f      	b.n	800d92a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d8b0:	b2db      	uxtb	r3, r3
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d106      	bne.n	800d8c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d8be:	6878      	ldr	r0, [r7, #4]
 800d8c0:	f7f8 fc46 	bl	8006150 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	2224      	movs	r2, #36	; 0x24
 800d8c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	68da      	ldr	r2, [r3, #12]
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d8da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d8dc:	6878      	ldr	r0, [r7, #4]
 800d8de:	f000 f829 	bl	800d934 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	691a      	ldr	r2, [r3, #16]
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d8f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	695a      	ldr	r2, [r3, #20]
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d900:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	68da      	ldr	r2, [r3, #12]
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d910:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	2200      	movs	r2, #0
 800d916:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	2220      	movs	r2, #32
 800d91c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	2220      	movs	r2, #32
 800d924:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800d928:	2300      	movs	r3, #0
}
 800d92a:	4618      	mov	r0, r3
 800d92c:	3708      	adds	r7, #8
 800d92e:	46bd      	mov	sp, r7
 800d930:	bd80      	pop	{r7, pc}
	...

0800d934 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d938:	b085      	sub	sp, #20
 800d93a:	af00      	add	r7, sp, #0
 800d93c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	691b      	ldr	r3, [r3, #16]
 800d944:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	68da      	ldr	r2, [r3, #12]
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	430a      	orrs	r2, r1
 800d952:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	689a      	ldr	r2, [r3, #8]
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	691b      	ldr	r3, [r3, #16]
 800d95c:	431a      	orrs	r2, r3
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	695b      	ldr	r3, [r3, #20]
 800d962:	431a      	orrs	r2, r3
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	69db      	ldr	r3, [r3, #28]
 800d968:	4313      	orrs	r3, r2
 800d96a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	68db      	ldr	r3, [r3, #12]
 800d972:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800d976:	f023 030c 	bic.w	r3, r3, #12
 800d97a:	687a      	ldr	r2, [r7, #4]
 800d97c:	6812      	ldr	r2, [r2, #0]
 800d97e:	68f9      	ldr	r1, [r7, #12]
 800d980:	430b      	orrs	r3, r1
 800d982:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	695b      	ldr	r3, [r3, #20]
 800d98a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	699a      	ldr	r2, [r3, #24]
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	430a      	orrs	r2, r1
 800d998:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	69db      	ldr	r3, [r3, #28]
 800d99e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d9a2:	f040 818b 	bne.w	800dcbc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	4ac1      	ldr	r2, [pc, #772]	; (800dcb0 <UART_SetConfig+0x37c>)
 800d9ac:	4293      	cmp	r3, r2
 800d9ae:	d005      	beq.n	800d9bc <UART_SetConfig+0x88>
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	4abf      	ldr	r2, [pc, #764]	; (800dcb4 <UART_SetConfig+0x380>)
 800d9b6:	4293      	cmp	r3, r2
 800d9b8:	f040 80bd 	bne.w	800db36 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d9bc:	f7fc fbcc 	bl	800a158 <HAL_RCC_GetPCLK2Freq>
 800d9c0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d9c2:	68bb      	ldr	r3, [r7, #8]
 800d9c4:	461d      	mov	r5, r3
 800d9c6:	f04f 0600 	mov.w	r6, #0
 800d9ca:	46a8      	mov	r8, r5
 800d9cc:	46b1      	mov	r9, r6
 800d9ce:	eb18 0308 	adds.w	r3, r8, r8
 800d9d2:	eb49 0409 	adc.w	r4, r9, r9
 800d9d6:	4698      	mov	r8, r3
 800d9d8:	46a1      	mov	r9, r4
 800d9da:	eb18 0805 	adds.w	r8, r8, r5
 800d9de:	eb49 0906 	adc.w	r9, r9, r6
 800d9e2:	f04f 0100 	mov.w	r1, #0
 800d9e6:	f04f 0200 	mov.w	r2, #0
 800d9ea:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d9ee:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d9f2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d9f6:	4688      	mov	r8, r1
 800d9f8:	4691      	mov	r9, r2
 800d9fa:	eb18 0005 	adds.w	r0, r8, r5
 800d9fe:	eb49 0106 	adc.w	r1, r9, r6
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	685b      	ldr	r3, [r3, #4]
 800da06:	461d      	mov	r5, r3
 800da08:	f04f 0600 	mov.w	r6, #0
 800da0c:	196b      	adds	r3, r5, r5
 800da0e:	eb46 0406 	adc.w	r4, r6, r6
 800da12:	461a      	mov	r2, r3
 800da14:	4623      	mov	r3, r4
 800da16:	f7f3 f94f 	bl	8000cb8 <__aeabi_uldivmod>
 800da1a:	4603      	mov	r3, r0
 800da1c:	460c      	mov	r4, r1
 800da1e:	461a      	mov	r2, r3
 800da20:	4ba5      	ldr	r3, [pc, #660]	; (800dcb8 <UART_SetConfig+0x384>)
 800da22:	fba3 2302 	umull	r2, r3, r3, r2
 800da26:	095b      	lsrs	r3, r3, #5
 800da28:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800da2c:	68bb      	ldr	r3, [r7, #8]
 800da2e:	461d      	mov	r5, r3
 800da30:	f04f 0600 	mov.w	r6, #0
 800da34:	46a9      	mov	r9, r5
 800da36:	46b2      	mov	sl, r6
 800da38:	eb19 0309 	adds.w	r3, r9, r9
 800da3c:	eb4a 040a 	adc.w	r4, sl, sl
 800da40:	4699      	mov	r9, r3
 800da42:	46a2      	mov	sl, r4
 800da44:	eb19 0905 	adds.w	r9, r9, r5
 800da48:	eb4a 0a06 	adc.w	sl, sl, r6
 800da4c:	f04f 0100 	mov.w	r1, #0
 800da50:	f04f 0200 	mov.w	r2, #0
 800da54:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800da58:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800da5c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800da60:	4689      	mov	r9, r1
 800da62:	4692      	mov	sl, r2
 800da64:	eb19 0005 	adds.w	r0, r9, r5
 800da68:	eb4a 0106 	adc.w	r1, sl, r6
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	685b      	ldr	r3, [r3, #4]
 800da70:	461d      	mov	r5, r3
 800da72:	f04f 0600 	mov.w	r6, #0
 800da76:	196b      	adds	r3, r5, r5
 800da78:	eb46 0406 	adc.w	r4, r6, r6
 800da7c:	461a      	mov	r2, r3
 800da7e:	4623      	mov	r3, r4
 800da80:	f7f3 f91a 	bl	8000cb8 <__aeabi_uldivmod>
 800da84:	4603      	mov	r3, r0
 800da86:	460c      	mov	r4, r1
 800da88:	461a      	mov	r2, r3
 800da8a:	4b8b      	ldr	r3, [pc, #556]	; (800dcb8 <UART_SetConfig+0x384>)
 800da8c:	fba3 1302 	umull	r1, r3, r3, r2
 800da90:	095b      	lsrs	r3, r3, #5
 800da92:	2164      	movs	r1, #100	; 0x64
 800da94:	fb01 f303 	mul.w	r3, r1, r3
 800da98:	1ad3      	subs	r3, r2, r3
 800da9a:	00db      	lsls	r3, r3, #3
 800da9c:	3332      	adds	r3, #50	; 0x32
 800da9e:	4a86      	ldr	r2, [pc, #536]	; (800dcb8 <UART_SetConfig+0x384>)
 800daa0:	fba2 2303 	umull	r2, r3, r2, r3
 800daa4:	095b      	lsrs	r3, r3, #5
 800daa6:	005b      	lsls	r3, r3, #1
 800daa8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800daac:	4498      	add	r8, r3
 800daae:	68bb      	ldr	r3, [r7, #8]
 800dab0:	461d      	mov	r5, r3
 800dab2:	f04f 0600 	mov.w	r6, #0
 800dab6:	46a9      	mov	r9, r5
 800dab8:	46b2      	mov	sl, r6
 800daba:	eb19 0309 	adds.w	r3, r9, r9
 800dabe:	eb4a 040a 	adc.w	r4, sl, sl
 800dac2:	4699      	mov	r9, r3
 800dac4:	46a2      	mov	sl, r4
 800dac6:	eb19 0905 	adds.w	r9, r9, r5
 800daca:	eb4a 0a06 	adc.w	sl, sl, r6
 800dace:	f04f 0100 	mov.w	r1, #0
 800dad2:	f04f 0200 	mov.w	r2, #0
 800dad6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dada:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dade:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dae2:	4689      	mov	r9, r1
 800dae4:	4692      	mov	sl, r2
 800dae6:	eb19 0005 	adds.w	r0, r9, r5
 800daea:	eb4a 0106 	adc.w	r1, sl, r6
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	685b      	ldr	r3, [r3, #4]
 800daf2:	461d      	mov	r5, r3
 800daf4:	f04f 0600 	mov.w	r6, #0
 800daf8:	196b      	adds	r3, r5, r5
 800dafa:	eb46 0406 	adc.w	r4, r6, r6
 800dafe:	461a      	mov	r2, r3
 800db00:	4623      	mov	r3, r4
 800db02:	f7f3 f8d9 	bl	8000cb8 <__aeabi_uldivmod>
 800db06:	4603      	mov	r3, r0
 800db08:	460c      	mov	r4, r1
 800db0a:	461a      	mov	r2, r3
 800db0c:	4b6a      	ldr	r3, [pc, #424]	; (800dcb8 <UART_SetConfig+0x384>)
 800db0e:	fba3 1302 	umull	r1, r3, r3, r2
 800db12:	095b      	lsrs	r3, r3, #5
 800db14:	2164      	movs	r1, #100	; 0x64
 800db16:	fb01 f303 	mul.w	r3, r1, r3
 800db1a:	1ad3      	subs	r3, r2, r3
 800db1c:	00db      	lsls	r3, r3, #3
 800db1e:	3332      	adds	r3, #50	; 0x32
 800db20:	4a65      	ldr	r2, [pc, #404]	; (800dcb8 <UART_SetConfig+0x384>)
 800db22:	fba2 2303 	umull	r2, r3, r2, r3
 800db26:	095b      	lsrs	r3, r3, #5
 800db28:	f003 0207 	and.w	r2, r3, #7
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	4442      	add	r2, r8
 800db32:	609a      	str	r2, [r3, #8]
 800db34:	e26f      	b.n	800e016 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800db36:	f7fc fafb 	bl	800a130 <HAL_RCC_GetPCLK1Freq>
 800db3a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800db3c:	68bb      	ldr	r3, [r7, #8]
 800db3e:	461d      	mov	r5, r3
 800db40:	f04f 0600 	mov.w	r6, #0
 800db44:	46a8      	mov	r8, r5
 800db46:	46b1      	mov	r9, r6
 800db48:	eb18 0308 	adds.w	r3, r8, r8
 800db4c:	eb49 0409 	adc.w	r4, r9, r9
 800db50:	4698      	mov	r8, r3
 800db52:	46a1      	mov	r9, r4
 800db54:	eb18 0805 	adds.w	r8, r8, r5
 800db58:	eb49 0906 	adc.w	r9, r9, r6
 800db5c:	f04f 0100 	mov.w	r1, #0
 800db60:	f04f 0200 	mov.w	r2, #0
 800db64:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800db68:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800db6c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800db70:	4688      	mov	r8, r1
 800db72:	4691      	mov	r9, r2
 800db74:	eb18 0005 	adds.w	r0, r8, r5
 800db78:	eb49 0106 	adc.w	r1, r9, r6
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	685b      	ldr	r3, [r3, #4]
 800db80:	461d      	mov	r5, r3
 800db82:	f04f 0600 	mov.w	r6, #0
 800db86:	196b      	adds	r3, r5, r5
 800db88:	eb46 0406 	adc.w	r4, r6, r6
 800db8c:	461a      	mov	r2, r3
 800db8e:	4623      	mov	r3, r4
 800db90:	f7f3 f892 	bl	8000cb8 <__aeabi_uldivmod>
 800db94:	4603      	mov	r3, r0
 800db96:	460c      	mov	r4, r1
 800db98:	461a      	mov	r2, r3
 800db9a:	4b47      	ldr	r3, [pc, #284]	; (800dcb8 <UART_SetConfig+0x384>)
 800db9c:	fba3 2302 	umull	r2, r3, r3, r2
 800dba0:	095b      	lsrs	r3, r3, #5
 800dba2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800dba6:	68bb      	ldr	r3, [r7, #8]
 800dba8:	461d      	mov	r5, r3
 800dbaa:	f04f 0600 	mov.w	r6, #0
 800dbae:	46a9      	mov	r9, r5
 800dbb0:	46b2      	mov	sl, r6
 800dbb2:	eb19 0309 	adds.w	r3, r9, r9
 800dbb6:	eb4a 040a 	adc.w	r4, sl, sl
 800dbba:	4699      	mov	r9, r3
 800dbbc:	46a2      	mov	sl, r4
 800dbbe:	eb19 0905 	adds.w	r9, r9, r5
 800dbc2:	eb4a 0a06 	adc.w	sl, sl, r6
 800dbc6:	f04f 0100 	mov.w	r1, #0
 800dbca:	f04f 0200 	mov.w	r2, #0
 800dbce:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dbd2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dbd6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dbda:	4689      	mov	r9, r1
 800dbdc:	4692      	mov	sl, r2
 800dbde:	eb19 0005 	adds.w	r0, r9, r5
 800dbe2:	eb4a 0106 	adc.w	r1, sl, r6
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	685b      	ldr	r3, [r3, #4]
 800dbea:	461d      	mov	r5, r3
 800dbec:	f04f 0600 	mov.w	r6, #0
 800dbf0:	196b      	adds	r3, r5, r5
 800dbf2:	eb46 0406 	adc.w	r4, r6, r6
 800dbf6:	461a      	mov	r2, r3
 800dbf8:	4623      	mov	r3, r4
 800dbfa:	f7f3 f85d 	bl	8000cb8 <__aeabi_uldivmod>
 800dbfe:	4603      	mov	r3, r0
 800dc00:	460c      	mov	r4, r1
 800dc02:	461a      	mov	r2, r3
 800dc04:	4b2c      	ldr	r3, [pc, #176]	; (800dcb8 <UART_SetConfig+0x384>)
 800dc06:	fba3 1302 	umull	r1, r3, r3, r2
 800dc0a:	095b      	lsrs	r3, r3, #5
 800dc0c:	2164      	movs	r1, #100	; 0x64
 800dc0e:	fb01 f303 	mul.w	r3, r1, r3
 800dc12:	1ad3      	subs	r3, r2, r3
 800dc14:	00db      	lsls	r3, r3, #3
 800dc16:	3332      	adds	r3, #50	; 0x32
 800dc18:	4a27      	ldr	r2, [pc, #156]	; (800dcb8 <UART_SetConfig+0x384>)
 800dc1a:	fba2 2303 	umull	r2, r3, r2, r3
 800dc1e:	095b      	lsrs	r3, r3, #5
 800dc20:	005b      	lsls	r3, r3, #1
 800dc22:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800dc26:	4498      	add	r8, r3
 800dc28:	68bb      	ldr	r3, [r7, #8]
 800dc2a:	461d      	mov	r5, r3
 800dc2c:	f04f 0600 	mov.w	r6, #0
 800dc30:	46a9      	mov	r9, r5
 800dc32:	46b2      	mov	sl, r6
 800dc34:	eb19 0309 	adds.w	r3, r9, r9
 800dc38:	eb4a 040a 	adc.w	r4, sl, sl
 800dc3c:	4699      	mov	r9, r3
 800dc3e:	46a2      	mov	sl, r4
 800dc40:	eb19 0905 	adds.w	r9, r9, r5
 800dc44:	eb4a 0a06 	adc.w	sl, sl, r6
 800dc48:	f04f 0100 	mov.w	r1, #0
 800dc4c:	f04f 0200 	mov.w	r2, #0
 800dc50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dc54:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dc58:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dc5c:	4689      	mov	r9, r1
 800dc5e:	4692      	mov	sl, r2
 800dc60:	eb19 0005 	adds.w	r0, r9, r5
 800dc64:	eb4a 0106 	adc.w	r1, sl, r6
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	685b      	ldr	r3, [r3, #4]
 800dc6c:	461d      	mov	r5, r3
 800dc6e:	f04f 0600 	mov.w	r6, #0
 800dc72:	196b      	adds	r3, r5, r5
 800dc74:	eb46 0406 	adc.w	r4, r6, r6
 800dc78:	461a      	mov	r2, r3
 800dc7a:	4623      	mov	r3, r4
 800dc7c:	f7f3 f81c 	bl	8000cb8 <__aeabi_uldivmod>
 800dc80:	4603      	mov	r3, r0
 800dc82:	460c      	mov	r4, r1
 800dc84:	461a      	mov	r2, r3
 800dc86:	4b0c      	ldr	r3, [pc, #48]	; (800dcb8 <UART_SetConfig+0x384>)
 800dc88:	fba3 1302 	umull	r1, r3, r3, r2
 800dc8c:	095b      	lsrs	r3, r3, #5
 800dc8e:	2164      	movs	r1, #100	; 0x64
 800dc90:	fb01 f303 	mul.w	r3, r1, r3
 800dc94:	1ad3      	subs	r3, r2, r3
 800dc96:	00db      	lsls	r3, r3, #3
 800dc98:	3332      	adds	r3, #50	; 0x32
 800dc9a:	4a07      	ldr	r2, [pc, #28]	; (800dcb8 <UART_SetConfig+0x384>)
 800dc9c:	fba2 2303 	umull	r2, r3, r2, r3
 800dca0:	095b      	lsrs	r3, r3, #5
 800dca2:	f003 0207 	and.w	r2, r3, #7
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	4442      	add	r2, r8
 800dcac:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800dcae:	e1b2      	b.n	800e016 <UART_SetConfig+0x6e2>
 800dcb0:	40011000 	.word	0x40011000
 800dcb4:	40011400 	.word	0x40011400
 800dcb8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	4ad7      	ldr	r2, [pc, #860]	; (800e020 <UART_SetConfig+0x6ec>)
 800dcc2:	4293      	cmp	r3, r2
 800dcc4:	d005      	beq.n	800dcd2 <UART_SetConfig+0x39e>
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	4ad6      	ldr	r2, [pc, #856]	; (800e024 <UART_SetConfig+0x6f0>)
 800dccc:	4293      	cmp	r3, r2
 800dcce:	f040 80d1 	bne.w	800de74 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800dcd2:	f7fc fa41 	bl	800a158 <HAL_RCC_GetPCLK2Freq>
 800dcd6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800dcd8:	68bb      	ldr	r3, [r7, #8]
 800dcda:	469a      	mov	sl, r3
 800dcdc:	f04f 0b00 	mov.w	fp, #0
 800dce0:	46d0      	mov	r8, sl
 800dce2:	46d9      	mov	r9, fp
 800dce4:	eb18 0308 	adds.w	r3, r8, r8
 800dce8:	eb49 0409 	adc.w	r4, r9, r9
 800dcec:	4698      	mov	r8, r3
 800dcee:	46a1      	mov	r9, r4
 800dcf0:	eb18 080a 	adds.w	r8, r8, sl
 800dcf4:	eb49 090b 	adc.w	r9, r9, fp
 800dcf8:	f04f 0100 	mov.w	r1, #0
 800dcfc:	f04f 0200 	mov.w	r2, #0
 800dd00:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800dd04:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800dd08:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800dd0c:	4688      	mov	r8, r1
 800dd0e:	4691      	mov	r9, r2
 800dd10:	eb1a 0508 	adds.w	r5, sl, r8
 800dd14:	eb4b 0609 	adc.w	r6, fp, r9
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	685b      	ldr	r3, [r3, #4]
 800dd1c:	4619      	mov	r1, r3
 800dd1e:	f04f 0200 	mov.w	r2, #0
 800dd22:	f04f 0300 	mov.w	r3, #0
 800dd26:	f04f 0400 	mov.w	r4, #0
 800dd2a:	0094      	lsls	r4, r2, #2
 800dd2c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dd30:	008b      	lsls	r3, r1, #2
 800dd32:	461a      	mov	r2, r3
 800dd34:	4623      	mov	r3, r4
 800dd36:	4628      	mov	r0, r5
 800dd38:	4631      	mov	r1, r6
 800dd3a:	f7f2 ffbd 	bl	8000cb8 <__aeabi_uldivmod>
 800dd3e:	4603      	mov	r3, r0
 800dd40:	460c      	mov	r4, r1
 800dd42:	461a      	mov	r2, r3
 800dd44:	4bb8      	ldr	r3, [pc, #736]	; (800e028 <UART_SetConfig+0x6f4>)
 800dd46:	fba3 2302 	umull	r2, r3, r3, r2
 800dd4a:	095b      	lsrs	r3, r3, #5
 800dd4c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800dd50:	68bb      	ldr	r3, [r7, #8]
 800dd52:	469b      	mov	fp, r3
 800dd54:	f04f 0c00 	mov.w	ip, #0
 800dd58:	46d9      	mov	r9, fp
 800dd5a:	46e2      	mov	sl, ip
 800dd5c:	eb19 0309 	adds.w	r3, r9, r9
 800dd60:	eb4a 040a 	adc.w	r4, sl, sl
 800dd64:	4699      	mov	r9, r3
 800dd66:	46a2      	mov	sl, r4
 800dd68:	eb19 090b 	adds.w	r9, r9, fp
 800dd6c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800dd70:	f04f 0100 	mov.w	r1, #0
 800dd74:	f04f 0200 	mov.w	r2, #0
 800dd78:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dd7c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dd80:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dd84:	4689      	mov	r9, r1
 800dd86:	4692      	mov	sl, r2
 800dd88:	eb1b 0509 	adds.w	r5, fp, r9
 800dd8c:	eb4c 060a 	adc.w	r6, ip, sl
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	685b      	ldr	r3, [r3, #4]
 800dd94:	4619      	mov	r1, r3
 800dd96:	f04f 0200 	mov.w	r2, #0
 800dd9a:	f04f 0300 	mov.w	r3, #0
 800dd9e:	f04f 0400 	mov.w	r4, #0
 800dda2:	0094      	lsls	r4, r2, #2
 800dda4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dda8:	008b      	lsls	r3, r1, #2
 800ddaa:	461a      	mov	r2, r3
 800ddac:	4623      	mov	r3, r4
 800ddae:	4628      	mov	r0, r5
 800ddb0:	4631      	mov	r1, r6
 800ddb2:	f7f2 ff81 	bl	8000cb8 <__aeabi_uldivmod>
 800ddb6:	4603      	mov	r3, r0
 800ddb8:	460c      	mov	r4, r1
 800ddba:	461a      	mov	r2, r3
 800ddbc:	4b9a      	ldr	r3, [pc, #616]	; (800e028 <UART_SetConfig+0x6f4>)
 800ddbe:	fba3 1302 	umull	r1, r3, r3, r2
 800ddc2:	095b      	lsrs	r3, r3, #5
 800ddc4:	2164      	movs	r1, #100	; 0x64
 800ddc6:	fb01 f303 	mul.w	r3, r1, r3
 800ddca:	1ad3      	subs	r3, r2, r3
 800ddcc:	011b      	lsls	r3, r3, #4
 800ddce:	3332      	adds	r3, #50	; 0x32
 800ddd0:	4a95      	ldr	r2, [pc, #596]	; (800e028 <UART_SetConfig+0x6f4>)
 800ddd2:	fba2 2303 	umull	r2, r3, r2, r3
 800ddd6:	095b      	lsrs	r3, r3, #5
 800ddd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dddc:	4498      	add	r8, r3
 800ddde:	68bb      	ldr	r3, [r7, #8]
 800dde0:	469b      	mov	fp, r3
 800dde2:	f04f 0c00 	mov.w	ip, #0
 800dde6:	46d9      	mov	r9, fp
 800dde8:	46e2      	mov	sl, ip
 800ddea:	eb19 0309 	adds.w	r3, r9, r9
 800ddee:	eb4a 040a 	adc.w	r4, sl, sl
 800ddf2:	4699      	mov	r9, r3
 800ddf4:	46a2      	mov	sl, r4
 800ddf6:	eb19 090b 	adds.w	r9, r9, fp
 800ddfa:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ddfe:	f04f 0100 	mov.w	r1, #0
 800de02:	f04f 0200 	mov.w	r2, #0
 800de06:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800de0a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800de0e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800de12:	4689      	mov	r9, r1
 800de14:	4692      	mov	sl, r2
 800de16:	eb1b 0509 	adds.w	r5, fp, r9
 800de1a:	eb4c 060a 	adc.w	r6, ip, sl
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	685b      	ldr	r3, [r3, #4]
 800de22:	4619      	mov	r1, r3
 800de24:	f04f 0200 	mov.w	r2, #0
 800de28:	f04f 0300 	mov.w	r3, #0
 800de2c:	f04f 0400 	mov.w	r4, #0
 800de30:	0094      	lsls	r4, r2, #2
 800de32:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800de36:	008b      	lsls	r3, r1, #2
 800de38:	461a      	mov	r2, r3
 800de3a:	4623      	mov	r3, r4
 800de3c:	4628      	mov	r0, r5
 800de3e:	4631      	mov	r1, r6
 800de40:	f7f2 ff3a 	bl	8000cb8 <__aeabi_uldivmod>
 800de44:	4603      	mov	r3, r0
 800de46:	460c      	mov	r4, r1
 800de48:	461a      	mov	r2, r3
 800de4a:	4b77      	ldr	r3, [pc, #476]	; (800e028 <UART_SetConfig+0x6f4>)
 800de4c:	fba3 1302 	umull	r1, r3, r3, r2
 800de50:	095b      	lsrs	r3, r3, #5
 800de52:	2164      	movs	r1, #100	; 0x64
 800de54:	fb01 f303 	mul.w	r3, r1, r3
 800de58:	1ad3      	subs	r3, r2, r3
 800de5a:	011b      	lsls	r3, r3, #4
 800de5c:	3332      	adds	r3, #50	; 0x32
 800de5e:	4a72      	ldr	r2, [pc, #456]	; (800e028 <UART_SetConfig+0x6f4>)
 800de60:	fba2 2303 	umull	r2, r3, r2, r3
 800de64:	095b      	lsrs	r3, r3, #5
 800de66:	f003 020f 	and.w	r2, r3, #15
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	4442      	add	r2, r8
 800de70:	609a      	str	r2, [r3, #8]
 800de72:	e0d0      	b.n	800e016 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800de74:	f7fc f95c 	bl	800a130 <HAL_RCC_GetPCLK1Freq>
 800de78:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800de7a:	68bb      	ldr	r3, [r7, #8]
 800de7c:	469a      	mov	sl, r3
 800de7e:	f04f 0b00 	mov.w	fp, #0
 800de82:	46d0      	mov	r8, sl
 800de84:	46d9      	mov	r9, fp
 800de86:	eb18 0308 	adds.w	r3, r8, r8
 800de8a:	eb49 0409 	adc.w	r4, r9, r9
 800de8e:	4698      	mov	r8, r3
 800de90:	46a1      	mov	r9, r4
 800de92:	eb18 080a 	adds.w	r8, r8, sl
 800de96:	eb49 090b 	adc.w	r9, r9, fp
 800de9a:	f04f 0100 	mov.w	r1, #0
 800de9e:	f04f 0200 	mov.w	r2, #0
 800dea2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800dea6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800deaa:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800deae:	4688      	mov	r8, r1
 800deb0:	4691      	mov	r9, r2
 800deb2:	eb1a 0508 	adds.w	r5, sl, r8
 800deb6:	eb4b 0609 	adc.w	r6, fp, r9
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	685b      	ldr	r3, [r3, #4]
 800debe:	4619      	mov	r1, r3
 800dec0:	f04f 0200 	mov.w	r2, #0
 800dec4:	f04f 0300 	mov.w	r3, #0
 800dec8:	f04f 0400 	mov.w	r4, #0
 800decc:	0094      	lsls	r4, r2, #2
 800dece:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ded2:	008b      	lsls	r3, r1, #2
 800ded4:	461a      	mov	r2, r3
 800ded6:	4623      	mov	r3, r4
 800ded8:	4628      	mov	r0, r5
 800deda:	4631      	mov	r1, r6
 800dedc:	f7f2 feec 	bl	8000cb8 <__aeabi_uldivmod>
 800dee0:	4603      	mov	r3, r0
 800dee2:	460c      	mov	r4, r1
 800dee4:	461a      	mov	r2, r3
 800dee6:	4b50      	ldr	r3, [pc, #320]	; (800e028 <UART_SetConfig+0x6f4>)
 800dee8:	fba3 2302 	umull	r2, r3, r3, r2
 800deec:	095b      	lsrs	r3, r3, #5
 800deee:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800def2:	68bb      	ldr	r3, [r7, #8]
 800def4:	469b      	mov	fp, r3
 800def6:	f04f 0c00 	mov.w	ip, #0
 800defa:	46d9      	mov	r9, fp
 800defc:	46e2      	mov	sl, ip
 800defe:	eb19 0309 	adds.w	r3, r9, r9
 800df02:	eb4a 040a 	adc.w	r4, sl, sl
 800df06:	4699      	mov	r9, r3
 800df08:	46a2      	mov	sl, r4
 800df0a:	eb19 090b 	adds.w	r9, r9, fp
 800df0e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800df12:	f04f 0100 	mov.w	r1, #0
 800df16:	f04f 0200 	mov.w	r2, #0
 800df1a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800df1e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800df22:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800df26:	4689      	mov	r9, r1
 800df28:	4692      	mov	sl, r2
 800df2a:	eb1b 0509 	adds.w	r5, fp, r9
 800df2e:	eb4c 060a 	adc.w	r6, ip, sl
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	685b      	ldr	r3, [r3, #4]
 800df36:	4619      	mov	r1, r3
 800df38:	f04f 0200 	mov.w	r2, #0
 800df3c:	f04f 0300 	mov.w	r3, #0
 800df40:	f04f 0400 	mov.w	r4, #0
 800df44:	0094      	lsls	r4, r2, #2
 800df46:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800df4a:	008b      	lsls	r3, r1, #2
 800df4c:	461a      	mov	r2, r3
 800df4e:	4623      	mov	r3, r4
 800df50:	4628      	mov	r0, r5
 800df52:	4631      	mov	r1, r6
 800df54:	f7f2 feb0 	bl	8000cb8 <__aeabi_uldivmod>
 800df58:	4603      	mov	r3, r0
 800df5a:	460c      	mov	r4, r1
 800df5c:	461a      	mov	r2, r3
 800df5e:	4b32      	ldr	r3, [pc, #200]	; (800e028 <UART_SetConfig+0x6f4>)
 800df60:	fba3 1302 	umull	r1, r3, r3, r2
 800df64:	095b      	lsrs	r3, r3, #5
 800df66:	2164      	movs	r1, #100	; 0x64
 800df68:	fb01 f303 	mul.w	r3, r1, r3
 800df6c:	1ad3      	subs	r3, r2, r3
 800df6e:	011b      	lsls	r3, r3, #4
 800df70:	3332      	adds	r3, #50	; 0x32
 800df72:	4a2d      	ldr	r2, [pc, #180]	; (800e028 <UART_SetConfig+0x6f4>)
 800df74:	fba2 2303 	umull	r2, r3, r2, r3
 800df78:	095b      	lsrs	r3, r3, #5
 800df7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800df7e:	4498      	add	r8, r3
 800df80:	68bb      	ldr	r3, [r7, #8]
 800df82:	469b      	mov	fp, r3
 800df84:	f04f 0c00 	mov.w	ip, #0
 800df88:	46d9      	mov	r9, fp
 800df8a:	46e2      	mov	sl, ip
 800df8c:	eb19 0309 	adds.w	r3, r9, r9
 800df90:	eb4a 040a 	adc.w	r4, sl, sl
 800df94:	4699      	mov	r9, r3
 800df96:	46a2      	mov	sl, r4
 800df98:	eb19 090b 	adds.w	r9, r9, fp
 800df9c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800dfa0:	f04f 0100 	mov.w	r1, #0
 800dfa4:	f04f 0200 	mov.w	r2, #0
 800dfa8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dfac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dfb0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dfb4:	4689      	mov	r9, r1
 800dfb6:	4692      	mov	sl, r2
 800dfb8:	eb1b 0509 	adds.w	r5, fp, r9
 800dfbc:	eb4c 060a 	adc.w	r6, ip, sl
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	685b      	ldr	r3, [r3, #4]
 800dfc4:	4619      	mov	r1, r3
 800dfc6:	f04f 0200 	mov.w	r2, #0
 800dfca:	f04f 0300 	mov.w	r3, #0
 800dfce:	f04f 0400 	mov.w	r4, #0
 800dfd2:	0094      	lsls	r4, r2, #2
 800dfd4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dfd8:	008b      	lsls	r3, r1, #2
 800dfda:	461a      	mov	r2, r3
 800dfdc:	4623      	mov	r3, r4
 800dfde:	4628      	mov	r0, r5
 800dfe0:	4631      	mov	r1, r6
 800dfe2:	f7f2 fe69 	bl	8000cb8 <__aeabi_uldivmod>
 800dfe6:	4603      	mov	r3, r0
 800dfe8:	460c      	mov	r4, r1
 800dfea:	461a      	mov	r2, r3
 800dfec:	4b0e      	ldr	r3, [pc, #56]	; (800e028 <UART_SetConfig+0x6f4>)
 800dfee:	fba3 1302 	umull	r1, r3, r3, r2
 800dff2:	095b      	lsrs	r3, r3, #5
 800dff4:	2164      	movs	r1, #100	; 0x64
 800dff6:	fb01 f303 	mul.w	r3, r1, r3
 800dffa:	1ad3      	subs	r3, r2, r3
 800dffc:	011b      	lsls	r3, r3, #4
 800dffe:	3332      	adds	r3, #50	; 0x32
 800e000:	4a09      	ldr	r2, [pc, #36]	; (800e028 <UART_SetConfig+0x6f4>)
 800e002:	fba2 2303 	umull	r2, r3, r2, r3
 800e006:	095b      	lsrs	r3, r3, #5
 800e008:	f003 020f 	and.w	r2, r3, #15
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	4442      	add	r2, r8
 800e012:	609a      	str	r2, [r3, #8]
}
 800e014:	e7ff      	b.n	800e016 <UART_SetConfig+0x6e2>
 800e016:	bf00      	nop
 800e018:	3714      	adds	r7, #20
 800e01a:	46bd      	mov	sp, r7
 800e01c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e020:	40011000 	.word	0x40011000
 800e024:	40011400 	.word	0x40011400
 800e028:	51eb851f 	.word	0x51eb851f

0800e02c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800e02c:	b084      	sub	sp, #16
 800e02e:	b480      	push	{r7}
 800e030:	b085      	sub	sp, #20
 800e032:	af00      	add	r7, sp, #0
 800e034:	6078      	str	r0, [r7, #4]
 800e036:	f107 001c 	add.w	r0, r7, #28
 800e03a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800e03e:	2300      	movs	r3, #0
 800e040:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800e042:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800e044:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800e046:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800e048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800e04a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800e04c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800e04e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800e050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800e052:	431a      	orrs	r2, r3
             Init.ClockDiv
 800e054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800e056:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800e058:	68fa      	ldr	r2, [r7, #12]
 800e05a:	4313      	orrs	r3, r2
 800e05c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	685b      	ldr	r3, [r3, #4]
 800e062:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800e066:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e06a:	68fa      	ldr	r2, [r7, #12]
 800e06c:	431a      	orrs	r2, r3
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800e072:	2300      	movs	r3, #0
}
 800e074:	4618      	mov	r0, r3
 800e076:	3714      	adds	r7, #20
 800e078:	46bd      	mov	sp, r7
 800e07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e07e:	b004      	add	sp, #16
 800e080:	4770      	bx	lr

0800e082 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800e082:	b480      	push	{r7}
 800e084:	b083      	sub	sp, #12
 800e086:	af00      	add	r7, sp, #0
 800e088:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800e090:	4618      	mov	r0, r3
 800e092:	370c      	adds	r7, #12
 800e094:	46bd      	mov	sp, r7
 800e096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09a:	4770      	bx	lr

0800e09c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800e09c:	b480      	push	{r7}
 800e09e:	b083      	sub	sp, #12
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	6078      	str	r0, [r7, #4]
 800e0a4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800e0a6:	683b      	ldr	r3, [r7, #0]
 800e0a8:	681a      	ldr	r2, [r3, #0]
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e0b0:	2300      	movs	r3, #0
}
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	370c      	adds	r7, #12
 800e0b6:	46bd      	mov	sp, r7
 800e0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0bc:	4770      	bx	lr

0800e0be <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800e0be:	b580      	push	{r7, lr}
 800e0c0:	b082      	sub	sp, #8
 800e0c2:	af00      	add	r7, sp, #0
 800e0c4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	2203      	movs	r2, #3
 800e0ca:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800e0cc:	2002      	movs	r0, #2
 800e0ce:	f7f9 fbdd 	bl	800788c <HAL_Delay>
  
  return HAL_OK;
 800e0d2:	2300      	movs	r3, #0
}
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	3708      	adds	r7, #8
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	bd80      	pop	{r7, pc}

0800e0dc <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800e0dc:	b480      	push	{r7}
 800e0de:	b083      	sub	sp, #12
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	f003 0303 	and.w	r3, r3, #3
}
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	370c      	adds	r7, #12
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f6:	4770      	bx	lr

0800e0f8 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800e0f8:	b480      	push	{r7}
 800e0fa:	b085      	sub	sp, #20
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	6078      	str	r0, [r7, #4]
 800e100:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e102:	2300      	movs	r3, #0
 800e104:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	681a      	ldr	r2, [r3, #0]
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e10e:	683b      	ldr	r3, [r7, #0]
 800e110:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800e112:	683b      	ldr	r3, [r7, #0]
 800e114:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e116:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800e11c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800e122:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e124:	68fa      	ldr	r2, [r7, #12]
 800e126:	4313      	orrs	r3, r2
 800e128:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	68db      	ldr	r3, [r3, #12]
 800e12e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800e132:	f023 030f 	bic.w	r3, r3, #15
 800e136:	68fa      	ldr	r2, [r7, #12]
 800e138:	431a      	orrs	r2, r3
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800e13e:	2300      	movs	r3, #0
}
 800e140:	4618      	mov	r0, r3
 800e142:	3714      	adds	r7, #20
 800e144:	46bd      	mov	sp, r7
 800e146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e14a:	4770      	bx	lr

0800e14c <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800e14c:	b480      	push	{r7}
 800e14e:	b083      	sub	sp, #12
 800e150:	af00      	add	r7, sp, #0
 800e152:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	691b      	ldr	r3, [r3, #16]
 800e158:	b2db      	uxtb	r3, r3
}
 800e15a:	4618      	mov	r0, r3
 800e15c:	370c      	adds	r7, #12
 800e15e:	46bd      	mov	sp, r7
 800e160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e164:	4770      	bx	lr

0800e166 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800e166:	b480      	push	{r7}
 800e168:	b085      	sub	sp, #20
 800e16a:	af00      	add	r7, sp, #0
 800e16c:	6078      	str	r0, [r7, #4]
 800e16e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	3314      	adds	r3, #20
 800e174:	461a      	mov	r2, r3
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	4413      	add	r3, r2
 800e17a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	681b      	ldr	r3, [r3, #0]
}  
 800e180:	4618      	mov	r0, r3
 800e182:	3714      	adds	r7, #20
 800e184:	46bd      	mov	sp, r7
 800e186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e18a:	4770      	bx	lr

0800e18c <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800e18c:	b480      	push	{r7}
 800e18e:	b085      	sub	sp, #20
 800e190:	af00      	add	r7, sp, #0
 800e192:	6078      	str	r0, [r7, #4]
 800e194:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e196:	2300      	movs	r3, #0
 800e198:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	681a      	ldr	r2, [r3, #0]
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800e1a2:	683b      	ldr	r3, [r7, #0]
 800e1a4:	685a      	ldr	r2, [r3, #4]
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800e1ae:	683b      	ldr	r3, [r7, #0]
 800e1b0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e1b2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800e1b4:	683b      	ldr	r3, [r7, #0]
 800e1b6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800e1b8:	431a      	orrs	r2, r3
                       Data->DPSM);
 800e1ba:	683b      	ldr	r3, [r7, #0]
 800e1bc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800e1be:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e1c0:	68fa      	ldr	r2, [r7, #12]
 800e1c2:	4313      	orrs	r3, r2
 800e1c4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1ca:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	431a      	orrs	r2, r3
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800e1d6:	2300      	movs	r3, #0

}
 800e1d8:	4618      	mov	r0, r3
 800e1da:	3714      	adds	r7, #20
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e2:	4770      	bx	lr

0800e1e4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800e1e4:	b580      	push	{r7, lr}
 800e1e6:	b088      	sub	sp, #32
 800e1e8:	af00      	add	r7, sp, #0
 800e1ea:	6078      	str	r0, [r7, #4]
 800e1ec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800e1f2:	2310      	movs	r3, #16
 800e1f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e1f6:	2340      	movs	r3, #64	; 0x40
 800e1f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e1fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e202:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e204:	f107 0308 	add.w	r3, r7, #8
 800e208:	4619      	mov	r1, r3
 800e20a:	6878      	ldr	r0, [r7, #4]
 800e20c:	f7ff ff74 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800e210:	f241 3288 	movw	r2, #5000	; 0x1388
 800e214:	2110      	movs	r1, #16
 800e216:	6878      	ldr	r0, [r7, #4]
 800e218:	f000 fa40 	bl	800e69c <SDMMC_GetCmdResp1>
 800e21c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e21e:	69fb      	ldr	r3, [r7, #28]
}
 800e220:	4618      	mov	r0, r3
 800e222:	3720      	adds	r7, #32
 800e224:	46bd      	mov	sp, r7
 800e226:	bd80      	pop	{r7, pc}

0800e228 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	b088      	sub	sp, #32
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
 800e230:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e232:	683b      	ldr	r3, [r7, #0]
 800e234:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800e236:	2311      	movs	r3, #17
 800e238:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e23a:	2340      	movs	r3, #64	; 0x40
 800e23c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e23e:	2300      	movs	r3, #0
 800e240:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e242:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e246:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e248:	f107 0308 	add.w	r3, r7, #8
 800e24c:	4619      	mov	r1, r3
 800e24e:	6878      	ldr	r0, [r7, #4]
 800e250:	f7ff ff52 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800e254:	f241 3288 	movw	r2, #5000	; 0x1388
 800e258:	2111      	movs	r1, #17
 800e25a:	6878      	ldr	r0, [r7, #4]
 800e25c:	f000 fa1e 	bl	800e69c <SDMMC_GetCmdResp1>
 800e260:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e262:	69fb      	ldr	r3, [r7, #28]
}
 800e264:	4618      	mov	r0, r3
 800e266:	3720      	adds	r7, #32
 800e268:	46bd      	mov	sp, r7
 800e26a:	bd80      	pop	{r7, pc}

0800e26c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800e26c:	b580      	push	{r7, lr}
 800e26e:	b088      	sub	sp, #32
 800e270:	af00      	add	r7, sp, #0
 800e272:	6078      	str	r0, [r7, #4]
 800e274:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800e27a:	2312      	movs	r3, #18
 800e27c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e27e:	2340      	movs	r3, #64	; 0x40
 800e280:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e282:	2300      	movs	r3, #0
 800e284:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e286:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e28a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e28c:	f107 0308 	add.w	r3, r7, #8
 800e290:	4619      	mov	r1, r3
 800e292:	6878      	ldr	r0, [r7, #4]
 800e294:	f7ff ff30 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800e298:	f241 3288 	movw	r2, #5000	; 0x1388
 800e29c:	2112      	movs	r1, #18
 800e29e:	6878      	ldr	r0, [r7, #4]
 800e2a0:	f000 f9fc 	bl	800e69c <SDMMC_GetCmdResp1>
 800e2a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e2a6:	69fb      	ldr	r3, [r7, #28]
}
 800e2a8:	4618      	mov	r0, r3
 800e2aa:	3720      	adds	r7, #32
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	bd80      	pop	{r7, pc}

0800e2b0 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800e2b0:	b580      	push	{r7, lr}
 800e2b2:	b088      	sub	sp, #32
 800e2b4:	af00      	add	r7, sp, #0
 800e2b6:	6078      	str	r0, [r7, #4]
 800e2b8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e2ba:	683b      	ldr	r3, [r7, #0]
 800e2bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800e2be:	2318      	movs	r3, #24
 800e2c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e2c2:	2340      	movs	r3, #64	; 0x40
 800e2c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e2ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e2ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e2d0:	f107 0308 	add.w	r3, r7, #8
 800e2d4:	4619      	mov	r1, r3
 800e2d6:	6878      	ldr	r0, [r7, #4]
 800e2d8:	f7ff ff0e 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800e2dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800e2e0:	2118      	movs	r1, #24
 800e2e2:	6878      	ldr	r0, [r7, #4]
 800e2e4:	f000 f9da 	bl	800e69c <SDMMC_GetCmdResp1>
 800e2e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e2ea:	69fb      	ldr	r3, [r7, #28]
}
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	3720      	adds	r7, #32
 800e2f0:	46bd      	mov	sp, r7
 800e2f2:	bd80      	pop	{r7, pc}

0800e2f4 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800e2f4:	b580      	push	{r7, lr}
 800e2f6:	b088      	sub	sp, #32
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
 800e2fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e2fe:	683b      	ldr	r3, [r7, #0]
 800e300:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800e302:	2319      	movs	r3, #25
 800e304:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e306:	2340      	movs	r3, #64	; 0x40
 800e308:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e30a:	2300      	movs	r3, #0
 800e30c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e30e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e312:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e314:	f107 0308 	add.w	r3, r7, #8
 800e318:	4619      	mov	r1, r3
 800e31a:	6878      	ldr	r0, [r7, #4]
 800e31c:	f7ff feec 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800e320:	f241 3288 	movw	r2, #5000	; 0x1388
 800e324:	2119      	movs	r1, #25
 800e326:	6878      	ldr	r0, [r7, #4]
 800e328:	f000 f9b8 	bl	800e69c <SDMMC_GetCmdResp1>
 800e32c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e32e:	69fb      	ldr	r3, [r7, #28]
}
 800e330:	4618      	mov	r0, r3
 800e332:	3720      	adds	r7, #32
 800e334:	46bd      	mov	sp, r7
 800e336:	bd80      	pop	{r7, pc}

0800e338 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800e338:	b580      	push	{r7, lr}
 800e33a:	b088      	sub	sp, #32
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800e340:	2300      	movs	r3, #0
 800e342:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800e344:	230c      	movs	r3, #12
 800e346:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e348:	2340      	movs	r3, #64	; 0x40
 800e34a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e34c:	2300      	movs	r3, #0
 800e34e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e350:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e354:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e356:	f107 0308 	add.w	r3, r7, #8
 800e35a:	4619      	mov	r1, r3
 800e35c:	6878      	ldr	r0, [r7, #4]
 800e35e:	f7ff fecb 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800e362:	4a05      	ldr	r2, [pc, #20]	; (800e378 <SDMMC_CmdStopTransfer+0x40>)
 800e364:	210c      	movs	r1, #12
 800e366:	6878      	ldr	r0, [r7, #4]
 800e368:	f000 f998 	bl	800e69c <SDMMC_GetCmdResp1>
 800e36c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e36e:	69fb      	ldr	r3, [r7, #28]
}
 800e370:	4618      	mov	r0, r3
 800e372:	3720      	adds	r7, #32
 800e374:	46bd      	mov	sp, r7
 800e376:	bd80      	pop	{r7, pc}
 800e378:	05f5e100 	.word	0x05f5e100

0800e37c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	b08a      	sub	sp, #40	; 0x28
 800e380:	af00      	add	r7, sp, #0
 800e382:	60f8      	str	r0, [r7, #12]
 800e384:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800e388:	683b      	ldr	r3, [r7, #0]
 800e38a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800e38c:	2307      	movs	r3, #7
 800e38e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e390:	2340      	movs	r3, #64	; 0x40
 800e392:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e394:	2300      	movs	r3, #0
 800e396:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e398:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e39c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e39e:	f107 0310 	add.w	r3, r7, #16
 800e3a2:	4619      	mov	r1, r3
 800e3a4:	68f8      	ldr	r0, [r7, #12]
 800e3a6:	f7ff fea7 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800e3aa:	f241 3288 	movw	r2, #5000	; 0x1388
 800e3ae:	2107      	movs	r1, #7
 800e3b0:	68f8      	ldr	r0, [r7, #12]
 800e3b2:	f000 f973 	bl	800e69c <SDMMC_GetCmdResp1>
 800e3b6:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800e3b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	3728      	adds	r7, #40	; 0x28
 800e3be:	46bd      	mov	sp, r7
 800e3c0:	bd80      	pop	{r7, pc}

0800e3c2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800e3c2:	b580      	push	{r7, lr}
 800e3c4:	b088      	sub	sp, #32
 800e3c6:	af00      	add	r7, sp, #0
 800e3c8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800e3ce:	2300      	movs	r3, #0
 800e3d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e3da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e3de:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e3e0:	f107 0308 	add.w	r3, r7, #8
 800e3e4:	4619      	mov	r1, r3
 800e3e6:	6878      	ldr	r0, [r7, #4]
 800e3e8:	f7ff fe86 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800e3ec:	6878      	ldr	r0, [r7, #4]
 800e3ee:	f000 f92d 	bl	800e64c <SDMMC_GetCmdError>
 800e3f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e3f4:	69fb      	ldr	r3, [r7, #28]
}
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	3720      	adds	r7, #32
 800e3fa:	46bd      	mov	sp, r7
 800e3fc:	bd80      	pop	{r7, pc}

0800e3fe <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800e3fe:	b580      	push	{r7, lr}
 800e400:	b088      	sub	sp, #32
 800e402:	af00      	add	r7, sp, #0
 800e404:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800e406:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800e40a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800e40c:	2308      	movs	r3, #8
 800e40e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e410:	2340      	movs	r3, #64	; 0x40
 800e412:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e414:	2300      	movs	r3, #0
 800e416:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e418:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e41c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e41e:	f107 0308 	add.w	r3, r7, #8
 800e422:	4619      	mov	r1, r3
 800e424:	6878      	ldr	r0, [r7, #4]
 800e426:	f7ff fe67 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800e42a:	6878      	ldr	r0, [r7, #4]
 800e42c:	f000 fb16 	bl	800ea5c <SDMMC_GetCmdResp7>
 800e430:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e432:	69fb      	ldr	r3, [r7, #28]
}
 800e434:	4618      	mov	r0, r3
 800e436:	3720      	adds	r7, #32
 800e438:	46bd      	mov	sp, r7
 800e43a:	bd80      	pop	{r7, pc}

0800e43c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b088      	sub	sp, #32
 800e440:	af00      	add	r7, sp, #0
 800e442:	6078      	str	r0, [r7, #4]
 800e444:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800e446:	683b      	ldr	r3, [r7, #0]
 800e448:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800e44a:	2337      	movs	r3, #55	; 0x37
 800e44c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e44e:	2340      	movs	r3, #64	; 0x40
 800e450:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e452:	2300      	movs	r3, #0
 800e454:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e456:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e45a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e45c:	f107 0308 	add.w	r3, r7, #8
 800e460:	4619      	mov	r1, r3
 800e462:	6878      	ldr	r0, [r7, #4]
 800e464:	f7ff fe48 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800e468:	f241 3288 	movw	r2, #5000	; 0x1388
 800e46c:	2137      	movs	r1, #55	; 0x37
 800e46e:	6878      	ldr	r0, [r7, #4]
 800e470:	f000 f914 	bl	800e69c <SDMMC_GetCmdResp1>
 800e474:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e476:	69fb      	ldr	r3, [r7, #28]
}
 800e478:	4618      	mov	r0, r3
 800e47a:	3720      	adds	r7, #32
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd80      	pop	{r7, pc}

0800e480 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b088      	sub	sp, #32
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
 800e488:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800e48a:	683b      	ldr	r3, [r7, #0]
 800e48c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e490:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e494:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800e496:	2329      	movs	r3, #41	; 0x29
 800e498:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e49a:	2340      	movs	r3, #64	; 0x40
 800e49c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e49e:	2300      	movs	r3, #0
 800e4a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e4a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e4a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e4a8:	f107 0308 	add.w	r3, r7, #8
 800e4ac:	4619      	mov	r1, r3
 800e4ae:	6878      	ldr	r0, [r7, #4]
 800e4b0:	f7ff fe22 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800e4b4:	6878      	ldr	r0, [r7, #4]
 800e4b6:	f000 fa23 	bl	800e900 <SDMMC_GetCmdResp3>
 800e4ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e4bc:	69fb      	ldr	r3, [r7, #28]
}
 800e4be:	4618      	mov	r0, r3
 800e4c0:	3720      	adds	r7, #32
 800e4c2:	46bd      	mov	sp, r7
 800e4c4:	bd80      	pop	{r7, pc}

0800e4c6 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800e4c6:	b580      	push	{r7, lr}
 800e4c8:	b088      	sub	sp, #32
 800e4ca:	af00      	add	r7, sp, #0
 800e4cc:	6078      	str	r0, [r7, #4]
 800e4ce:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800e4d0:	683b      	ldr	r3, [r7, #0]
 800e4d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800e4d4:	2306      	movs	r3, #6
 800e4d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e4d8:	2340      	movs	r3, #64	; 0x40
 800e4da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e4dc:	2300      	movs	r3, #0
 800e4de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e4e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e4e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e4e6:	f107 0308 	add.w	r3, r7, #8
 800e4ea:	4619      	mov	r1, r3
 800e4ec:	6878      	ldr	r0, [r7, #4]
 800e4ee:	f7ff fe03 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800e4f2:	f241 3288 	movw	r2, #5000	; 0x1388
 800e4f6:	2106      	movs	r1, #6
 800e4f8:	6878      	ldr	r0, [r7, #4]
 800e4fa:	f000 f8cf 	bl	800e69c <SDMMC_GetCmdResp1>
 800e4fe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e500:	69fb      	ldr	r3, [r7, #28]
}
 800e502:	4618      	mov	r0, r3
 800e504:	3720      	adds	r7, #32
 800e506:	46bd      	mov	sp, r7
 800e508:	bd80      	pop	{r7, pc}

0800e50a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800e50a:	b580      	push	{r7, lr}
 800e50c:	b088      	sub	sp, #32
 800e50e:	af00      	add	r7, sp, #0
 800e510:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800e512:	2300      	movs	r3, #0
 800e514:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800e516:	2333      	movs	r3, #51	; 0x33
 800e518:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e51a:	2340      	movs	r3, #64	; 0x40
 800e51c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e51e:	2300      	movs	r3, #0
 800e520:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e522:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e526:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e528:	f107 0308 	add.w	r3, r7, #8
 800e52c:	4619      	mov	r1, r3
 800e52e:	6878      	ldr	r0, [r7, #4]
 800e530:	f7ff fde2 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800e534:	f241 3288 	movw	r2, #5000	; 0x1388
 800e538:	2133      	movs	r1, #51	; 0x33
 800e53a:	6878      	ldr	r0, [r7, #4]
 800e53c:	f000 f8ae 	bl	800e69c <SDMMC_GetCmdResp1>
 800e540:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e542:	69fb      	ldr	r3, [r7, #28]
}
 800e544:	4618      	mov	r0, r3
 800e546:	3720      	adds	r7, #32
 800e548:	46bd      	mov	sp, r7
 800e54a:	bd80      	pop	{r7, pc}

0800e54c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b088      	sub	sp, #32
 800e550:	af00      	add	r7, sp, #0
 800e552:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800e554:	2300      	movs	r3, #0
 800e556:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800e558:	2302      	movs	r3, #2
 800e55a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800e55c:	23c0      	movs	r3, #192	; 0xc0
 800e55e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e560:	2300      	movs	r3, #0
 800e562:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e564:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e568:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e56a:	f107 0308 	add.w	r3, r7, #8
 800e56e:	4619      	mov	r1, r3
 800e570:	6878      	ldr	r0, [r7, #4]
 800e572:	f7ff fdc1 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800e576:	6878      	ldr	r0, [r7, #4]
 800e578:	f000 f97c 	bl	800e874 <SDMMC_GetCmdResp2>
 800e57c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e57e:	69fb      	ldr	r3, [r7, #28]
}
 800e580:	4618      	mov	r0, r3
 800e582:	3720      	adds	r7, #32
 800e584:	46bd      	mov	sp, r7
 800e586:	bd80      	pop	{r7, pc}

0800e588 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e588:	b580      	push	{r7, lr}
 800e58a:	b088      	sub	sp, #32
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	6078      	str	r0, [r7, #4]
 800e590:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800e592:	683b      	ldr	r3, [r7, #0]
 800e594:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800e596:	2309      	movs	r3, #9
 800e598:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800e59a:	23c0      	movs	r3, #192	; 0xc0
 800e59c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e59e:	2300      	movs	r3, #0
 800e5a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e5a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e5a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e5a8:	f107 0308 	add.w	r3, r7, #8
 800e5ac:	4619      	mov	r1, r3
 800e5ae:	6878      	ldr	r0, [r7, #4]
 800e5b0:	f7ff fda2 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800e5b4:	6878      	ldr	r0, [r7, #4]
 800e5b6:	f000 f95d 	bl	800e874 <SDMMC_GetCmdResp2>
 800e5ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e5bc:	69fb      	ldr	r3, [r7, #28]
}
 800e5be:	4618      	mov	r0, r3
 800e5c0:	3720      	adds	r7, #32
 800e5c2:	46bd      	mov	sp, r7
 800e5c4:	bd80      	pop	{r7, pc}

0800e5c6 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800e5c6:	b580      	push	{r7, lr}
 800e5c8:	b088      	sub	sp, #32
 800e5ca:	af00      	add	r7, sp, #0
 800e5cc:	6078      	str	r0, [r7, #4]
 800e5ce:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800e5d0:	2300      	movs	r3, #0
 800e5d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800e5d4:	2303      	movs	r3, #3
 800e5d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e5d8:	2340      	movs	r3, #64	; 0x40
 800e5da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e5dc:	2300      	movs	r3, #0
 800e5de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e5e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e5e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e5e6:	f107 0308 	add.w	r3, r7, #8
 800e5ea:	4619      	mov	r1, r3
 800e5ec:	6878      	ldr	r0, [r7, #4]
 800e5ee:	f7ff fd83 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800e5f2:	683a      	ldr	r2, [r7, #0]
 800e5f4:	2103      	movs	r1, #3
 800e5f6:	6878      	ldr	r0, [r7, #4]
 800e5f8:	f000 f9bc 	bl	800e974 <SDMMC_GetCmdResp6>
 800e5fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e5fe:	69fb      	ldr	r3, [r7, #28]
}
 800e600:	4618      	mov	r0, r3
 800e602:	3720      	adds	r7, #32
 800e604:	46bd      	mov	sp, r7
 800e606:	bd80      	pop	{r7, pc}

0800e608 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e608:	b580      	push	{r7, lr}
 800e60a:	b088      	sub	sp, #32
 800e60c:	af00      	add	r7, sp, #0
 800e60e:	6078      	str	r0, [r7, #4]
 800e610:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800e612:	683b      	ldr	r3, [r7, #0]
 800e614:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800e616:	230d      	movs	r3, #13
 800e618:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e61a:	2340      	movs	r3, #64	; 0x40
 800e61c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e61e:	2300      	movs	r3, #0
 800e620:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e622:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e626:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e628:	f107 0308 	add.w	r3, r7, #8
 800e62c:	4619      	mov	r1, r3
 800e62e:	6878      	ldr	r0, [r7, #4]
 800e630:	f7ff fd62 	bl	800e0f8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800e634:	f241 3288 	movw	r2, #5000	; 0x1388
 800e638:	210d      	movs	r1, #13
 800e63a:	6878      	ldr	r0, [r7, #4]
 800e63c:	f000 f82e 	bl	800e69c <SDMMC_GetCmdResp1>
 800e640:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e642:	69fb      	ldr	r3, [r7, #28]
}
 800e644:	4618      	mov	r0, r3
 800e646:	3720      	adds	r7, #32
 800e648:	46bd      	mov	sp, r7
 800e64a:	bd80      	pop	{r7, pc}

0800e64c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800e64c:	b490      	push	{r4, r7}
 800e64e:	b082      	sub	sp, #8
 800e650:	af00      	add	r7, sp, #0
 800e652:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e654:	4b0f      	ldr	r3, [pc, #60]	; (800e694 <SDMMC_GetCmdError+0x48>)
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	4a0f      	ldr	r2, [pc, #60]	; (800e698 <SDMMC_GetCmdError+0x4c>)
 800e65a:	fba2 2303 	umull	r2, r3, r2, r3
 800e65e:	0a5b      	lsrs	r3, r3, #9
 800e660:	f241 3288 	movw	r2, #5000	; 0x1388
 800e664:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e668:	4623      	mov	r3, r4
 800e66a:	1e5c      	subs	r4, r3, #1
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d102      	bne.n	800e676 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e670:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e674:	e009      	b.n	800e68a <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e67a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d0f2      	beq.n	800e668 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	22c5      	movs	r2, #197	; 0xc5
 800e686:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800e688:	2300      	movs	r3, #0
}
 800e68a:	4618      	mov	r0, r3
 800e68c:	3708      	adds	r7, #8
 800e68e:	46bd      	mov	sp, r7
 800e690:	bc90      	pop	{r4, r7}
 800e692:	4770      	bx	lr
 800e694:	20000000 	.word	0x20000000
 800e698:	10624dd3 	.word	0x10624dd3

0800e69c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800e69c:	b590      	push	{r4, r7, lr}
 800e69e:	b087      	sub	sp, #28
 800e6a0:	af00      	add	r7, sp, #0
 800e6a2:	60f8      	str	r0, [r7, #12]
 800e6a4:	460b      	mov	r3, r1
 800e6a6:	607a      	str	r2, [r7, #4]
 800e6a8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800e6aa:	4b6f      	ldr	r3, [pc, #444]	; (800e868 <SDMMC_GetCmdResp1+0x1cc>)
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	4a6f      	ldr	r2, [pc, #444]	; (800e86c <SDMMC_GetCmdResp1+0x1d0>)
 800e6b0:	fba2 2303 	umull	r2, r3, r2, r3
 800e6b4:	0a5b      	lsrs	r3, r3, #9
 800e6b6:	687a      	ldr	r2, [r7, #4]
 800e6b8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e6bc:	4623      	mov	r3, r4
 800e6be:	1e5c      	subs	r4, r3, #1
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d102      	bne.n	800e6ca <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e6c4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e6c8:	e0c9      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6ce:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e6d0:	697b      	ldr	r3, [r7, #20]
 800e6d2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d0f0      	beq.n	800e6bc <SDMMC_GetCmdResp1+0x20>
 800e6da:	697b      	ldr	r3, [r7, #20]
 800e6dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d1eb      	bne.n	800e6bc <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6e8:	f003 0304 	and.w	r3, r3, #4
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d004      	beq.n	800e6fa <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	2204      	movs	r2, #4
 800e6f4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e6f6:	2304      	movs	r3, #4
 800e6f8:	e0b1      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6fe:	f003 0301 	and.w	r3, r3, #1
 800e702:	2b00      	cmp	r3, #0
 800e704:	d004      	beq.n	800e710 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	2201      	movs	r2, #1
 800e70a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e70c:	2301      	movs	r3, #1
 800e70e:	e0a6      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	22c5      	movs	r2, #197	; 0xc5
 800e714:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800e716:	68f8      	ldr	r0, [r7, #12]
 800e718:	f7ff fd18 	bl	800e14c <SDIO_GetCommandResponse>
 800e71c:	4603      	mov	r3, r0
 800e71e:	461a      	mov	r2, r3
 800e720:	7afb      	ldrb	r3, [r7, #11]
 800e722:	4293      	cmp	r3, r2
 800e724:	d001      	beq.n	800e72a <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e726:	2301      	movs	r3, #1
 800e728:	e099      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800e72a:	2100      	movs	r1, #0
 800e72c:	68f8      	ldr	r0, [r7, #12]
 800e72e:	f7ff fd1a 	bl	800e166 <SDIO_GetResponse>
 800e732:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800e734:	693a      	ldr	r2, [r7, #16]
 800e736:	4b4e      	ldr	r3, [pc, #312]	; (800e870 <SDMMC_GetCmdResp1+0x1d4>)
 800e738:	4013      	ands	r3, r2
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d101      	bne.n	800e742 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800e73e:	2300      	movs	r3, #0
 800e740:	e08d      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800e742:	693b      	ldr	r3, [r7, #16]
 800e744:	2b00      	cmp	r3, #0
 800e746:	da02      	bge.n	800e74e <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800e748:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800e74c:	e087      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800e74e:	693b      	ldr	r3, [r7, #16]
 800e750:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e754:	2b00      	cmp	r3, #0
 800e756:	d001      	beq.n	800e75c <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800e758:	2340      	movs	r3, #64	; 0x40
 800e75a:	e080      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800e75c:	693b      	ldr	r3, [r7, #16]
 800e75e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e762:	2b00      	cmp	r3, #0
 800e764:	d001      	beq.n	800e76a <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800e766:	2380      	movs	r3, #128	; 0x80
 800e768:	e079      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800e76a:	693b      	ldr	r3, [r7, #16]
 800e76c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e770:	2b00      	cmp	r3, #0
 800e772:	d002      	beq.n	800e77a <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800e774:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e778:	e071      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800e77a:	693b      	ldr	r3, [r7, #16]
 800e77c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e780:	2b00      	cmp	r3, #0
 800e782:	d002      	beq.n	800e78a <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800e784:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e788:	e069      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800e78a:	693b      	ldr	r3, [r7, #16]
 800e78c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e790:	2b00      	cmp	r3, #0
 800e792:	d002      	beq.n	800e79a <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800e794:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e798:	e061      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800e79a:	693b      	ldr	r3, [r7, #16]
 800e79c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d002      	beq.n	800e7aa <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800e7a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e7a8:	e059      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800e7aa:	693b      	ldr	r3, [r7, #16]
 800e7ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d002      	beq.n	800e7ba <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e7b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e7b8:	e051      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800e7ba:	693b      	ldr	r3, [r7, #16]
 800e7bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d002      	beq.n	800e7ca <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e7c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e7c8:	e049      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800e7ca:	693b      	ldr	r3, [r7, #16]
 800e7cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d002      	beq.n	800e7da <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800e7d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800e7d8:	e041      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800e7da:	693b      	ldr	r3, [r7, #16]
 800e7dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d002      	beq.n	800e7ea <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800e7e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e7e8:	e039      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800e7ea:	693b      	ldr	r3, [r7, #16]
 800e7ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d002      	beq.n	800e7fa <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800e7f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800e7f8:	e031      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800e7fa:	693b      	ldr	r3, [r7, #16]
 800e7fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e800:	2b00      	cmp	r3, #0
 800e802:	d002      	beq.n	800e80a <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800e804:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e808:	e029      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800e80a:	693b      	ldr	r3, [r7, #16]
 800e80c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e810:	2b00      	cmp	r3, #0
 800e812:	d002      	beq.n	800e81a <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800e814:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800e818:	e021      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800e81a:	693b      	ldr	r3, [r7, #16]
 800e81c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e820:	2b00      	cmp	r3, #0
 800e822:	d002      	beq.n	800e82a <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800e824:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800e828:	e019      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800e82a:	693b      	ldr	r3, [r7, #16]
 800e82c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e830:	2b00      	cmp	r3, #0
 800e832:	d002      	beq.n	800e83a <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800e834:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800e838:	e011      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800e83a:	693b      	ldr	r3, [r7, #16]
 800e83c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e840:	2b00      	cmp	r3, #0
 800e842:	d002      	beq.n	800e84a <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800e844:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800e848:	e009      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800e84a:	693b      	ldr	r3, [r7, #16]
 800e84c:	f003 0308 	and.w	r3, r3, #8
 800e850:	2b00      	cmp	r3, #0
 800e852:	d002      	beq.n	800e85a <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800e854:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800e858:	e001      	b.n	800e85e <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e85a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800e85e:	4618      	mov	r0, r3
 800e860:	371c      	adds	r7, #28
 800e862:	46bd      	mov	sp, r7
 800e864:	bd90      	pop	{r4, r7, pc}
 800e866:	bf00      	nop
 800e868:	20000000 	.word	0x20000000
 800e86c:	10624dd3 	.word	0x10624dd3
 800e870:	fdffe008 	.word	0xfdffe008

0800e874 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800e874:	b490      	push	{r4, r7}
 800e876:	b084      	sub	sp, #16
 800e878:	af00      	add	r7, sp, #0
 800e87a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e87c:	4b1e      	ldr	r3, [pc, #120]	; (800e8f8 <SDMMC_GetCmdResp2+0x84>)
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	4a1e      	ldr	r2, [pc, #120]	; (800e8fc <SDMMC_GetCmdResp2+0x88>)
 800e882:	fba2 2303 	umull	r2, r3, r2, r3
 800e886:	0a5b      	lsrs	r3, r3, #9
 800e888:	f241 3288 	movw	r2, #5000	; 0x1388
 800e88c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e890:	4623      	mov	r3, r4
 800e892:	1e5c      	subs	r4, r3, #1
 800e894:	2b00      	cmp	r3, #0
 800e896:	d102      	bne.n	800e89e <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e898:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e89c:	e026      	b.n	800e8ec <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8a2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d0f0      	beq.n	800e890 <SDMMC_GetCmdResp2+0x1c>
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d1eb      	bne.n	800e890 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8bc:	f003 0304 	and.w	r3, r3, #4
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d004      	beq.n	800e8ce <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	2204      	movs	r2, #4
 800e8c8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e8ca:	2304      	movs	r3, #4
 800e8cc:	e00e      	b.n	800e8ec <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8d2:	f003 0301 	and.w	r3, r3, #1
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d004      	beq.n	800e8e4 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	2201      	movs	r2, #1
 800e8de:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e8e0:	2301      	movs	r3, #1
 800e8e2:	e003      	b.n	800e8ec <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	22c5      	movs	r2, #197	; 0xc5
 800e8e8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800e8ea:	2300      	movs	r3, #0
}
 800e8ec:	4618      	mov	r0, r3
 800e8ee:	3710      	adds	r7, #16
 800e8f0:	46bd      	mov	sp, r7
 800e8f2:	bc90      	pop	{r4, r7}
 800e8f4:	4770      	bx	lr
 800e8f6:	bf00      	nop
 800e8f8:	20000000 	.word	0x20000000
 800e8fc:	10624dd3 	.word	0x10624dd3

0800e900 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800e900:	b490      	push	{r4, r7}
 800e902:	b084      	sub	sp, #16
 800e904:	af00      	add	r7, sp, #0
 800e906:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e908:	4b18      	ldr	r3, [pc, #96]	; (800e96c <SDMMC_GetCmdResp3+0x6c>)
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	4a18      	ldr	r2, [pc, #96]	; (800e970 <SDMMC_GetCmdResp3+0x70>)
 800e90e:	fba2 2303 	umull	r2, r3, r2, r3
 800e912:	0a5b      	lsrs	r3, r3, #9
 800e914:	f241 3288 	movw	r2, #5000	; 0x1388
 800e918:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e91c:	4623      	mov	r3, r4
 800e91e:	1e5c      	subs	r4, r3, #1
 800e920:	2b00      	cmp	r3, #0
 800e922:	d102      	bne.n	800e92a <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e924:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e928:	e01b      	b.n	800e962 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e92e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e936:	2b00      	cmp	r3, #0
 800e938:	d0f0      	beq.n	800e91c <SDMMC_GetCmdResp3+0x1c>
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e940:	2b00      	cmp	r3, #0
 800e942:	d1eb      	bne.n	800e91c <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e948:	f003 0304 	and.w	r3, r3, #4
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d004      	beq.n	800e95a <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	2204      	movs	r2, #4
 800e954:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e956:	2304      	movs	r3, #4
 800e958:	e003      	b.n	800e962 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	22c5      	movs	r2, #197	; 0xc5
 800e95e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e960:	2300      	movs	r3, #0
}
 800e962:	4618      	mov	r0, r3
 800e964:	3710      	adds	r7, #16
 800e966:	46bd      	mov	sp, r7
 800e968:	bc90      	pop	{r4, r7}
 800e96a:	4770      	bx	lr
 800e96c:	20000000 	.word	0x20000000
 800e970:	10624dd3 	.word	0x10624dd3

0800e974 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800e974:	b590      	push	{r4, r7, lr}
 800e976:	b087      	sub	sp, #28
 800e978:	af00      	add	r7, sp, #0
 800e97a:	60f8      	str	r0, [r7, #12]
 800e97c:	460b      	mov	r3, r1
 800e97e:	607a      	str	r2, [r7, #4]
 800e980:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e982:	4b34      	ldr	r3, [pc, #208]	; (800ea54 <SDMMC_GetCmdResp6+0xe0>)
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	4a34      	ldr	r2, [pc, #208]	; (800ea58 <SDMMC_GetCmdResp6+0xe4>)
 800e988:	fba2 2303 	umull	r2, r3, r2, r3
 800e98c:	0a5b      	lsrs	r3, r3, #9
 800e98e:	f241 3288 	movw	r2, #5000	; 0x1388
 800e992:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e996:	4623      	mov	r3, r4
 800e998:	1e5c      	subs	r4, r3, #1
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d102      	bne.n	800e9a4 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e99e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e9a2:	e052      	b.n	800ea4a <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e9a8:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e9aa:	697b      	ldr	r3, [r7, #20]
 800e9ac:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d0f0      	beq.n	800e996 <SDMMC_GetCmdResp6+0x22>
 800e9b4:	697b      	ldr	r3, [r7, #20]
 800e9b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d1eb      	bne.n	800e996 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e9c2:	f003 0304 	and.w	r3, r3, #4
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d004      	beq.n	800e9d4 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	2204      	movs	r2, #4
 800e9ce:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e9d0:	2304      	movs	r3, #4
 800e9d2:	e03a      	b.n	800ea4a <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e9d8:	f003 0301 	and.w	r3, r3, #1
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d004      	beq.n	800e9ea <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	2201      	movs	r2, #1
 800e9e4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e9e6:	2301      	movs	r3, #1
 800e9e8:	e02f      	b.n	800ea4a <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800e9ea:	68f8      	ldr	r0, [r7, #12]
 800e9ec:	f7ff fbae 	bl	800e14c <SDIO_GetCommandResponse>
 800e9f0:	4603      	mov	r3, r0
 800e9f2:	461a      	mov	r2, r3
 800e9f4:	7afb      	ldrb	r3, [r7, #11]
 800e9f6:	4293      	cmp	r3, r2
 800e9f8:	d001      	beq.n	800e9fe <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e9fa:	2301      	movs	r3, #1
 800e9fc:	e025      	b.n	800ea4a <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	22c5      	movs	r2, #197	; 0xc5
 800ea02:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800ea04:	2100      	movs	r1, #0
 800ea06:	68f8      	ldr	r0, [r7, #12]
 800ea08:	f7ff fbad 	bl	800e166 <SDIO_GetResponse>
 800ea0c:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800ea0e:	693b      	ldr	r3, [r7, #16]
 800ea10:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d106      	bne.n	800ea26 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800ea18:	693b      	ldr	r3, [r7, #16]
 800ea1a:	0c1b      	lsrs	r3, r3, #16
 800ea1c:	b29a      	uxth	r2, r3
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800ea22:	2300      	movs	r3, #0
 800ea24:	e011      	b.n	800ea4a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800ea26:	693b      	ldr	r3, [r7, #16]
 800ea28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d002      	beq.n	800ea36 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ea30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ea34:	e009      	b.n	800ea4a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800ea36:	693b      	ldr	r3, [r7, #16]
 800ea38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d002      	beq.n	800ea46 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ea40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ea44:	e001      	b.n	800ea4a <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ea46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	371c      	adds	r7, #28
 800ea4e:	46bd      	mov	sp, r7
 800ea50:	bd90      	pop	{r4, r7, pc}
 800ea52:	bf00      	nop
 800ea54:	20000000 	.word	0x20000000
 800ea58:	10624dd3 	.word	0x10624dd3

0800ea5c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800ea5c:	b490      	push	{r4, r7}
 800ea5e:	b084      	sub	sp, #16
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ea64:	4b21      	ldr	r3, [pc, #132]	; (800eaec <SDMMC_GetCmdResp7+0x90>)
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	4a21      	ldr	r2, [pc, #132]	; (800eaf0 <SDMMC_GetCmdResp7+0x94>)
 800ea6a:	fba2 2303 	umull	r2, r3, r2, r3
 800ea6e:	0a5b      	lsrs	r3, r3, #9
 800ea70:	f241 3288 	movw	r2, #5000	; 0x1388
 800ea74:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ea78:	4623      	mov	r3, r4
 800ea7a:	1e5c      	subs	r4, r3, #1
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d102      	bne.n	800ea86 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ea80:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ea84:	e02c      	b.n	800eae0 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea8a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d0f0      	beq.n	800ea78 <SDMMC_GetCmdResp7+0x1c>
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d1eb      	bne.n	800ea78 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eaa4:	f003 0304 	and.w	r3, r3, #4
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d004      	beq.n	800eab6 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	2204      	movs	r2, #4
 800eab0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800eab2:	2304      	movs	r3, #4
 800eab4:	e014      	b.n	800eae0 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eaba:	f003 0301 	and.w	r3, r3, #1
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d004      	beq.n	800eacc <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	2201      	movs	r2, #1
 800eac6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800eac8:	2301      	movs	r3, #1
 800eaca:	e009      	b.n	800eae0 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ead0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d002      	beq.n	800eade <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	2240      	movs	r2, #64	; 0x40
 800eadc:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800eade:	2300      	movs	r3, #0
  
}
 800eae0:	4618      	mov	r0, r3
 800eae2:	3710      	adds	r7, #16
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bc90      	pop	{r4, r7}
 800eae8:	4770      	bx	lr
 800eaea:	bf00      	nop
 800eaec:	20000000 	.word	0x20000000
 800eaf0:	10624dd3 	.word	0x10624dd3

0800eaf4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800eaf8:	4904      	ldr	r1, [pc, #16]	; (800eb0c <MX_FATFS_Init+0x18>)
 800eafa:	4805      	ldr	r0, [pc, #20]	; (800eb10 <MX_FATFS_Init+0x1c>)
 800eafc:	f003 fb9c 	bl	8012238 <FATFS_LinkDriver>
 800eb00:	4603      	mov	r3, r0
 800eb02:	461a      	mov	r2, r3
 800eb04:	4b03      	ldr	r3, [pc, #12]	; (800eb14 <MX_FATFS_Init+0x20>)
 800eb06:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800eb08:	bf00      	nop
 800eb0a:	bd80      	pop	{r7, pc}
 800eb0c:	2003bd40 	.word	0x2003bd40
 800eb10:	08017c94 	.word	0x08017c94
 800eb14:	2003bd3c 	.word	0x2003bd3c

0800eb18 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	b082      	sub	sp, #8
 800eb1c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800eb1e:	2300      	movs	r3, #0
 800eb20:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800eb22:	f000 f896 	bl	800ec52 <BSP_SD_IsDetected>
 800eb26:	4603      	mov	r3, r0
 800eb28:	2b01      	cmp	r3, #1
 800eb2a:	d001      	beq.n	800eb30 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800eb2c:	2301      	movs	r3, #1
 800eb2e:	e012      	b.n	800eb56 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800eb30:	480b      	ldr	r0, [pc, #44]	; (800eb60 <BSP_SD_Init+0x48>)
 800eb32:	f7fb ffa5 	bl	800aa80 <HAL_SD_Init>
 800eb36:	4603      	mov	r3, r0
 800eb38:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800eb3a:	79fb      	ldrb	r3, [r7, #7]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d109      	bne.n	800eb54 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800eb40:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800eb44:	4806      	ldr	r0, [pc, #24]	; (800eb60 <BSP_SD_Init+0x48>)
 800eb46:	f7fc fd4f 	bl	800b5e8 <HAL_SD_ConfigWideBusOperation>
 800eb4a:	4603      	mov	r3, r0
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d001      	beq.n	800eb54 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800eb50:	2301      	movs	r3, #1
 800eb52:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800eb54:	79fb      	ldrb	r3, [r7, #7]
}
 800eb56:	4618      	mov	r0, r3
 800eb58:	3708      	adds	r7, #8
 800eb5a:	46bd      	mov	sp, r7
 800eb5c:	bd80      	pop	{r7, pc}
 800eb5e:	bf00      	nop
 800eb60:	2003bb38 	.word	0x2003bb38

0800eb64 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b086      	sub	sp, #24
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	60f8      	str	r0, [r7, #12]
 800eb6c:	60b9      	str	r1, [r7, #8]
 800eb6e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800eb70:	2300      	movs	r3, #0
 800eb72:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	68ba      	ldr	r2, [r7, #8]
 800eb78:	68f9      	ldr	r1, [r7, #12]
 800eb7a:	4806      	ldr	r0, [pc, #24]	; (800eb94 <BSP_SD_ReadBlocks_DMA+0x30>)
 800eb7c:	f7fc f810 	bl	800aba0 <HAL_SD_ReadBlocks_DMA>
 800eb80:	4603      	mov	r3, r0
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d001      	beq.n	800eb8a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800eb86:	2301      	movs	r3, #1
 800eb88:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800eb8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	3718      	adds	r7, #24
 800eb90:	46bd      	mov	sp, r7
 800eb92:	bd80      	pop	{r7, pc}
 800eb94:	2003bb38 	.word	0x2003bb38

0800eb98 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800eb98:	b580      	push	{r7, lr}
 800eb9a:	b086      	sub	sp, #24
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	60f8      	str	r0, [r7, #12]
 800eba0:	60b9      	str	r1, [r7, #8]
 800eba2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800eba4:	2300      	movs	r3, #0
 800eba6:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	68ba      	ldr	r2, [r7, #8]
 800ebac:	68f9      	ldr	r1, [r7, #12]
 800ebae:	4806      	ldr	r0, [pc, #24]	; (800ebc8 <BSP_SD_WriteBlocks_DMA+0x30>)
 800ebb0:	f7fc f8de 	bl	800ad70 <HAL_SD_WriteBlocks_DMA>
 800ebb4:	4603      	mov	r3, r0
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d001      	beq.n	800ebbe <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ebba:	2301      	movs	r3, #1
 800ebbc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ebbe:	7dfb      	ldrb	r3, [r7, #23]
}
 800ebc0:	4618      	mov	r0, r3
 800ebc2:	3718      	adds	r7, #24
 800ebc4:	46bd      	mov	sp, r7
 800ebc6:	bd80      	pop	{r7, pc}
 800ebc8:	2003bb38 	.word	0x2003bb38

0800ebcc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800ebcc:	b580      	push	{r7, lr}
 800ebce:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ebd0:	4805      	ldr	r0, [pc, #20]	; (800ebe8 <BSP_SD_GetCardState+0x1c>)
 800ebd2:	f7fc fd85 	bl	800b6e0 <HAL_SD_GetCardState>
 800ebd6:	4603      	mov	r3, r0
 800ebd8:	2b04      	cmp	r3, #4
 800ebda:	bf14      	ite	ne
 800ebdc:	2301      	movne	r3, #1
 800ebde:	2300      	moveq	r3, #0
 800ebe0:	b2db      	uxtb	r3, r3
}
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	bd80      	pop	{r7, pc}
 800ebe6:	bf00      	nop
 800ebe8:	2003bb38 	.word	0x2003bb38

0800ebec <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ebec:	b580      	push	{r7, lr}
 800ebee:	b082      	sub	sp, #8
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800ebf4:	6879      	ldr	r1, [r7, #4]
 800ebf6:	4803      	ldr	r0, [pc, #12]	; (800ec04 <BSP_SD_GetCardInfo+0x18>)
 800ebf8:	f7fc fcca 	bl	800b590 <HAL_SD_GetCardInfo>
}
 800ebfc:	bf00      	nop
 800ebfe:	3708      	adds	r7, #8
 800ec00:	46bd      	mov	sp, r7
 800ec02:	bd80      	pop	{r7, pc}
 800ec04:	2003bb38 	.word	0x2003bb38

0800ec08 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800ec08:	b580      	push	{r7, lr}
 800ec0a:	b082      	sub	sp, #8
 800ec0c:	af00      	add	r7, sp, #0
 800ec0e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800ec10:	f000 f818 	bl	800ec44 <BSP_SD_AbortCallback>
}
 800ec14:	bf00      	nop
 800ec16:	3708      	adds	r7, #8
 800ec18:	46bd      	mov	sp, r7
 800ec1a:	bd80      	pop	{r7, pc}

0800ec1c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ec1c:	b580      	push	{r7, lr}
 800ec1e:	b082      	sub	sp, #8
 800ec20:	af00      	add	r7, sp, #0
 800ec22:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800ec24:	f000 f9a8 	bl	800ef78 <BSP_SD_WriteCpltCallback>
}
 800ec28:	bf00      	nop
 800ec2a:	3708      	adds	r7, #8
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	bd80      	pop	{r7, pc}

0800ec30 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ec30:	b580      	push	{r7, lr}
 800ec32:	b082      	sub	sp, #8
 800ec34:	af00      	add	r7, sp, #0
 800ec36:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ec38:	f000 f9aa 	bl	800ef90 <BSP_SD_ReadCpltCallback>
}
 800ec3c:	bf00      	nop
 800ec3e:	3708      	adds	r7, #8
 800ec40:	46bd      	mov	sp, r7
 800ec42:	bd80      	pop	{r7, pc}

0800ec44 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800ec44:	b480      	push	{r7}
 800ec46:	af00      	add	r7, sp, #0

}
 800ec48:	bf00      	nop
 800ec4a:	46bd      	mov	sp, r7
 800ec4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec50:	4770      	bx	lr

0800ec52 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ec52:	b580      	push	{r7, lr}
 800ec54:	b082      	sub	sp, #8
 800ec56:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ec58:	2301      	movs	r3, #1
 800ec5a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800ec5c:	f000 f80c 	bl	800ec78 <BSP_PlatformIsDetected>
 800ec60:	4603      	mov	r3, r0
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d101      	bne.n	800ec6a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800ec66:	2300      	movs	r3, #0
 800ec68:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800ec6a:	79fb      	ldrb	r3, [r7, #7]
 800ec6c:	b2db      	uxtb	r3, r3
}
 800ec6e:	4618      	mov	r0, r3
 800ec70:	3708      	adds	r7, #8
 800ec72:	46bd      	mov	sp, r7
 800ec74:	bd80      	pop	{r7, pc}
	...

0800ec78 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800ec78:	b580      	push	{r7, lr}
 800ec7a:	b082      	sub	sp, #8
 800ec7c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800ec7e:	2301      	movs	r3, #1
 800ec80:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800ec82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ec86:	4806      	ldr	r0, [pc, #24]	; (800eca0 <BSP_PlatformIsDetected+0x28>)
 800ec88:	f7fa f87e 	bl	8008d88 <HAL_GPIO_ReadPin>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d001      	beq.n	800ec96 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800ec92:	2300      	movs	r3, #0
 800ec94:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800ec96:	79fb      	ldrb	r3, [r7, #7]
}
 800ec98:	4618      	mov	r0, r3
 800ec9a:	3708      	adds	r7, #8
 800ec9c:	46bd      	mov	sp, r7
 800ec9e:	bd80      	pop	{r7, pc}
 800eca0:	40020000 	.word	0x40020000

0800eca4 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800eca4:	b580      	push	{r7, lr}
 800eca6:	b084      	sub	sp, #16
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800ecac:	f7f8 fde2 	bl	8007874 <HAL_GetTick>
 800ecb0:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800ecb2:	e006      	b.n	800ecc2 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ecb4:	f7ff ff8a 	bl	800ebcc <BSP_SD_GetCardState>
 800ecb8:	4603      	mov	r3, r0
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d101      	bne.n	800ecc2 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800ecbe:	2300      	movs	r3, #0
 800ecc0:	e009      	b.n	800ecd6 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800ecc2:	f7f8 fdd7 	bl	8007874 <HAL_GetTick>
 800ecc6:	4602      	mov	r2, r0
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	1ad3      	subs	r3, r2, r3
 800eccc:	687a      	ldr	r2, [r7, #4]
 800ecce:	429a      	cmp	r2, r3
 800ecd0:	d8f0      	bhi.n	800ecb4 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800ecd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	3710      	adds	r7, #16
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	bd80      	pop	{r7, pc}
	...

0800ece0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800ece0:	b580      	push	{r7, lr}
 800ece2:	b082      	sub	sp, #8
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	4603      	mov	r3, r0
 800ece8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800ecea:	4b0b      	ldr	r3, [pc, #44]	; (800ed18 <SD_CheckStatus+0x38>)
 800ecec:	2201      	movs	r2, #1
 800ecee:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800ecf0:	f7ff ff6c 	bl	800ebcc <BSP_SD_GetCardState>
 800ecf4:	4603      	mov	r3, r0
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d107      	bne.n	800ed0a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800ecfa:	4b07      	ldr	r3, [pc, #28]	; (800ed18 <SD_CheckStatus+0x38>)
 800ecfc:	781b      	ldrb	r3, [r3, #0]
 800ecfe:	b2db      	uxtb	r3, r3
 800ed00:	f023 0301 	bic.w	r3, r3, #1
 800ed04:	b2da      	uxtb	r2, r3
 800ed06:	4b04      	ldr	r3, [pc, #16]	; (800ed18 <SD_CheckStatus+0x38>)
 800ed08:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ed0a:	4b03      	ldr	r3, [pc, #12]	; (800ed18 <SD_CheckStatus+0x38>)
 800ed0c:	781b      	ldrb	r3, [r3, #0]
 800ed0e:	b2db      	uxtb	r3, r3
}
 800ed10:	4618      	mov	r0, r3
 800ed12:	3708      	adds	r7, #8
 800ed14:	46bd      	mov	sp, r7
 800ed16:	bd80      	pop	{r7, pc}
 800ed18:	20000009 	.word	0x20000009

0800ed1c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800ed1c:	b580      	push	{r7, lr}
 800ed1e:	b082      	sub	sp, #8
 800ed20:	af00      	add	r7, sp, #0
 800ed22:	4603      	mov	r3, r0
 800ed24:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800ed26:	f7ff fef7 	bl	800eb18 <BSP_SD_Init>
 800ed2a:	4603      	mov	r3, r0
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d107      	bne.n	800ed40 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800ed30:	79fb      	ldrb	r3, [r7, #7]
 800ed32:	4618      	mov	r0, r3
 800ed34:	f7ff ffd4 	bl	800ece0 <SD_CheckStatus>
 800ed38:	4603      	mov	r3, r0
 800ed3a:	461a      	mov	r2, r3
 800ed3c:	4b04      	ldr	r3, [pc, #16]	; (800ed50 <SD_initialize+0x34>)
 800ed3e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800ed40:	4b03      	ldr	r3, [pc, #12]	; (800ed50 <SD_initialize+0x34>)
 800ed42:	781b      	ldrb	r3, [r3, #0]
 800ed44:	b2db      	uxtb	r3, r3
}
 800ed46:	4618      	mov	r0, r3
 800ed48:	3708      	adds	r7, #8
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	bd80      	pop	{r7, pc}
 800ed4e:	bf00      	nop
 800ed50:	20000009 	.word	0x20000009

0800ed54 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b082      	sub	sp, #8
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	4603      	mov	r3, r0
 800ed5c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ed5e:	79fb      	ldrb	r3, [r7, #7]
 800ed60:	4618      	mov	r0, r3
 800ed62:	f7ff ffbd 	bl	800ece0 <SD_CheckStatus>
 800ed66:	4603      	mov	r3, r0
}
 800ed68:	4618      	mov	r0, r3
 800ed6a:	3708      	adds	r7, #8
 800ed6c:	46bd      	mov	sp, r7
 800ed6e:	bd80      	pop	{r7, pc}

0800ed70 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800ed70:	b580      	push	{r7, lr}
 800ed72:	b086      	sub	sp, #24
 800ed74:	af00      	add	r7, sp, #0
 800ed76:	60b9      	str	r1, [r7, #8]
 800ed78:	607a      	str	r2, [r7, #4]
 800ed7a:	603b      	str	r3, [r7, #0]
 800ed7c:	4603      	mov	r3, r0
 800ed7e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ed80:	2301      	movs	r3, #1
 800ed82:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ed84:	f247 5030 	movw	r0, #30000	; 0x7530
 800ed88:	f7ff ff8c 	bl	800eca4 <SD_CheckStatusWithTimeout>
 800ed8c:	4603      	mov	r3, r0
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	da01      	bge.n	800ed96 <SD_read+0x26>
  {
    return res;
 800ed92:	7dfb      	ldrb	r3, [r7, #23]
 800ed94:	e03b      	b.n	800ee0e <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800ed96:	683a      	ldr	r2, [r7, #0]
 800ed98:	6879      	ldr	r1, [r7, #4]
 800ed9a:	68b8      	ldr	r0, [r7, #8]
 800ed9c:	f7ff fee2 	bl	800eb64 <BSP_SD_ReadBlocks_DMA>
 800eda0:	4603      	mov	r3, r0
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d132      	bne.n	800ee0c <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800eda6:	4b1c      	ldr	r3, [pc, #112]	; (800ee18 <SD_read+0xa8>)
 800eda8:	2200      	movs	r2, #0
 800edaa:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800edac:	f7f8 fd62 	bl	8007874 <HAL_GetTick>
 800edb0:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800edb2:	bf00      	nop
 800edb4:	4b18      	ldr	r3, [pc, #96]	; (800ee18 <SD_read+0xa8>)
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d108      	bne.n	800edce <SD_read+0x5e>
 800edbc:	f7f8 fd5a 	bl	8007874 <HAL_GetTick>
 800edc0:	4602      	mov	r2, r0
 800edc2:	693b      	ldr	r3, [r7, #16]
 800edc4:	1ad3      	subs	r3, r2, r3
 800edc6:	f247 522f 	movw	r2, #29999	; 0x752f
 800edca:	4293      	cmp	r3, r2
 800edcc:	d9f2      	bls.n	800edb4 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800edce:	4b12      	ldr	r3, [pc, #72]	; (800ee18 <SD_read+0xa8>)
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d102      	bne.n	800eddc <SD_read+0x6c>
      {
        res = RES_ERROR;
 800edd6:	2301      	movs	r3, #1
 800edd8:	75fb      	strb	r3, [r7, #23]
 800edda:	e017      	b.n	800ee0c <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800eddc:	4b0e      	ldr	r3, [pc, #56]	; (800ee18 <SD_read+0xa8>)
 800edde:	2200      	movs	r2, #0
 800ede0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ede2:	f7f8 fd47 	bl	8007874 <HAL_GetTick>
 800ede6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ede8:	e007      	b.n	800edfa <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800edea:	f7ff feef 	bl	800ebcc <BSP_SD_GetCardState>
 800edee:	4603      	mov	r3, r0
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d102      	bne.n	800edfa <SD_read+0x8a>
          {
            res = RES_OK;
 800edf4:	2300      	movs	r3, #0
 800edf6:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800edf8:	e008      	b.n	800ee0c <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800edfa:	f7f8 fd3b 	bl	8007874 <HAL_GetTick>
 800edfe:	4602      	mov	r2, r0
 800ee00:	693b      	ldr	r3, [r7, #16]
 800ee02:	1ad3      	subs	r3, r2, r3
 800ee04:	f247 522f 	movw	r2, #29999	; 0x752f
 800ee08:	4293      	cmp	r3, r2
 800ee0a:	d9ee      	bls.n	800edea <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800ee0c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee0e:	4618      	mov	r0, r3
 800ee10:	3718      	adds	r7, #24
 800ee12:	46bd      	mov	sp, r7
 800ee14:	bd80      	pop	{r7, pc}
 800ee16:	bf00      	nop
 800ee18:	200393d4 	.word	0x200393d4

0800ee1c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ee1c:	b580      	push	{r7, lr}
 800ee1e:	b086      	sub	sp, #24
 800ee20:	af00      	add	r7, sp, #0
 800ee22:	60b9      	str	r1, [r7, #8]
 800ee24:	607a      	str	r2, [r7, #4]
 800ee26:	603b      	str	r3, [r7, #0]
 800ee28:	4603      	mov	r3, r0
 800ee2a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ee2c:	2301      	movs	r3, #1
 800ee2e:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800ee30:	4b24      	ldr	r3, [pc, #144]	; (800eec4 <SD_write+0xa8>)
 800ee32:	2200      	movs	r2, #0
 800ee34:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ee36:	f247 5030 	movw	r0, #30000	; 0x7530
 800ee3a:	f7ff ff33 	bl	800eca4 <SD_CheckStatusWithTimeout>
 800ee3e:	4603      	mov	r3, r0
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	da01      	bge.n	800ee48 <SD_write+0x2c>
  {
    return res;
 800ee44:	7dfb      	ldrb	r3, [r7, #23]
 800ee46:	e038      	b.n	800eeba <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800ee48:	683a      	ldr	r2, [r7, #0]
 800ee4a:	6879      	ldr	r1, [r7, #4]
 800ee4c:	68b8      	ldr	r0, [r7, #8]
 800ee4e:	f7ff fea3 	bl	800eb98 <BSP_SD_WriteBlocks_DMA>
 800ee52:	4603      	mov	r3, r0
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d12f      	bne.n	800eeb8 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800ee58:	f7f8 fd0c 	bl	8007874 <HAL_GetTick>
 800ee5c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ee5e:	bf00      	nop
 800ee60:	4b18      	ldr	r3, [pc, #96]	; (800eec4 <SD_write+0xa8>)
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d108      	bne.n	800ee7a <SD_write+0x5e>
 800ee68:	f7f8 fd04 	bl	8007874 <HAL_GetTick>
 800ee6c:	4602      	mov	r2, r0
 800ee6e:	693b      	ldr	r3, [r7, #16]
 800ee70:	1ad3      	subs	r3, r2, r3
 800ee72:	f247 522f 	movw	r2, #29999	; 0x752f
 800ee76:	4293      	cmp	r3, r2
 800ee78:	d9f2      	bls.n	800ee60 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800ee7a:	4b12      	ldr	r3, [pc, #72]	; (800eec4 <SD_write+0xa8>)
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d102      	bne.n	800ee88 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800ee82:	2301      	movs	r3, #1
 800ee84:	75fb      	strb	r3, [r7, #23]
 800ee86:	e017      	b.n	800eeb8 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800ee88:	4b0e      	ldr	r3, [pc, #56]	; (800eec4 <SD_write+0xa8>)
 800ee8a:	2200      	movs	r2, #0
 800ee8c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ee8e:	f7f8 fcf1 	bl	8007874 <HAL_GetTick>
 800ee92:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ee94:	e007      	b.n	800eea6 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ee96:	f7ff fe99 	bl	800ebcc <BSP_SD_GetCardState>
 800ee9a:	4603      	mov	r3, r0
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d102      	bne.n	800eea6 <SD_write+0x8a>
          {
            res = RES_OK;
 800eea0:	2300      	movs	r3, #0
 800eea2:	75fb      	strb	r3, [r7, #23]
            break;
 800eea4:	e008      	b.n	800eeb8 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800eea6:	f7f8 fce5 	bl	8007874 <HAL_GetTick>
 800eeaa:	4602      	mov	r2, r0
 800eeac:	693b      	ldr	r3, [r7, #16]
 800eeae:	1ad3      	subs	r3, r2, r3
 800eeb0:	f247 522f 	movw	r2, #29999	; 0x752f
 800eeb4:	4293      	cmp	r3, r2
 800eeb6:	d9ee      	bls.n	800ee96 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800eeb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800eeba:	4618      	mov	r0, r3
 800eebc:	3718      	adds	r7, #24
 800eebe:	46bd      	mov	sp, r7
 800eec0:	bd80      	pop	{r7, pc}
 800eec2:	bf00      	nop
 800eec4:	200393d0 	.word	0x200393d0

0800eec8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800eec8:	b580      	push	{r7, lr}
 800eeca:	b08c      	sub	sp, #48	; 0x30
 800eecc:	af00      	add	r7, sp, #0
 800eece:	4603      	mov	r3, r0
 800eed0:	603a      	str	r2, [r7, #0]
 800eed2:	71fb      	strb	r3, [r7, #7]
 800eed4:	460b      	mov	r3, r1
 800eed6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800eed8:	2301      	movs	r3, #1
 800eeda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800eede:	4b25      	ldr	r3, [pc, #148]	; (800ef74 <SD_ioctl+0xac>)
 800eee0:	781b      	ldrb	r3, [r3, #0]
 800eee2:	b2db      	uxtb	r3, r3
 800eee4:	f003 0301 	and.w	r3, r3, #1
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d001      	beq.n	800eef0 <SD_ioctl+0x28>
 800eeec:	2303      	movs	r3, #3
 800eeee:	e03c      	b.n	800ef6a <SD_ioctl+0xa2>

  switch (cmd)
 800eef0:	79bb      	ldrb	r3, [r7, #6]
 800eef2:	2b03      	cmp	r3, #3
 800eef4:	d834      	bhi.n	800ef60 <SD_ioctl+0x98>
 800eef6:	a201      	add	r2, pc, #4	; (adr r2, 800eefc <SD_ioctl+0x34>)
 800eef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eefc:	0800ef0d 	.word	0x0800ef0d
 800ef00:	0800ef15 	.word	0x0800ef15
 800ef04:	0800ef2d 	.word	0x0800ef2d
 800ef08:	0800ef47 	.word	0x0800ef47
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ef12:	e028      	b.n	800ef66 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ef14:	f107 030c 	add.w	r3, r7, #12
 800ef18:	4618      	mov	r0, r3
 800ef1a:	f7ff fe67 	bl	800ebec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800ef1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ef20:	683b      	ldr	r3, [r7, #0]
 800ef22:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ef24:	2300      	movs	r3, #0
 800ef26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ef2a:	e01c      	b.n	800ef66 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ef2c:	f107 030c 	add.w	r3, r7, #12
 800ef30:	4618      	mov	r0, r3
 800ef32:	f7ff fe5b 	bl	800ebec <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800ef36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef38:	b29a      	uxth	r2, r3
 800ef3a:	683b      	ldr	r3, [r7, #0]
 800ef3c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800ef3e:	2300      	movs	r3, #0
 800ef40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ef44:	e00f      	b.n	800ef66 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ef46:	f107 030c 	add.w	r3, r7, #12
 800ef4a:	4618      	mov	r0, r3
 800ef4c:	f7ff fe4e 	bl	800ebec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800ef50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef52:	0a5a      	lsrs	r2, r3, #9
 800ef54:	683b      	ldr	r3, [r7, #0]
 800ef56:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ef58:	2300      	movs	r3, #0
 800ef5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ef5e:	e002      	b.n	800ef66 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800ef60:	2304      	movs	r3, #4
 800ef62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800ef66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800ef6a:	4618      	mov	r0, r3
 800ef6c:	3730      	adds	r7, #48	; 0x30
 800ef6e:	46bd      	mov	sp, r7
 800ef70:	bd80      	pop	{r7, pc}
 800ef72:	bf00      	nop
 800ef74:	20000009 	.word	0x20000009

0800ef78 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800ef78:	b480      	push	{r7}
 800ef7a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800ef7c:	4b03      	ldr	r3, [pc, #12]	; (800ef8c <BSP_SD_WriteCpltCallback+0x14>)
 800ef7e:	2201      	movs	r2, #1
 800ef80:	601a      	str	r2, [r3, #0]
}
 800ef82:	bf00      	nop
 800ef84:	46bd      	mov	sp, r7
 800ef86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef8a:	4770      	bx	lr
 800ef8c:	200393d0 	.word	0x200393d0

0800ef90 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800ef90:	b480      	push	{r7}
 800ef92:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800ef94:	4b03      	ldr	r3, [pc, #12]	; (800efa4 <BSP_SD_ReadCpltCallback+0x14>)
 800ef96:	2201      	movs	r2, #1
 800ef98:	601a      	str	r2, [r3, #0]
}
 800ef9a:	bf00      	nop
 800ef9c:	46bd      	mov	sp, r7
 800ef9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efa2:	4770      	bx	lr
 800efa4:	200393d4 	.word	0x200393d4

0800efa8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800efa8:	b580      	push	{r7, lr}
 800efaa:	b084      	sub	sp, #16
 800efac:	af00      	add	r7, sp, #0
 800efae:	4603      	mov	r3, r0
 800efb0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800efb2:	79fb      	ldrb	r3, [r7, #7]
 800efb4:	4a08      	ldr	r2, [pc, #32]	; (800efd8 <disk_status+0x30>)
 800efb6:	009b      	lsls	r3, r3, #2
 800efb8:	4413      	add	r3, r2
 800efba:	685b      	ldr	r3, [r3, #4]
 800efbc:	685b      	ldr	r3, [r3, #4]
 800efbe:	79fa      	ldrb	r2, [r7, #7]
 800efc0:	4905      	ldr	r1, [pc, #20]	; (800efd8 <disk_status+0x30>)
 800efc2:	440a      	add	r2, r1
 800efc4:	7a12      	ldrb	r2, [r2, #8]
 800efc6:	4610      	mov	r0, r2
 800efc8:	4798      	blx	r3
 800efca:	4603      	mov	r3, r0
 800efcc:	73fb      	strb	r3, [r7, #15]
  return stat;
 800efce:	7bfb      	ldrb	r3, [r7, #15]
}
 800efd0:	4618      	mov	r0, r3
 800efd2:	3710      	adds	r7, #16
 800efd4:	46bd      	mov	sp, r7
 800efd6:	bd80      	pop	{r7, pc}
 800efd8:	20039400 	.word	0x20039400

0800efdc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800efdc:	b580      	push	{r7, lr}
 800efde:	b084      	sub	sp, #16
 800efe0:	af00      	add	r7, sp, #0
 800efe2:	4603      	mov	r3, r0
 800efe4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800efe6:	2300      	movs	r3, #0
 800efe8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800efea:	79fb      	ldrb	r3, [r7, #7]
 800efec:	4a0d      	ldr	r2, [pc, #52]	; (800f024 <disk_initialize+0x48>)
 800efee:	5cd3      	ldrb	r3, [r2, r3]
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d111      	bne.n	800f018 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800eff4:	79fb      	ldrb	r3, [r7, #7]
 800eff6:	4a0b      	ldr	r2, [pc, #44]	; (800f024 <disk_initialize+0x48>)
 800eff8:	2101      	movs	r1, #1
 800effa:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800effc:	79fb      	ldrb	r3, [r7, #7]
 800effe:	4a09      	ldr	r2, [pc, #36]	; (800f024 <disk_initialize+0x48>)
 800f000:	009b      	lsls	r3, r3, #2
 800f002:	4413      	add	r3, r2
 800f004:	685b      	ldr	r3, [r3, #4]
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	79fa      	ldrb	r2, [r7, #7]
 800f00a:	4906      	ldr	r1, [pc, #24]	; (800f024 <disk_initialize+0x48>)
 800f00c:	440a      	add	r2, r1
 800f00e:	7a12      	ldrb	r2, [r2, #8]
 800f010:	4610      	mov	r0, r2
 800f012:	4798      	blx	r3
 800f014:	4603      	mov	r3, r0
 800f016:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800f018:	7bfb      	ldrb	r3, [r7, #15]
}
 800f01a:	4618      	mov	r0, r3
 800f01c:	3710      	adds	r7, #16
 800f01e:	46bd      	mov	sp, r7
 800f020:	bd80      	pop	{r7, pc}
 800f022:	bf00      	nop
 800f024:	20039400 	.word	0x20039400

0800f028 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f028:	b590      	push	{r4, r7, lr}
 800f02a:	b087      	sub	sp, #28
 800f02c:	af00      	add	r7, sp, #0
 800f02e:	60b9      	str	r1, [r7, #8]
 800f030:	607a      	str	r2, [r7, #4]
 800f032:	603b      	str	r3, [r7, #0]
 800f034:	4603      	mov	r3, r0
 800f036:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f038:	7bfb      	ldrb	r3, [r7, #15]
 800f03a:	4a0a      	ldr	r2, [pc, #40]	; (800f064 <disk_read+0x3c>)
 800f03c:	009b      	lsls	r3, r3, #2
 800f03e:	4413      	add	r3, r2
 800f040:	685b      	ldr	r3, [r3, #4]
 800f042:	689c      	ldr	r4, [r3, #8]
 800f044:	7bfb      	ldrb	r3, [r7, #15]
 800f046:	4a07      	ldr	r2, [pc, #28]	; (800f064 <disk_read+0x3c>)
 800f048:	4413      	add	r3, r2
 800f04a:	7a18      	ldrb	r0, [r3, #8]
 800f04c:	683b      	ldr	r3, [r7, #0]
 800f04e:	687a      	ldr	r2, [r7, #4]
 800f050:	68b9      	ldr	r1, [r7, #8]
 800f052:	47a0      	blx	r4
 800f054:	4603      	mov	r3, r0
 800f056:	75fb      	strb	r3, [r7, #23]
  return res;
 800f058:	7dfb      	ldrb	r3, [r7, #23]
}
 800f05a:	4618      	mov	r0, r3
 800f05c:	371c      	adds	r7, #28
 800f05e:	46bd      	mov	sp, r7
 800f060:	bd90      	pop	{r4, r7, pc}
 800f062:	bf00      	nop
 800f064:	20039400 	.word	0x20039400

0800f068 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f068:	b590      	push	{r4, r7, lr}
 800f06a:	b087      	sub	sp, #28
 800f06c:	af00      	add	r7, sp, #0
 800f06e:	60b9      	str	r1, [r7, #8]
 800f070:	607a      	str	r2, [r7, #4]
 800f072:	603b      	str	r3, [r7, #0]
 800f074:	4603      	mov	r3, r0
 800f076:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f078:	7bfb      	ldrb	r3, [r7, #15]
 800f07a:	4a0a      	ldr	r2, [pc, #40]	; (800f0a4 <disk_write+0x3c>)
 800f07c:	009b      	lsls	r3, r3, #2
 800f07e:	4413      	add	r3, r2
 800f080:	685b      	ldr	r3, [r3, #4]
 800f082:	68dc      	ldr	r4, [r3, #12]
 800f084:	7bfb      	ldrb	r3, [r7, #15]
 800f086:	4a07      	ldr	r2, [pc, #28]	; (800f0a4 <disk_write+0x3c>)
 800f088:	4413      	add	r3, r2
 800f08a:	7a18      	ldrb	r0, [r3, #8]
 800f08c:	683b      	ldr	r3, [r7, #0]
 800f08e:	687a      	ldr	r2, [r7, #4]
 800f090:	68b9      	ldr	r1, [r7, #8]
 800f092:	47a0      	blx	r4
 800f094:	4603      	mov	r3, r0
 800f096:	75fb      	strb	r3, [r7, #23]
  return res;
 800f098:	7dfb      	ldrb	r3, [r7, #23]
}
 800f09a:	4618      	mov	r0, r3
 800f09c:	371c      	adds	r7, #28
 800f09e:	46bd      	mov	sp, r7
 800f0a0:	bd90      	pop	{r4, r7, pc}
 800f0a2:	bf00      	nop
 800f0a4:	20039400 	.word	0x20039400

0800f0a8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f0a8:	b580      	push	{r7, lr}
 800f0aa:	b084      	sub	sp, #16
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	4603      	mov	r3, r0
 800f0b0:	603a      	str	r2, [r7, #0]
 800f0b2:	71fb      	strb	r3, [r7, #7]
 800f0b4:	460b      	mov	r3, r1
 800f0b6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f0b8:	79fb      	ldrb	r3, [r7, #7]
 800f0ba:	4a09      	ldr	r2, [pc, #36]	; (800f0e0 <disk_ioctl+0x38>)
 800f0bc:	009b      	lsls	r3, r3, #2
 800f0be:	4413      	add	r3, r2
 800f0c0:	685b      	ldr	r3, [r3, #4]
 800f0c2:	691b      	ldr	r3, [r3, #16]
 800f0c4:	79fa      	ldrb	r2, [r7, #7]
 800f0c6:	4906      	ldr	r1, [pc, #24]	; (800f0e0 <disk_ioctl+0x38>)
 800f0c8:	440a      	add	r2, r1
 800f0ca:	7a10      	ldrb	r0, [r2, #8]
 800f0cc:	79b9      	ldrb	r1, [r7, #6]
 800f0ce:	683a      	ldr	r2, [r7, #0]
 800f0d0:	4798      	blx	r3
 800f0d2:	4603      	mov	r3, r0
 800f0d4:	73fb      	strb	r3, [r7, #15]
  return res;
 800f0d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0d8:	4618      	mov	r0, r3
 800f0da:	3710      	adds	r7, #16
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	bd80      	pop	{r7, pc}
 800f0e0:	20039400 	.word	0x20039400

0800f0e4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f0e4:	b480      	push	{r7}
 800f0e6:	b085      	sub	sp, #20
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	3301      	adds	r3, #1
 800f0f0:	781b      	ldrb	r3, [r3, #0]
 800f0f2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f0f4:	89fb      	ldrh	r3, [r7, #14]
 800f0f6:	021b      	lsls	r3, r3, #8
 800f0f8:	b21a      	sxth	r2, r3
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	781b      	ldrb	r3, [r3, #0]
 800f0fe:	b21b      	sxth	r3, r3
 800f100:	4313      	orrs	r3, r2
 800f102:	b21b      	sxth	r3, r3
 800f104:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f106:	89fb      	ldrh	r3, [r7, #14]
}
 800f108:	4618      	mov	r0, r3
 800f10a:	3714      	adds	r7, #20
 800f10c:	46bd      	mov	sp, r7
 800f10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f112:	4770      	bx	lr

0800f114 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f114:	b480      	push	{r7}
 800f116:	b085      	sub	sp, #20
 800f118:	af00      	add	r7, sp, #0
 800f11a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	3303      	adds	r3, #3
 800f120:	781b      	ldrb	r3, [r3, #0]
 800f122:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	021b      	lsls	r3, r3, #8
 800f128:	687a      	ldr	r2, [r7, #4]
 800f12a:	3202      	adds	r2, #2
 800f12c:	7812      	ldrb	r2, [r2, #0]
 800f12e:	4313      	orrs	r3, r2
 800f130:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	021b      	lsls	r3, r3, #8
 800f136:	687a      	ldr	r2, [r7, #4]
 800f138:	3201      	adds	r2, #1
 800f13a:	7812      	ldrb	r2, [r2, #0]
 800f13c:	4313      	orrs	r3, r2
 800f13e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	021b      	lsls	r3, r3, #8
 800f144:	687a      	ldr	r2, [r7, #4]
 800f146:	7812      	ldrb	r2, [r2, #0]
 800f148:	4313      	orrs	r3, r2
 800f14a:	60fb      	str	r3, [r7, #12]
	return rv;
 800f14c:	68fb      	ldr	r3, [r7, #12]
}
 800f14e:	4618      	mov	r0, r3
 800f150:	3714      	adds	r7, #20
 800f152:	46bd      	mov	sp, r7
 800f154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f158:	4770      	bx	lr

0800f15a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f15a:	b480      	push	{r7}
 800f15c:	b083      	sub	sp, #12
 800f15e:	af00      	add	r7, sp, #0
 800f160:	6078      	str	r0, [r7, #4]
 800f162:	460b      	mov	r3, r1
 800f164:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	1c5a      	adds	r2, r3, #1
 800f16a:	607a      	str	r2, [r7, #4]
 800f16c:	887a      	ldrh	r2, [r7, #2]
 800f16e:	b2d2      	uxtb	r2, r2
 800f170:	701a      	strb	r2, [r3, #0]
 800f172:	887b      	ldrh	r3, [r7, #2]
 800f174:	0a1b      	lsrs	r3, r3, #8
 800f176:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	1c5a      	adds	r2, r3, #1
 800f17c:	607a      	str	r2, [r7, #4]
 800f17e:	887a      	ldrh	r2, [r7, #2]
 800f180:	b2d2      	uxtb	r2, r2
 800f182:	701a      	strb	r2, [r3, #0]
}
 800f184:	bf00      	nop
 800f186:	370c      	adds	r7, #12
 800f188:	46bd      	mov	sp, r7
 800f18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f18e:	4770      	bx	lr

0800f190 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f190:	b480      	push	{r7}
 800f192:	b083      	sub	sp, #12
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]
 800f198:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	1c5a      	adds	r2, r3, #1
 800f19e:	607a      	str	r2, [r7, #4]
 800f1a0:	683a      	ldr	r2, [r7, #0]
 800f1a2:	b2d2      	uxtb	r2, r2
 800f1a4:	701a      	strb	r2, [r3, #0]
 800f1a6:	683b      	ldr	r3, [r7, #0]
 800f1a8:	0a1b      	lsrs	r3, r3, #8
 800f1aa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	1c5a      	adds	r2, r3, #1
 800f1b0:	607a      	str	r2, [r7, #4]
 800f1b2:	683a      	ldr	r2, [r7, #0]
 800f1b4:	b2d2      	uxtb	r2, r2
 800f1b6:	701a      	strb	r2, [r3, #0]
 800f1b8:	683b      	ldr	r3, [r7, #0]
 800f1ba:	0a1b      	lsrs	r3, r3, #8
 800f1bc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	1c5a      	adds	r2, r3, #1
 800f1c2:	607a      	str	r2, [r7, #4]
 800f1c4:	683a      	ldr	r2, [r7, #0]
 800f1c6:	b2d2      	uxtb	r2, r2
 800f1c8:	701a      	strb	r2, [r3, #0]
 800f1ca:	683b      	ldr	r3, [r7, #0]
 800f1cc:	0a1b      	lsrs	r3, r3, #8
 800f1ce:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	1c5a      	adds	r2, r3, #1
 800f1d4:	607a      	str	r2, [r7, #4]
 800f1d6:	683a      	ldr	r2, [r7, #0]
 800f1d8:	b2d2      	uxtb	r2, r2
 800f1da:	701a      	strb	r2, [r3, #0]
}
 800f1dc:	bf00      	nop
 800f1de:	370c      	adds	r7, #12
 800f1e0:	46bd      	mov	sp, r7
 800f1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e6:	4770      	bx	lr

0800f1e8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f1e8:	b480      	push	{r7}
 800f1ea:	b087      	sub	sp, #28
 800f1ec:	af00      	add	r7, sp, #0
 800f1ee:	60f8      	str	r0, [r7, #12]
 800f1f0:	60b9      	str	r1, [r7, #8]
 800f1f2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f1f8:	68bb      	ldr	r3, [r7, #8]
 800f1fa:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d00d      	beq.n	800f21e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f202:	693a      	ldr	r2, [r7, #16]
 800f204:	1c53      	adds	r3, r2, #1
 800f206:	613b      	str	r3, [r7, #16]
 800f208:	697b      	ldr	r3, [r7, #20]
 800f20a:	1c59      	adds	r1, r3, #1
 800f20c:	6179      	str	r1, [r7, #20]
 800f20e:	7812      	ldrb	r2, [r2, #0]
 800f210:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	3b01      	subs	r3, #1
 800f216:	607b      	str	r3, [r7, #4]
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d1f1      	bne.n	800f202 <mem_cpy+0x1a>
	}
}
 800f21e:	bf00      	nop
 800f220:	371c      	adds	r7, #28
 800f222:	46bd      	mov	sp, r7
 800f224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f228:	4770      	bx	lr

0800f22a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f22a:	b480      	push	{r7}
 800f22c:	b087      	sub	sp, #28
 800f22e:	af00      	add	r7, sp, #0
 800f230:	60f8      	str	r0, [r7, #12]
 800f232:	60b9      	str	r1, [r7, #8]
 800f234:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f23a:	697b      	ldr	r3, [r7, #20]
 800f23c:	1c5a      	adds	r2, r3, #1
 800f23e:	617a      	str	r2, [r7, #20]
 800f240:	68ba      	ldr	r2, [r7, #8]
 800f242:	b2d2      	uxtb	r2, r2
 800f244:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	3b01      	subs	r3, #1
 800f24a:	607b      	str	r3, [r7, #4]
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d1f3      	bne.n	800f23a <mem_set+0x10>
}
 800f252:	bf00      	nop
 800f254:	371c      	adds	r7, #28
 800f256:	46bd      	mov	sp, r7
 800f258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f25c:	4770      	bx	lr

0800f25e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800f25e:	b480      	push	{r7}
 800f260:	b089      	sub	sp, #36	; 0x24
 800f262:	af00      	add	r7, sp, #0
 800f264:	60f8      	str	r0, [r7, #12]
 800f266:	60b9      	str	r1, [r7, #8]
 800f268:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	61fb      	str	r3, [r7, #28]
 800f26e:	68bb      	ldr	r3, [r7, #8]
 800f270:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800f272:	2300      	movs	r3, #0
 800f274:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800f276:	69fb      	ldr	r3, [r7, #28]
 800f278:	1c5a      	adds	r2, r3, #1
 800f27a:	61fa      	str	r2, [r7, #28]
 800f27c:	781b      	ldrb	r3, [r3, #0]
 800f27e:	4619      	mov	r1, r3
 800f280:	69bb      	ldr	r3, [r7, #24]
 800f282:	1c5a      	adds	r2, r3, #1
 800f284:	61ba      	str	r2, [r7, #24]
 800f286:	781b      	ldrb	r3, [r3, #0]
 800f288:	1acb      	subs	r3, r1, r3
 800f28a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	3b01      	subs	r3, #1
 800f290:	607b      	str	r3, [r7, #4]
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	2b00      	cmp	r3, #0
 800f296:	d002      	beq.n	800f29e <mem_cmp+0x40>
 800f298:	697b      	ldr	r3, [r7, #20]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d0eb      	beq.n	800f276 <mem_cmp+0x18>

	return r;
 800f29e:	697b      	ldr	r3, [r7, #20]
}
 800f2a0:	4618      	mov	r0, r3
 800f2a2:	3724      	adds	r7, #36	; 0x24
 800f2a4:	46bd      	mov	sp, r7
 800f2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2aa:	4770      	bx	lr

0800f2ac <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800f2ac:	b480      	push	{r7}
 800f2ae:	b083      	sub	sp, #12
 800f2b0:	af00      	add	r7, sp, #0
 800f2b2:	6078      	str	r0, [r7, #4]
 800f2b4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800f2b6:	e002      	b.n	800f2be <chk_chr+0x12>
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	3301      	adds	r3, #1
 800f2bc:	607b      	str	r3, [r7, #4]
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	781b      	ldrb	r3, [r3, #0]
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d005      	beq.n	800f2d2 <chk_chr+0x26>
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	781b      	ldrb	r3, [r3, #0]
 800f2ca:	461a      	mov	r2, r3
 800f2cc:	683b      	ldr	r3, [r7, #0]
 800f2ce:	4293      	cmp	r3, r2
 800f2d0:	d1f2      	bne.n	800f2b8 <chk_chr+0xc>
	return *str;
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	781b      	ldrb	r3, [r3, #0]
}
 800f2d6:	4618      	mov	r0, r3
 800f2d8:	370c      	adds	r7, #12
 800f2da:	46bd      	mov	sp, r7
 800f2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2e0:	4770      	bx	lr
	...

0800f2e4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f2e4:	b480      	push	{r7}
 800f2e6:	b085      	sub	sp, #20
 800f2e8:	af00      	add	r7, sp, #0
 800f2ea:	6078      	str	r0, [r7, #4]
 800f2ec:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f2ee:	2300      	movs	r3, #0
 800f2f0:	60bb      	str	r3, [r7, #8]
 800f2f2:	68bb      	ldr	r3, [r7, #8]
 800f2f4:	60fb      	str	r3, [r7, #12]
 800f2f6:	e029      	b.n	800f34c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f2f8:	4a27      	ldr	r2, [pc, #156]	; (800f398 <chk_lock+0xb4>)
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	011b      	lsls	r3, r3, #4
 800f2fe:	4413      	add	r3, r2
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	2b00      	cmp	r3, #0
 800f304:	d01d      	beq.n	800f342 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f306:	4a24      	ldr	r2, [pc, #144]	; (800f398 <chk_lock+0xb4>)
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	011b      	lsls	r3, r3, #4
 800f30c:	4413      	add	r3, r2
 800f30e:	681a      	ldr	r2, [r3, #0]
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	429a      	cmp	r2, r3
 800f316:	d116      	bne.n	800f346 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f318:	4a1f      	ldr	r2, [pc, #124]	; (800f398 <chk_lock+0xb4>)
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	011b      	lsls	r3, r3, #4
 800f31e:	4413      	add	r3, r2
 800f320:	3304      	adds	r3, #4
 800f322:	681a      	ldr	r2, [r3, #0]
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f328:	429a      	cmp	r2, r3
 800f32a:	d10c      	bne.n	800f346 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f32c:	4a1a      	ldr	r2, [pc, #104]	; (800f398 <chk_lock+0xb4>)
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	011b      	lsls	r3, r3, #4
 800f332:	4413      	add	r3, r2
 800f334:	3308      	adds	r3, #8
 800f336:	681a      	ldr	r2, [r3, #0]
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800f33c:	429a      	cmp	r2, r3
 800f33e:	d102      	bne.n	800f346 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f340:	e007      	b.n	800f352 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f342:	2301      	movs	r3, #1
 800f344:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f346:	68fb      	ldr	r3, [r7, #12]
 800f348:	3301      	adds	r3, #1
 800f34a:	60fb      	str	r3, [r7, #12]
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	2b01      	cmp	r3, #1
 800f350:	d9d2      	bls.n	800f2f8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	2b02      	cmp	r3, #2
 800f356:	d109      	bne.n	800f36c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f358:	68bb      	ldr	r3, [r7, #8]
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d102      	bne.n	800f364 <chk_lock+0x80>
 800f35e:	683b      	ldr	r3, [r7, #0]
 800f360:	2b02      	cmp	r3, #2
 800f362:	d101      	bne.n	800f368 <chk_lock+0x84>
 800f364:	2300      	movs	r3, #0
 800f366:	e010      	b.n	800f38a <chk_lock+0xa6>
 800f368:	2312      	movs	r3, #18
 800f36a:	e00e      	b.n	800f38a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f36c:	683b      	ldr	r3, [r7, #0]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d108      	bne.n	800f384 <chk_lock+0xa0>
 800f372:	4a09      	ldr	r2, [pc, #36]	; (800f398 <chk_lock+0xb4>)
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	011b      	lsls	r3, r3, #4
 800f378:	4413      	add	r3, r2
 800f37a:	330c      	adds	r3, #12
 800f37c:	881b      	ldrh	r3, [r3, #0]
 800f37e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f382:	d101      	bne.n	800f388 <chk_lock+0xa4>
 800f384:	2310      	movs	r3, #16
 800f386:	e000      	b.n	800f38a <chk_lock+0xa6>
 800f388:	2300      	movs	r3, #0
}
 800f38a:	4618      	mov	r0, r3
 800f38c:	3714      	adds	r7, #20
 800f38e:	46bd      	mov	sp, r7
 800f390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f394:	4770      	bx	lr
 800f396:	bf00      	nop
 800f398:	200393e0 	.word	0x200393e0

0800f39c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f39c:	b480      	push	{r7}
 800f39e:	b083      	sub	sp, #12
 800f3a0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f3a2:	2300      	movs	r3, #0
 800f3a4:	607b      	str	r3, [r7, #4]
 800f3a6:	e002      	b.n	800f3ae <enq_lock+0x12>
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	3301      	adds	r3, #1
 800f3ac:	607b      	str	r3, [r7, #4]
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	2b01      	cmp	r3, #1
 800f3b2:	d806      	bhi.n	800f3c2 <enq_lock+0x26>
 800f3b4:	4a09      	ldr	r2, [pc, #36]	; (800f3dc <enq_lock+0x40>)
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	011b      	lsls	r3, r3, #4
 800f3ba:	4413      	add	r3, r2
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d1f2      	bne.n	800f3a8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	2b02      	cmp	r3, #2
 800f3c6:	bf14      	ite	ne
 800f3c8:	2301      	movne	r3, #1
 800f3ca:	2300      	moveq	r3, #0
 800f3cc:	b2db      	uxtb	r3, r3
}
 800f3ce:	4618      	mov	r0, r3
 800f3d0:	370c      	adds	r7, #12
 800f3d2:	46bd      	mov	sp, r7
 800f3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d8:	4770      	bx	lr
 800f3da:	bf00      	nop
 800f3dc:	200393e0 	.word	0x200393e0

0800f3e0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f3e0:	b480      	push	{r7}
 800f3e2:	b085      	sub	sp, #20
 800f3e4:	af00      	add	r7, sp, #0
 800f3e6:	6078      	str	r0, [r7, #4]
 800f3e8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f3ea:	2300      	movs	r3, #0
 800f3ec:	60fb      	str	r3, [r7, #12]
 800f3ee:	e01f      	b.n	800f430 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f3f0:	4a41      	ldr	r2, [pc, #260]	; (800f4f8 <inc_lock+0x118>)
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	011b      	lsls	r3, r3, #4
 800f3f6:	4413      	add	r3, r2
 800f3f8:	681a      	ldr	r2, [r3, #0]
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	429a      	cmp	r2, r3
 800f400:	d113      	bne.n	800f42a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f402:	4a3d      	ldr	r2, [pc, #244]	; (800f4f8 <inc_lock+0x118>)
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	011b      	lsls	r3, r3, #4
 800f408:	4413      	add	r3, r2
 800f40a:	3304      	adds	r3, #4
 800f40c:	681a      	ldr	r2, [r3, #0]
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f412:	429a      	cmp	r2, r3
 800f414:	d109      	bne.n	800f42a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f416:	4a38      	ldr	r2, [pc, #224]	; (800f4f8 <inc_lock+0x118>)
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	011b      	lsls	r3, r3, #4
 800f41c:	4413      	add	r3, r2
 800f41e:	3308      	adds	r3, #8
 800f420:	681a      	ldr	r2, [r3, #0]
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800f426:	429a      	cmp	r2, r3
 800f428:	d006      	beq.n	800f438 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	3301      	adds	r3, #1
 800f42e:	60fb      	str	r3, [r7, #12]
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	2b01      	cmp	r3, #1
 800f434:	d9dc      	bls.n	800f3f0 <inc_lock+0x10>
 800f436:	e000      	b.n	800f43a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800f438:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	2b02      	cmp	r3, #2
 800f43e:	d132      	bne.n	800f4a6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f440:	2300      	movs	r3, #0
 800f442:	60fb      	str	r3, [r7, #12]
 800f444:	e002      	b.n	800f44c <inc_lock+0x6c>
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	3301      	adds	r3, #1
 800f44a:	60fb      	str	r3, [r7, #12]
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	2b01      	cmp	r3, #1
 800f450:	d806      	bhi.n	800f460 <inc_lock+0x80>
 800f452:	4a29      	ldr	r2, [pc, #164]	; (800f4f8 <inc_lock+0x118>)
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	011b      	lsls	r3, r3, #4
 800f458:	4413      	add	r3, r2
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d1f2      	bne.n	800f446 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	2b02      	cmp	r3, #2
 800f464:	d101      	bne.n	800f46a <inc_lock+0x8a>
 800f466:	2300      	movs	r3, #0
 800f468:	e040      	b.n	800f4ec <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	681a      	ldr	r2, [r3, #0]
 800f46e:	4922      	ldr	r1, [pc, #136]	; (800f4f8 <inc_lock+0x118>)
 800f470:	68fb      	ldr	r3, [r7, #12]
 800f472:	011b      	lsls	r3, r3, #4
 800f474:	440b      	add	r3, r1
 800f476:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	689a      	ldr	r2, [r3, #8]
 800f47c:	491e      	ldr	r1, [pc, #120]	; (800f4f8 <inc_lock+0x118>)
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	011b      	lsls	r3, r3, #4
 800f482:	440b      	add	r3, r1
 800f484:	3304      	adds	r3, #4
 800f486:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	695a      	ldr	r2, [r3, #20]
 800f48c:	491a      	ldr	r1, [pc, #104]	; (800f4f8 <inc_lock+0x118>)
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	011b      	lsls	r3, r3, #4
 800f492:	440b      	add	r3, r1
 800f494:	3308      	adds	r3, #8
 800f496:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800f498:	4a17      	ldr	r2, [pc, #92]	; (800f4f8 <inc_lock+0x118>)
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	011b      	lsls	r3, r3, #4
 800f49e:	4413      	add	r3, r2
 800f4a0:	330c      	adds	r3, #12
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800f4a6:	683b      	ldr	r3, [r7, #0]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d009      	beq.n	800f4c0 <inc_lock+0xe0>
 800f4ac:	4a12      	ldr	r2, [pc, #72]	; (800f4f8 <inc_lock+0x118>)
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	011b      	lsls	r3, r3, #4
 800f4b2:	4413      	add	r3, r2
 800f4b4:	330c      	adds	r3, #12
 800f4b6:	881b      	ldrh	r3, [r3, #0]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d001      	beq.n	800f4c0 <inc_lock+0xe0>
 800f4bc:	2300      	movs	r3, #0
 800f4be:	e015      	b.n	800f4ec <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800f4c0:	683b      	ldr	r3, [r7, #0]
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d108      	bne.n	800f4d8 <inc_lock+0xf8>
 800f4c6:	4a0c      	ldr	r2, [pc, #48]	; (800f4f8 <inc_lock+0x118>)
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	011b      	lsls	r3, r3, #4
 800f4cc:	4413      	add	r3, r2
 800f4ce:	330c      	adds	r3, #12
 800f4d0:	881b      	ldrh	r3, [r3, #0]
 800f4d2:	3301      	adds	r3, #1
 800f4d4:	b29a      	uxth	r2, r3
 800f4d6:	e001      	b.n	800f4dc <inc_lock+0xfc>
 800f4d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f4dc:	4906      	ldr	r1, [pc, #24]	; (800f4f8 <inc_lock+0x118>)
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	011b      	lsls	r3, r3, #4
 800f4e2:	440b      	add	r3, r1
 800f4e4:	330c      	adds	r3, #12
 800f4e6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	3301      	adds	r3, #1
}
 800f4ec:	4618      	mov	r0, r3
 800f4ee:	3714      	adds	r7, #20
 800f4f0:	46bd      	mov	sp, r7
 800f4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4f6:	4770      	bx	lr
 800f4f8:	200393e0 	.word	0x200393e0

0800f4fc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800f4fc:	b480      	push	{r7}
 800f4fe:	b085      	sub	sp, #20
 800f500:	af00      	add	r7, sp, #0
 800f502:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	3b01      	subs	r3, #1
 800f508:	607b      	str	r3, [r7, #4]
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	2b01      	cmp	r3, #1
 800f50e:	d825      	bhi.n	800f55c <dec_lock+0x60>
		n = Files[i].ctr;
 800f510:	4a17      	ldr	r2, [pc, #92]	; (800f570 <dec_lock+0x74>)
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	011b      	lsls	r3, r3, #4
 800f516:	4413      	add	r3, r2
 800f518:	330c      	adds	r3, #12
 800f51a:	881b      	ldrh	r3, [r3, #0]
 800f51c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f51e:	89fb      	ldrh	r3, [r7, #14]
 800f520:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f524:	d101      	bne.n	800f52a <dec_lock+0x2e>
 800f526:	2300      	movs	r3, #0
 800f528:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800f52a:	89fb      	ldrh	r3, [r7, #14]
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d002      	beq.n	800f536 <dec_lock+0x3a>
 800f530:	89fb      	ldrh	r3, [r7, #14]
 800f532:	3b01      	subs	r3, #1
 800f534:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800f536:	4a0e      	ldr	r2, [pc, #56]	; (800f570 <dec_lock+0x74>)
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	011b      	lsls	r3, r3, #4
 800f53c:	4413      	add	r3, r2
 800f53e:	330c      	adds	r3, #12
 800f540:	89fa      	ldrh	r2, [r7, #14]
 800f542:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f544:	89fb      	ldrh	r3, [r7, #14]
 800f546:	2b00      	cmp	r3, #0
 800f548:	d105      	bne.n	800f556 <dec_lock+0x5a>
 800f54a:	4a09      	ldr	r2, [pc, #36]	; (800f570 <dec_lock+0x74>)
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	011b      	lsls	r3, r3, #4
 800f550:	4413      	add	r3, r2
 800f552:	2200      	movs	r2, #0
 800f554:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800f556:	2300      	movs	r3, #0
 800f558:	737b      	strb	r3, [r7, #13]
 800f55a:	e001      	b.n	800f560 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f55c:	2302      	movs	r3, #2
 800f55e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800f560:	7b7b      	ldrb	r3, [r7, #13]
}
 800f562:	4618      	mov	r0, r3
 800f564:	3714      	adds	r7, #20
 800f566:	46bd      	mov	sp, r7
 800f568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f56c:	4770      	bx	lr
 800f56e:	bf00      	nop
 800f570:	200393e0 	.word	0x200393e0

0800f574 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800f574:	b480      	push	{r7}
 800f576:	b085      	sub	sp, #20
 800f578:	af00      	add	r7, sp, #0
 800f57a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800f57c:	2300      	movs	r3, #0
 800f57e:	60fb      	str	r3, [r7, #12]
 800f580:	e010      	b.n	800f5a4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f582:	4a0d      	ldr	r2, [pc, #52]	; (800f5b8 <clear_lock+0x44>)
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	011b      	lsls	r3, r3, #4
 800f588:	4413      	add	r3, r2
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	687a      	ldr	r2, [r7, #4]
 800f58e:	429a      	cmp	r2, r3
 800f590:	d105      	bne.n	800f59e <clear_lock+0x2a>
 800f592:	4a09      	ldr	r2, [pc, #36]	; (800f5b8 <clear_lock+0x44>)
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	011b      	lsls	r3, r3, #4
 800f598:	4413      	add	r3, r2
 800f59a:	2200      	movs	r2, #0
 800f59c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	3301      	adds	r3, #1
 800f5a2:	60fb      	str	r3, [r7, #12]
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	2b01      	cmp	r3, #1
 800f5a8:	d9eb      	bls.n	800f582 <clear_lock+0xe>
	}
}
 800f5aa:	bf00      	nop
 800f5ac:	3714      	adds	r7, #20
 800f5ae:	46bd      	mov	sp, r7
 800f5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b4:	4770      	bx	lr
 800f5b6:	bf00      	nop
 800f5b8:	200393e0 	.word	0x200393e0

0800f5bc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800f5bc:	b580      	push	{r7, lr}
 800f5be:	b086      	sub	sp, #24
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	78db      	ldrb	r3, [r3, #3]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d034      	beq.n	800f63a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5d4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	7858      	ldrb	r0, [r3, #1]
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f5e0:	2301      	movs	r3, #1
 800f5e2:	697a      	ldr	r2, [r7, #20]
 800f5e4:	f7ff fd40 	bl	800f068 <disk_write>
 800f5e8:	4603      	mov	r3, r0
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d002      	beq.n	800f5f4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800f5ee:	2301      	movs	r3, #1
 800f5f0:	73fb      	strb	r3, [r7, #15]
 800f5f2:	e022      	b.n	800f63a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	2200      	movs	r2, #0
 800f5f8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f5fe:	697a      	ldr	r2, [r7, #20]
 800f600:	1ad2      	subs	r2, r2, r3
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	6a1b      	ldr	r3, [r3, #32]
 800f606:	429a      	cmp	r2, r3
 800f608:	d217      	bcs.n	800f63a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	789b      	ldrb	r3, [r3, #2]
 800f60e:	613b      	str	r3, [r7, #16]
 800f610:	e010      	b.n	800f634 <sync_window+0x78>
					wsect += fs->fsize;
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	6a1b      	ldr	r3, [r3, #32]
 800f616:	697a      	ldr	r2, [r7, #20]
 800f618:	4413      	add	r3, r2
 800f61a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	7858      	ldrb	r0, [r3, #1]
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f626:	2301      	movs	r3, #1
 800f628:	697a      	ldr	r2, [r7, #20]
 800f62a:	f7ff fd1d 	bl	800f068 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f62e:	693b      	ldr	r3, [r7, #16]
 800f630:	3b01      	subs	r3, #1
 800f632:	613b      	str	r3, [r7, #16]
 800f634:	693b      	ldr	r3, [r7, #16]
 800f636:	2b01      	cmp	r3, #1
 800f638:	d8eb      	bhi.n	800f612 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800f63a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f63c:	4618      	mov	r0, r3
 800f63e:	3718      	adds	r7, #24
 800f640:	46bd      	mov	sp, r7
 800f642:	bd80      	pop	{r7, pc}

0800f644 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800f644:	b580      	push	{r7, lr}
 800f646:	b084      	sub	sp, #16
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
 800f64c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800f64e:	2300      	movs	r3, #0
 800f650:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f656:	683a      	ldr	r2, [r7, #0]
 800f658:	429a      	cmp	r2, r3
 800f65a:	d01b      	beq.n	800f694 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800f65c:	6878      	ldr	r0, [r7, #4]
 800f65e:	f7ff ffad 	bl	800f5bc <sync_window>
 800f662:	4603      	mov	r3, r0
 800f664:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800f666:	7bfb      	ldrb	r3, [r7, #15]
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d113      	bne.n	800f694 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	7858      	ldrb	r0, [r3, #1]
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f676:	2301      	movs	r3, #1
 800f678:	683a      	ldr	r2, [r7, #0]
 800f67a:	f7ff fcd5 	bl	800f028 <disk_read>
 800f67e:	4603      	mov	r3, r0
 800f680:	2b00      	cmp	r3, #0
 800f682:	d004      	beq.n	800f68e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800f684:	f04f 33ff 	mov.w	r3, #4294967295
 800f688:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f68a:	2301      	movs	r3, #1
 800f68c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	683a      	ldr	r2, [r7, #0]
 800f692:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800f694:	7bfb      	ldrb	r3, [r7, #15]
}
 800f696:	4618      	mov	r0, r3
 800f698:	3710      	adds	r7, #16
 800f69a:	46bd      	mov	sp, r7
 800f69c:	bd80      	pop	{r7, pc}
	...

0800f6a0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800f6a0:	b580      	push	{r7, lr}
 800f6a2:	b084      	sub	sp, #16
 800f6a4:	af00      	add	r7, sp, #0
 800f6a6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f6a8:	6878      	ldr	r0, [r7, #4]
 800f6aa:	f7ff ff87 	bl	800f5bc <sync_window>
 800f6ae:	4603      	mov	r3, r0
 800f6b0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f6b2:	7bfb      	ldrb	r3, [r7, #15]
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d159      	bne.n	800f76c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	781b      	ldrb	r3, [r3, #0]
 800f6bc:	2b03      	cmp	r3, #3
 800f6be:	d149      	bne.n	800f754 <sync_fs+0xb4>
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	791b      	ldrb	r3, [r3, #4]
 800f6c4:	2b01      	cmp	r3, #1
 800f6c6:	d145      	bne.n	800f754 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	899b      	ldrh	r3, [r3, #12]
 800f6d2:	461a      	mov	r2, r3
 800f6d4:	2100      	movs	r1, #0
 800f6d6:	f7ff fda8 	bl	800f22a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	3338      	adds	r3, #56	; 0x38
 800f6de:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f6e2:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800f6e6:	4618      	mov	r0, r3
 800f6e8:	f7ff fd37 	bl	800f15a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	3338      	adds	r3, #56	; 0x38
 800f6f0:	4921      	ldr	r1, [pc, #132]	; (800f778 <sync_fs+0xd8>)
 800f6f2:	4618      	mov	r0, r3
 800f6f4:	f7ff fd4c 	bl	800f190 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	3338      	adds	r3, #56	; 0x38
 800f6fc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f700:	491e      	ldr	r1, [pc, #120]	; (800f77c <sync_fs+0xdc>)
 800f702:	4618      	mov	r0, r3
 800f704:	f7ff fd44 	bl	800f190 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	3338      	adds	r3, #56	; 0x38
 800f70c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	695b      	ldr	r3, [r3, #20]
 800f714:	4619      	mov	r1, r3
 800f716:	4610      	mov	r0, r2
 800f718:	f7ff fd3a 	bl	800f190 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	3338      	adds	r3, #56	; 0x38
 800f720:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	691b      	ldr	r3, [r3, #16]
 800f728:	4619      	mov	r1, r3
 800f72a:	4610      	mov	r0, r2
 800f72c:	f7ff fd30 	bl	800f190 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f734:	1c5a      	adds	r2, r3, #1
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	7858      	ldrb	r0, [r3, #1]
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f748:	2301      	movs	r3, #1
 800f74a:	f7ff fc8d 	bl	800f068 <disk_write>
			fs->fsi_flag = 0;
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	2200      	movs	r2, #0
 800f752:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	785b      	ldrb	r3, [r3, #1]
 800f758:	2200      	movs	r2, #0
 800f75a:	2100      	movs	r1, #0
 800f75c:	4618      	mov	r0, r3
 800f75e:	f7ff fca3 	bl	800f0a8 <disk_ioctl>
 800f762:	4603      	mov	r3, r0
 800f764:	2b00      	cmp	r3, #0
 800f766:	d001      	beq.n	800f76c <sync_fs+0xcc>
 800f768:	2301      	movs	r3, #1
 800f76a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800f76c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f76e:	4618      	mov	r0, r3
 800f770:	3710      	adds	r7, #16
 800f772:	46bd      	mov	sp, r7
 800f774:	bd80      	pop	{r7, pc}
 800f776:	bf00      	nop
 800f778:	41615252 	.word	0x41615252
 800f77c:	61417272 	.word	0x61417272

0800f780 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800f780:	b480      	push	{r7}
 800f782:	b083      	sub	sp, #12
 800f784:	af00      	add	r7, sp, #0
 800f786:	6078      	str	r0, [r7, #4]
 800f788:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800f78a:	683b      	ldr	r3, [r7, #0]
 800f78c:	3b02      	subs	r3, #2
 800f78e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	69db      	ldr	r3, [r3, #28]
 800f794:	3b02      	subs	r3, #2
 800f796:	683a      	ldr	r2, [r7, #0]
 800f798:	429a      	cmp	r2, r3
 800f79a:	d301      	bcc.n	800f7a0 <clust2sect+0x20>
 800f79c:	2300      	movs	r3, #0
 800f79e:	e008      	b.n	800f7b2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	895b      	ldrh	r3, [r3, #10]
 800f7a4:	461a      	mov	r2, r3
 800f7a6:	683b      	ldr	r3, [r7, #0]
 800f7a8:	fb03 f202 	mul.w	r2, r3, r2
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f7b0:	4413      	add	r3, r2
}
 800f7b2:	4618      	mov	r0, r3
 800f7b4:	370c      	adds	r7, #12
 800f7b6:	46bd      	mov	sp, r7
 800f7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7bc:	4770      	bx	lr

0800f7be <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800f7be:	b580      	push	{r7, lr}
 800f7c0:	b086      	sub	sp, #24
 800f7c2:	af00      	add	r7, sp, #0
 800f7c4:	6078      	str	r0, [r7, #4]
 800f7c6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f7ce:	683b      	ldr	r3, [r7, #0]
 800f7d0:	2b01      	cmp	r3, #1
 800f7d2:	d904      	bls.n	800f7de <get_fat+0x20>
 800f7d4:	693b      	ldr	r3, [r7, #16]
 800f7d6:	69db      	ldr	r3, [r3, #28]
 800f7d8:	683a      	ldr	r2, [r7, #0]
 800f7da:	429a      	cmp	r2, r3
 800f7dc:	d302      	bcc.n	800f7e4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800f7de:	2301      	movs	r3, #1
 800f7e0:	617b      	str	r3, [r7, #20]
 800f7e2:	e0b7      	b.n	800f954 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800f7e4:	f04f 33ff 	mov.w	r3, #4294967295
 800f7e8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800f7ea:	693b      	ldr	r3, [r7, #16]
 800f7ec:	781b      	ldrb	r3, [r3, #0]
 800f7ee:	2b02      	cmp	r3, #2
 800f7f0:	d05a      	beq.n	800f8a8 <get_fat+0xea>
 800f7f2:	2b03      	cmp	r3, #3
 800f7f4:	d07d      	beq.n	800f8f2 <get_fat+0x134>
 800f7f6:	2b01      	cmp	r3, #1
 800f7f8:	f040 80a2 	bne.w	800f940 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f7fc:	683b      	ldr	r3, [r7, #0]
 800f7fe:	60fb      	str	r3, [r7, #12]
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	085b      	lsrs	r3, r3, #1
 800f804:	68fa      	ldr	r2, [r7, #12]
 800f806:	4413      	add	r3, r2
 800f808:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f80a:	693b      	ldr	r3, [r7, #16]
 800f80c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f80e:	693b      	ldr	r3, [r7, #16]
 800f810:	899b      	ldrh	r3, [r3, #12]
 800f812:	4619      	mov	r1, r3
 800f814:	68fb      	ldr	r3, [r7, #12]
 800f816:	fbb3 f3f1 	udiv	r3, r3, r1
 800f81a:	4413      	add	r3, r2
 800f81c:	4619      	mov	r1, r3
 800f81e:	6938      	ldr	r0, [r7, #16]
 800f820:	f7ff ff10 	bl	800f644 <move_window>
 800f824:	4603      	mov	r3, r0
 800f826:	2b00      	cmp	r3, #0
 800f828:	f040 808d 	bne.w	800f946 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800f82c:	68fb      	ldr	r3, [r7, #12]
 800f82e:	1c5a      	adds	r2, r3, #1
 800f830:	60fa      	str	r2, [r7, #12]
 800f832:	693a      	ldr	r2, [r7, #16]
 800f834:	8992      	ldrh	r2, [r2, #12]
 800f836:	fbb3 f1f2 	udiv	r1, r3, r2
 800f83a:	fb02 f201 	mul.w	r2, r2, r1
 800f83e:	1a9b      	subs	r3, r3, r2
 800f840:	693a      	ldr	r2, [r7, #16]
 800f842:	4413      	add	r3, r2
 800f844:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f848:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f84a:	693b      	ldr	r3, [r7, #16]
 800f84c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f84e:	693b      	ldr	r3, [r7, #16]
 800f850:	899b      	ldrh	r3, [r3, #12]
 800f852:	4619      	mov	r1, r3
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	fbb3 f3f1 	udiv	r3, r3, r1
 800f85a:	4413      	add	r3, r2
 800f85c:	4619      	mov	r1, r3
 800f85e:	6938      	ldr	r0, [r7, #16]
 800f860:	f7ff fef0 	bl	800f644 <move_window>
 800f864:	4603      	mov	r3, r0
 800f866:	2b00      	cmp	r3, #0
 800f868:	d16f      	bne.n	800f94a <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800f86a:	693b      	ldr	r3, [r7, #16]
 800f86c:	899b      	ldrh	r3, [r3, #12]
 800f86e:	461a      	mov	r2, r3
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	fbb3 f1f2 	udiv	r1, r3, r2
 800f876:	fb02 f201 	mul.w	r2, r2, r1
 800f87a:	1a9b      	subs	r3, r3, r2
 800f87c:	693a      	ldr	r2, [r7, #16]
 800f87e:	4413      	add	r3, r2
 800f880:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f884:	021b      	lsls	r3, r3, #8
 800f886:	461a      	mov	r2, r3
 800f888:	68bb      	ldr	r3, [r7, #8]
 800f88a:	4313      	orrs	r3, r2
 800f88c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f88e:	683b      	ldr	r3, [r7, #0]
 800f890:	f003 0301 	and.w	r3, r3, #1
 800f894:	2b00      	cmp	r3, #0
 800f896:	d002      	beq.n	800f89e <get_fat+0xe0>
 800f898:	68bb      	ldr	r3, [r7, #8]
 800f89a:	091b      	lsrs	r3, r3, #4
 800f89c:	e002      	b.n	800f8a4 <get_fat+0xe6>
 800f89e:	68bb      	ldr	r3, [r7, #8]
 800f8a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f8a4:	617b      	str	r3, [r7, #20]
			break;
 800f8a6:	e055      	b.n	800f954 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f8a8:	693b      	ldr	r3, [r7, #16]
 800f8aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f8ac:	693b      	ldr	r3, [r7, #16]
 800f8ae:	899b      	ldrh	r3, [r3, #12]
 800f8b0:	085b      	lsrs	r3, r3, #1
 800f8b2:	b29b      	uxth	r3, r3
 800f8b4:	4619      	mov	r1, r3
 800f8b6:	683b      	ldr	r3, [r7, #0]
 800f8b8:	fbb3 f3f1 	udiv	r3, r3, r1
 800f8bc:	4413      	add	r3, r2
 800f8be:	4619      	mov	r1, r3
 800f8c0:	6938      	ldr	r0, [r7, #16]
 800f8c2:	f7ff febf 	bl	800f644 <move_window>
 800f8c6:	4603      	mov	r3, r0
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d140      	bne.n	800f94e <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800f8cc:	693b      	ldr	r3, [r7, #16]
 800f8ce:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	005b      	lsls	r3, r3, #1
 800f8d6:	693a      	ldr	r2, [r7, #16]
 800f8d8:	8992      	ldrh	r2, [r2, #12]
 800f8da:	fbb3 f0f2 	udiv	r0, r3, r2
 800f8de:	fb02 f200 	mul.w	r2, r2, r0
 800f8e2:	1a9b      	subs	r3, r3, r2
 800f8e4:	440b      	add	r3, r1
 800f8e6:	4618      	mov	r0, r3
 800f8e8:	f7ff fbfc 	bl	800f0e4 <ld_word>
 800f8ec:	4603      	mov	r3, r0
 800f8ee:	617b      	str	r3, [r7, #20]
			break;
 800f8f0:	e030      	b.n	800f954 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f8f2:	693b      	ldr	r3, [r7, #16]
 800f8f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f8f6:	693b      	ldr	r3, [r7, #16]
 800f8f8:	899b      	ldrh	r3, [r3, #12]
 800f8fa:	089b      	lsrs	r3, r3, #2
 800f8fc:	b29b      	uxth	r3, r3
 800f8fe:	4619      	mov	r1, r3
 800f900:	683b      	ldr	r3, [r7, #0]
 800f902:	fbb3 f3f1 	udiv	r3, r3, r1
 800f906:	4413      	add	r3, r2
 800f908:	4619      	mov	r1, r3
 800f90a:	6938      	ldr	r0, [r7, #16]
 800f90c:	f7ff fe9a 	bl	800f644 <move_window>
 800f910:	4603      	mov	r3, r0
 800f912:	2b00      	cmp	r3, #0
 800f914:	d11d      	bne.n	800f952 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f916:	693b      	ldr	r3, [r7, #16]
 800f918:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f91c:	683b      	ldr	r3, [r7, #0]
 800f91e:	009b      	lsls	r3, r3, #2
 800f920:	693a      	ldr	r2, [r7, #16]
 800f922:	8992      	ldrh	r2, [r2, #12]
 800f924:	fbb3 f0f2 	udiv	r0, r3, r2
 800f928:	fb02 f200 	mul.w	r2, r2, r0
 800f92c:	1a9b      	subs	r3, r3, r2
 800f92e:	440b      	add	r3, r1
 800f930:	4618      	mov	r0, r3
 800f932:	f7ff fbef 	bl	800f114 <ld_dword>
 800f936:	4603      	mov	r3, r0
 800f938:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800f93c:	617b      	str	r3, [r7, #20]
			break;
 800f93e:	e009      	b.n	800f954 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800f940:	2301      	movs	r3, #1
 800f942:	617b      	str	r3, [r7, #20]
 800f944:	e006      	b.n	800f954 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f946:	bf00      	nop
 800f948:	e004      	b.n	800f954 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f94a:	bf00      	nop
 800f94c:	e002      	b.n	800f954 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f94e:	bf00      	nop
 800f950:	e000      	b.n	800f954 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f952:	bf00      	nop
		}
	}

	return val;
 800f954:	697b      	ldr	r3, [r7, #20]
}
 800f956:	4618      	mov	r0, r3
 800f958:	3718      	adds	r7, #24
 800f95a:	46bd      	mov	sp, r7
 800f95c:	bd80      	pop	{r7, pc}

0800f95e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800f95e:	b590      	push	{r4, r7, lr}
 800f960:	b089      	sub	sp, #36	; 0x24
 800f962:	af00      	add	r7, sp, #0
 800f964:	60f8      	str	r0, [r7, #12]
 800f966:	60b9      	str	r1, [r7, #8]
 800f968:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800f96a:	2302      	movs	r3, #2
 800f96c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800f96e:	68bb      	ldr	r3, [r7, #8]
 800f970:	2b01      	cmp	r3, #1
 800f972:	f240 8106 	bls.w	800fb82 <put_fat+0x224>
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	69db      	ldr	r3, [r3, #28]
 800f97a:	68ba      	ldr	r2, [r7, #8]
 800f97c:	429a      	cmp	r2, r3
 800f97e:	f080 8100 	bcs.w	800fb82 <put_fat+0x224>
		switch (fs->fs_type) {
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	781b      	ldrb	r3, [r3, #0]
 800f986:	2b02      	cmp	r3, #2
 800f988:	f000 8088 	beq.w	800fa9c <put_fat+0x13e>
 800f98c:	2b03      	cmp	r3, #3
 800f98e:	f000 80b0 	beq.w	800faf2 <put_fat+0x194>
 800f992:	2b01      	cmp	r3, #1
 800f994:	f040 80f5 	bne.w	800fb82 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800f998:	68bb      	ldr	r3, [r7, #8]
 800f99a:	61bb      	str	r3, [r7, #24]
 800f99c:	69bb      	ldr	r3, [r7, #24]
 800f99e:	085b      	lsrs	r3, r3, #1
 800f9a0:	69ba      	ldr	r2, [r7, #24]
 800f9a2:	4413      	add	r3, r2
 800f9a4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	899b      	ldrh	r3, [r3, #12]
 800f9ae:	4619      	mov	r1, r3
 800f9b0:	69bb      	ldr	r3, [r7, #24]
 800f9b2:	fbb3 f3f1 	udiv	r3, r3, r1
 800f9b6:	4413      	add	r3, r2
 800f9b8:	4619      	mov	r1, r3
 800f9ba:	68f8      	ldr	r0, [r7, #12]
 800f9bc:	f7ff fe42 	bl	800f644 <move_window>
 800f9c0:	4603      	mov	r3, r0
 800f9c2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f9c4:	7ffb      	ldrb	r3, [r7, #31]
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	f040 80d4 	bne.w	800fb74 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f9d2:	69bb      	ldr	r3, [r7, #24]
 800f9d4:	1c5a      	adds	r2, r3, #1
 800f9d6:	61ba      	str	r2, [r7, #24]
 800f9d8:	68fa      	ldr	r2, [r7, #12]
 800f9da:	8992      	ldrh	r2, [r2, #12]
 800f9dc:	fbb3 f0f2 	udiv	r0, r3, r2
 800f9e0:	fb02 f200 	mul.w	r2, r2, r0
 800f9e4:	1a9b      	subs	r3, r3, r2
 800f9e6:	440b      	add	r3, r1
 800f9e8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f9ea:	68bb      	ldr	r3, [r7, #8]
 800f9ec:	f003 0301 	and.w	r3, r3, #1
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	d00d      	beq.n	800fa10 <put_fat+0xb2>
 800f9f4:	697b      	ldr	r3, [r7, #20]
 800f9f6:	781b      	ldrb	r3, [r3, #0]
 800f9f8:	b25b      	sxtb	r3, r3
 800f9fa:	f003 030f 	and.w	r3, r3, #15
 800f9fe:	b25a      	sxtb	r2, r3
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	b2db      	uxtb	r3, r3
 800fa04:	011b      	lsls	r3, r3, #4
 800fa06:	b25b      	sxtb	r3, r3
 800fa08:	4313      	orrs	r3, r2
 800fa0a:	b25b      	sxtb	r3, r3
 800fa0c:	b2db      	uxtb	r3, r3
 800fa0e:	e001      	b.n	800fa14 <put_fat+0xb6>
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	b2db      	uxtb	r3, r3
 800fa14:	697a      	ldr	r2, [r7, #20]
 800fa16:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fa18:	68fb      	ldr	r3, [r7, #12]
 800fa1a:	2201      	movs	r2, #1
 800fa1c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	899b      	ldrh	r3, [r3, #12]
 800fa26:	4619      	mov	r1, r3
 800fa28:	69bb      	ldr	r3, [r7, #24]
 800fa2a:	fbb3 f3f1 	udiv	r3, r3, r1
 800fa2e:	4413      	add	r3, r2
 800fa30:	4619      	mov	r1, r3
 800fa32:	68f8      	ldr	r0, [r7, #12]
 800fa34:	f7ff fe06 	bl	800f644 <move_window>
 800fa38:	4603      	mov	r3, r0
 800fa3a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fa3c:	7ffb      	ldrb	r3, [r7, #31]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	f040 809a 	bne.w	800fb78 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	899b      	ldrh	r3, [r3, #12]
 800fa4e:	461a      	mov	r2, r3
 800fa50:	69bb      	ldr	r3, [r7, #24]
 800fa52:	fbb3 f0f2 	udiv	r0, r3, r2
 800fa56:	fb02 f200 	mul.w	r2, r2, r0
 800fa5a:	1a9b      	subs	r3, r3, r2
 800fa5c:	440b      	add	r3, r1
 800fa5e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800fa60:	68bb      	ldr	r3, [r7, #8]
 800fa62:	f003 0301 	and.w	r3, r3, #1
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d003      	beq.n	800fa72 <put_fat+0x114>
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	091b      	lsrs	r3, r3, #4
 800fa6e:	b2db      	uxtb	r3, r3
 800fa70:	e00e      	b.n	800fa90 <put_fat+0x132>
 800fa72:	697b      	ldr	r3, [r7, #20]
 800fa74:	781b      	ldrb	r3, [r3, #0]
 800fa76:	b25b      	sxtb	r3, r3
 800fa78:	f023 030f 	bic.w	r3, r3, #15
 800fa7c:	b25a      	sxtb	r2, r3
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	0a1b      	lsrs	r3, r3, #8
 800fa82:	b25b      	sxtb	r3, r3
 800fa84:	f003 030f 	and.w	r3, r3, #15
 800fa88:	b25b      	sxtb	r3, r3
 800fa8a:	4313      	orrs	r3, r2
 800fa8c:	b25b      	sxtb	r3, r3
 800fa8e:	b2db      	uxtb	r3, r3
 800fa90:	697a      	ldr	r2, [r7, #20]
 800fa92:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	2201      	movs	r2, #1
 800fa98:	70da      	strb	r2, [r3, #3]
			break;
 800fa9a:	e072      	b.n	800fb82 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	899b      	ldrh	r3, [r3, #12]
 800faa4:	085b      	lsrs	r3, r3, #1
 800faa6:	b29b      	uxth	r3, r3
 800faa8:	4619      	mov	r1, r3
 800faaa:	68bb      	ldr	r3, [r7, #8]
 800faac:	fbb3 f3f1 	udiv	r3, r3, r1
 800fab0:	4413      	add	r3, r2
 800fab2:	4619      	mov	r1, r3
 800fab4:	68f8      	ldr	r0, [r7, #12]
 800fab6:	f7ff fdc5 	bl	800f644 <move_window>
 800faba:	4603      	mov	r3, r0
 800fabc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fabe:	7ffb      	ldrb	r3, [r7, #31]
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d15b      	bne.n	800fb7c <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800faca:	68bb      	ldr	r3, [r7, #8]
 800facc:	005b      	lsls	r3, r3, #1
 800face:	68fa      	ldr	r2, [r7, #12]
 800fad0:	8992      	ldrh	r2, [r2, #12]
 800fad2:	fbb3 f0f2 	udiv	r0, r3, r2
 800fad6:	fb02 f200 	mul.w	r2, r2, r0
 800fada:	1a9b      	subs	r3, r3, r2
 800fadc:	440b      	add	r3, r1
 800fade:	687a      	ldr	r2, [r7, #4]
 800fae0:	b292      	uxth	r2, r2
 800fae2:	4611      	mov	r1, r2
 800fae4:	4618      	mov	r0, r3
 800fae6:	f7ff fb38 	bl	800f15a <st_word>
			fs->wflag = 1;
 800faea:	68fb      	ldr	r3, [r7, #12]
 800faec:	2201      	movs	r2, #1
 800faee:	70da      	strb	r2, [r3, #3]
			break;
 800faf0:	e047      	b.n	800fb82 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	899b      	ldrh	r3, [r3, #12]
 800fafa:	089b      	lsrs	r3, r3, #2
 800fafc:	b29b      	uxth	r3, r3
 800fafe:	4619      	mov	r1, r3
 800fb00:	68bb      	ldr	r3, [r7, #8]
 800fb02:	fbb3 f3f1 	udiv	r3, r3, r1
 800fb06:	4413      	add	r3, r2
 800fb08:	4619      	mov	r1, r3
 800fb0a:	68f8      	ldr	r0, [r7, #12]
 800fb0c:	f7ff fd9a 	bl	800f644 <move_window>
 800fb10:	4603      	mov	r3, r0
 800fb12:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fb14:	7ffb      	ldrb	r3, [r7, #31]
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d132      	bne.n	800fb80 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fb26:	68bb      	ldr	r3, [r7, #8]
 800fb28:	009b      	lsls	r3, r3, #2
 800fb2a:	68fa      	ldr	r2, [r7, #12]
 800fb2c:	8992      	ldrh	r2, [r2, #12]
 800fb2e:	fbb3 f0f2 	udiv	r0, r3, r2
 800fb32:	fb02 f200 	mul.w	r2, r2, r0
 800fb36:	1a9b      	subs	r3, r3, r2
 800fb38:	440b      	add	r3, r1
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	f7ff faea 	bl	800f114 <ld_dword>
 800fb40:	4603      	mov	r3, r0
 800fb42:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800fb46:	4323      	orrs	r3, r4
 800fb48:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fb50:	68bb      	ldr	r3, [r7, #8]
 800fb52:	009b      	lsls	r3, r3, #2
 800fb54:	68fa      	ldr	r2, [r7, #12]
 800fb56:	8992      	ldrh	r2, [r2, #12]
 800fb58:	fbb3 f0f2 	udiv	r0, r3, r2
 800fb5c:	fb02 f200 	mul.w	r2, r2, r0
 800fb60:	1a9b      	subs	r3, r3, r2
 800fb62:	440b      	add	r3, r1
 800fb64:	6879      	ldr	r1, [r7, #4]
 800fb66:	4618      	mov	r0, r3
 800fb68:	f7ff fb12 	bl	800f190 <st_dword>
			fs->wflag = 1;
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	2201      	movs	r2, #1
 800fb70:	70da      	strb	r2, [r3, #3]
			break;
 800fb72:	e006      	b.n	800fb82 <put_fat+0x224>
			if (res != FR_OK) break;
 800fb74:	bf00      	nop
 800fb76:	e004      	b.n	800fb82 <put_fat+0x224>
			if (res != FR_OK) break;
 800fb78:	bf00      	nop
 800fb7a:	e002      	b.n	800fb82 <put_fat+0x224>
			if (res != FR_OK) break;
 800fb7c:	bf00      	nop
 800fb7e:	e000      	b.n	800fb82 <put_fat+0x224>
			if (res != FR_OK) break;
 800fb80:	bf00      	nop
		}
	}
	return res;
 800fb82:	7ffb      	ldrb	r3, [r7, #31]
}
 800fb84:	4618      	mov	r0, r3
 800fb86:	3724      	adds	r7, #36	; 0x24
 800fb88:	46bd      	mov	sp, r7
 800fb8a:	bd90      	pop	{r4, r7, pc}

0800fb8c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800fb8c:	b580      	push	{r7, lr}
 800fb8e:	b088      	sub	sp, #32
 800fb90:	af00      	add	r7, sp, #0
 800fb92:	60f8      	str	r0, [r7, #12]
 800fb94:	60b9      	str	r1, [r7, #8]
 800fb96:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800fb98:	2300      	movs	r3, #0
 800fb9a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800fba2:	68bb      	ldr	r3, [r7, #8]
 800fba4:	2b01      	cmp	r3, #1
 800fba6:	d904      	bls.n	800fbb2 <remove_chain+0x26>
 800fba8:	69bb      	ldr	r3, [r7, #24]
 800fbaa:	69db      	ldr	r3, [r3, #28]
 800fbac:	68ba      	ldr	r2, [r7, #8]
 800fbae:	429a      	cmp	r2, r3
 800fbb0:	d301      	bcc.n	800fbb6 <remove_chain+0x2a>
 800fbb2:	2302      	movs	r3, #2
 800fbb4:	e04b      	b.n	800fc4e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d00c      	beq.n	800fbd6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800fbbc:	f04f 32ff 	mov.w	r2, #4294967295
 800fbc0:	6879      	ldr	r1, [r7, #4]
 800fbc2:	69b8      	ldr	r0, [r7, #24]
 800fbc4:	f7ff fecb 	bl	800f95e <put_fat>
 800fbc8:	4603      	mov	r3, r0
 800fbca:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800fbcc:	7ffb      	ldrb	r3, [r7, #31]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d001      	beq.n	800fbd6 <remove_chain+0x4a>
 800fbd2:	7ffb      	ldrb	r3, [r7, #31]
 800fbd4:	e03b      	b.n	800fc4e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800fbd6:	68b9      	ldr	r1, [r7, #8]
 800fbd8:	68f8      	ldr	r0, [r7, #12]
 800fbda:	f7ff fdf0 	bl	800f7be <get_fat>
 800fbde:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800fbe0:	697b      	ldr	r3, [r7, #20]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d031      	beq.n	800fc4a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800fbe6:	697b      	ldr	r3, [r7, #20]
 800fbe8:	2b01      	cmp	r3, #1
 800fbea:	d101      	bne.n	800fbf0 <remove_chain+0x64>
 800fbec:	2302      	movs	r3, #2
 800fbee:	e02e      	b.n	800fc4e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800fbf0:	697b      	ldr	r3, [r7, #20]
 800fbf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbf6:	d101      	bne.n	800fbfc <remove_chain+0x70>
 800fbf8:	2301      	movs	r3, #1
 800fbfa:	e028      	b.n	800fc4e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	68b9      	ldr	r1, [r7, #8]
 800fc00:	69b8      	ldr	r0, [r7, #24]
 800fc02:	f7ff feac 	bl	800f95e <put_fat>
 800fc06:	4603      	mov	r3, r0
 800fc08:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800fc0a:	7ffb      	ldrb	r3, [r7, #31]
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d001      	beq.n	800fc14 <remove_chain+0x88>
 800fc10:	7ffb      	ldrb	r3, [r7, #31]
 800fc12:	e01c      	b.n	800fc4e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800fc14:	69bb      	ldr	r3, [r7, #24]
 800fc16:	695a      	ldr	r2, [r3, #20]
 800fc18:	69bb      	ldr	r3, [r7, #24]
 800fc1a:	69db      	ldr	r3, [r3, #28]
 800fc1c:	3b02      	subs	r3, #2
 800fc1e:	429a      	cmp	r2, r3
 800fc20:	d20b      	bcs.n	800fc3a <remove_chain+0xae>
			fs->free_clst++;
 800fc22:	69bb      	ldr	r3, [r7, #24]
 800fc24:	695b      	ldr	r3, [r3, #20]
 800fc26:	1c5a      	adds	r2, r3, #1
 800fc28:	69bb      	ldr	r3, [r7, #24]
 800fc2a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800fc2c:	69bb      	ldr	r3, [r7, #24]
 800fc2e:	791b      	ldrb	r3, [r3, #4]
 800fc30:	f043 0301 	orr.w	r3, r3, #1
 800fc34:	b2da      	uxtb	r2, r3
 800fc36:	69bb      	ldr	r3, [r7, #24]
 800fc38:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800fc3a:	697b      	ldr	r3, [r7, #20]
 800fc3c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800fc3e:	69bb      	ldr	r3, [r7, #24]
 800fc40:	69db      	ldr	r3, [r3, #28]
 800fc42:	68ba      	ldr	r2, [r7, #8]
 800fc44:	429a      	cmp	r2, r3
 800fc46:	d3c6      	bcc.n	800fbd6 <remove_chain+0x4a>
 800fc48:	e000      	b.n	800fc4c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800fc4a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800fc4c:	2300      	movs	r3, #0
}
 800fc4e:	4618      	mov	r0, r3
 800fc50:	3720      	adds	r7, #32
 800fc52:	46bd      	mov	sp, r7
 800fc54:	bd80      	pop	{r7, pc}

0800fc56 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800fc56:	b580      	push	{r7, lr}
 800fc58:	b088      	sub	sp, #32
 800fc5a:	af00      	add	r7, sp, #0
 800fc5c:	6078      	str	r0, [r7, #4]
 800fc5e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800fc66:	683b      	ldr	r3, [r7, #0]
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d10d      	bne.n	800fc88 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800fc6c:	693b      	ldr	r3, [r7, #16]
 800fc6e:	691b      	ldr	r3, [r3, #16]
 800fc70:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800fc72:	69bb      	ldr	r3, [r7, #24]
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d004      	beq.n	800fc82 <create_chain+0x2c>
 800fc78:	693b      	ldr	r3, [r7, #16]
 800fc7a:	69db      	ldr	r3, [r3, #28]
 800fc7c:	69ba      	ldr	r2, [r7, #24]
 800fc7e:	429a      	cmp	r2, r3
 800fc80:	d31b      	bcc.n	800fcba <create_chain+0x64>
 800fc82:	2301      	movs	r3, #1
 800fc84:	61bb      	str	r3, [r7, #24]
 800fc86:	e018      	b.n	800fcba <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800fc88:	6839      	ldr	r1, [r7, #0]
 800fc8a:	6878      	ldr	r0, [r7, #4]
 800fc8c:	f7ff fd97 	bl	800f7be <get_fat>
 800fc90:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800fc92:	68fb      	ldr	r3, [r7, #12]
 800fc94:	2b01      	cmp	r3, #1
 800fc96:	d801      	bhi.n	800fc9c <create_chain+0x46>
 800fc98:	2301      	movs	r3, #1
 800fc9a:	e070      	b.n	800fd7e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fca2:	d101      	bne.n	800fca8 <create_chain+0x52>
 800fca4:	68fb      	ldr	r3, [r7, #12]
 800fca6:	e06a      	b.n	800fd7e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800fca8:	693b      	ldr	r3, [r7, #16]
 800fcaa:	69db      	ldr	r3, [r3, #28]
 800fcac:	68fa      	ldr	r2, [r7, #12]
 800fcae:	429a      	cmp	r2, r3
 800fcb0:	d201      	bcs.n	800fcb6 <create_chain+0x60>
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	e063      	b.n	800fd7e <create_chain+0x128>
		scl = clst;
 800fcb6:	683b      	ldr	r3, [r7, #0]
 800fcb8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800fcba:	69bb      	ldr	r3, [r7, #24]
 800fcbc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800fcbe:	69fb      	ldr	r3, [r7, #28]
 800fcc0:	3301      	adds	r3, #1
 800fcc2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800fcc4:	693b      	ldr	r3, [r7, #16]
 800fcc6:	69db      	ldr	r3, [r3, #28]
 800fcc8:	69fa      	ldr	r2, [r7, #28]
 800fcca:	429a      	cmp	r2, r3
 800fccc:	d307      	bcc.n	800fcde <create_chain+0x88>
				ncl = 2;
 800fcce:	2302      	movs	r3, #2
 800fcd0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800fcd2:	69fa      	ldr	r2, [r7, #28]
 800fcd4:	69bb      	ldr	r3, [r7, #24]
 800fcd6:	429a      	cmp	r2, r3
 800fcd8:	d901      	bls.n	800fcde <create_chain+0x88>
 800fcda:	2300      	movs	r3, #0
 800fcdc:	e04f      	b.n	800fd7e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800fcde:	69f9      	ldr	r1, [r7, #28]
 800fce0:	6878      	ldr	r0, [r7, #4]
 800fce2:	f7ff fd6c 	bl	800f7be <get_fat>
 800fce6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d00e      	beq.n	800fd0c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	2b01      	cmp	r3, #1
 800fcf2:	d003      	beq.n	800fcfc <create_chain+0xa6>
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcfa:	d101      	bne.n	800fd00 <create_chain+0xaa>
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	e03e      	b.n	800fd7e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800fd00:	69fa      	ldr	r2, [r7, #28]
 800fd02:	69bb      	ldr	r3, [r7, #24]
 800fd04:	429a      	cmp	r2, r3
 800fd06:	d1da      	bne.n	800fcbe <create_chain+0x68>
 800fd08:	2300      	movs	r3, #0
 800fd0a:	e038      	b.n	800fd7e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800fd0c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800fd0e:	f04f 32ff 	mov.w	r2, #4294967295
 800fd12:	69f9      	ldr	r1, [r7, #28]
 800fd14:	6938      	ldr	r0, [r7, #16]
 800fd16:	f7ff fe22 	bl	800f95e <put_fat>
 800fd1a:	4603      	mov	r3, r0
 800fd1c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800fd1e:	7dfb      	ldrb	r3, [r7, #23]
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	d109      	bne.n	800fd38 <create_chain+0xe2>
 800fd24:	683b      	ldr	r3, [r7, #0]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d006      	beq.n	800fd38 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800fd2a:	69fa      	ldr	r2, [r7, #28]
 800fd2c:	6839      	ldr	r1, [r7, #0]
 800fd2e:	6938      	ldr	r0, [r7, #16]
 800fd30:	f7ff fe15 	bl	800f95e <put_fat>
 800fd34:	4603      	mov	r3, r0
 800fd36:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800fd38:	7dfb      	ldrb	r3, [r7, #23]
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d116      	bne.n	800fd6c <create_chain+0x116>
		fs->last_clst = ncl;
 800fd3e:	693b      	ldr	r3, [r7, #16]
 800fd40:	69fa      	ldr	r2, [r7, #28]
 800fd42:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800fd44:	693b      	ldr	r3, [r7, #16]
 800fd46:	695a      	ldr	r2, [r3, #20]
 800fd48:	693b      	ldr	r3, [r7, #16]
 800fd4a:	69db      	ldr	r3, [r3, #28]
 800fd4c:	3b02      	subs	r3, #2
 800fd4e:	429a      	cmp	r2, r3
 800fd50:	d804      	bhi.n	800fd5c <create_chain+0x106>
 800fd52:	693b      	ldr	r3, [r7, #16]
 800fd54:	695b      	ldr	r3, [r3, #20]
 800fd56:	1e5a      	subs	r2, r3, #1
 800fd58:	693b      	ldr	r3, [r7, #16]
 800fd5a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800fd5c:	693b      	ldr	r3, [r7, #16]
 800fd5e:	791b      	ldrb	r3, [r3, #4]
 800fd60:	f043 0301 	orr.w	r3, r3, #1
 800fd64:	b2da      	uxtb	r2, r3
 800fd66:	693b      	ldr	r3, [r7, #16]
 800fd68:	711a      	strb	r2, [r3, #4]
 800fd6a:	e007      	b.n	800fd7c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800fd6c:	7dfb      	ldrb	r3, [r7, #23]
 800fd6e:	2b01      	cmp	r3, #1
 800fd70:	d102      	bne.n	800fd78 <create_chain+0x122>
 800fd72:	f04f 33ff 	mov.w	r3, #4294967295
 800fd76:	e000      	b.n	800fd7a <create_chain+0x124>
 800fd78:	2301      	movs	r3, #1
 800fd7a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800fd7c:	69fb      	ldr	r3, [r7, #28]
}
 800fd7e:	4618      	mov	r0, r3
 800fd80:	3720      	adds	r7, #32
 800fd82:	46bd      	mov	sp, r7
 800fd84:	bd80      	pop	{r7, pc}

0800fd86 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800fd86:	b480      	push	{r7}
 800fd88:	b087      	sub	sp, #28
 800fd8a:	af00      	add	r7, sp, #0
 800fd8c:	6078      	str	r0, [r7, #4]
 800fd8e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd9a:	3304      	adds	r3, #4
 800fd9c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	899b      	ldrh	r3, [r3, #12]
 800fda2:	461a      	mov	r2, r3
 800fda4:	683b      	ldr	r3, [r7, #0]
 800fda6:	fbb3 f3f2 	udiv	r3, r3, r2
 800fdaa:	68fa      	ldr	r2, [r7, #12]
 800fdac:	8952      	ldrh	r2, [r2, #10]
 800fdae:	fbb3 f3f2 	udiv	r3, r3, r2
 800fdb2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800fdb4:	693b      	ldr	r3, [r7, #16]
 800fdb6:	1d1a      	adds	r2, r3, #4
 800fdb8:	613a      	str	r2, [r7, #16]
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800fdbe:	68bb      	ldr	r3, [r7, #8]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d101      	bne.n	800fdc8 <clmt_clust+0x42>
 800fdc4:	2300      	movs	r3, #0
 800fdc6:	e010      	b.n	800fdea <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800fdc8:	697a      	ldr	r2, [r7, #20]
 800fdca:	68bb      	ldr	r3, [r7, #8]
 800fdcc:	429a      	cmp	r2, r3
 800fdce:	d307      	bcc.n	800fde0 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800fdd0:	697a      	ldr	r2, [r7, #20]
 800fdd2:	68bb      	ldr	r3, [r7, #8]
 800fdd4:	1ad3      	subs	r3, r2, r3
 800fdd6:	617b      	str	r3, [r7, #20]
 800fdd8:	693b      	ldr	r3, [r7, #16]
 800fdda:	3304      	adds	r3, #4
 800fddc:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800fdde:	e7e9      	b.n	800fdb4 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800fde0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800fde2:	693b      	ldr	r3, [r7, #16]
 800fde4:	681a      	ldr	r2, [r3, #0]
 800fde6:	697b      	ldr	r3, [r7, #20]
 800fde8:	4413      	add	r3, r2
}
 800fdea:	4618      	mov	r0, r3
 800fdec:	371c      	adds	r7, #28
 800fdee:	46bd      	mov	sp, r7
 800fdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdf4:	4770      	bx	lr

0800fdf6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800fdf6:	b580      	push	{r7, lr}
 800fdf8:	b086      	sub	sp, #24
 800fdfa:	af00      	add	r7, sp, #0
 800fdfc:	6078      	str	r0, [r7, #4]
 800fdfe:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800fe06:	683b      	ldr	r3, [r7, #0]
 800fe08:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800fe0c:	d204      	bcs.n	800fe18 <dir_sdi+0x22>
 800fe0e:	683b      	ldr	r3, [r7, #0]
 800fe10:	f003 031f 	and.w	r3, r3, #31
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d001      	beq.n	800fe1c <dir_sdi+0x26>
		return FR_INT_ERR;
 800fe18:	2302      	movs	r3, #2
 800fe1a:	e071      	b.n	800ff00 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	683a      	ldr	r2, [r7, #0]
 800fe20:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	689b      	ldr	r3, [r3, #8]
 800fe26:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800fe28:	697b      	ldr	r3, [r7, #20]
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d106      	bne.n	800fe3c <dir_sdi+0x46>
 800fe2e:	693b      	ldr	r3, [r7, #16]
 800fe30:	781b      	ldrb	r3, [r3, #0]
 800fe32:	2b02      	cmp	r3, #2
 800fe34:	d902      	bls.n	800fe3c <dir_sdi+0x46>
		clst = fs->dirbase;
 800fe36:	693b      	ldr	r3, [r7, #16]
 800fe38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe3a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800fe3c:	697b      	ldr	r3, [r7, #20]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d10c      	bne.n	800fe5c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800fe42:	683b      	ldr	r3, [r7, #0]
 800fe44:	095b      	lsrs	r3, r3, #5
 800fe46:	693a      	ldr	r2, [r7, #16]
 800fe48:	8912      	ldrh	r2, [r2, #8]
 800fe4a:	4293      	cmp	r3, r2
 800fe4c:	d301      	bcc.n	800fe52 <dir_sdi+0x5c>
 800fe4e:	2302      	movs	r3, #2
 800fe50:	e056      	b.n	800ff00 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800fe52:	693b      	ldr	r3, [r7, #16]
 800fe54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	61da      	str	r2, [r3, #28]
 800fe5a:	e02d      	b.n	800feb8 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800fe5c:	693b      	ldr	r3, [r7, #16]
 800fe5e:	895b      	ldrh	r3, [r3, #10]
 800fe60:	461a      	mov	r2, r3
 800fe62:	693b      	ldr	r3, [r7, #16]
 800fe64:	899b      	ldrh	r3, [r3, #12]
 800fe66:	fb03 f302 	mul.w	r3, r3, r2
 800fe6a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800fe6c:	e019      	b.n	800fea2 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	6979      	ldr	r1, [r7, #20]
 800fe72:	4618      	mov	r0, r3
 800fe74:	f7ff fca3 	bl	800f7be <get_fat>
 800fe78:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800fe7a:	697b      	ldr	r3, [r7, #20]
 800fe7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe80:	d101      	bne.n	800fe86 <dir_sdi+0x90>
 800fe82:	2301      	movs	r3, #1
 800fe84:	e03c      	b.n	800ff00 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800fe86:	697b      	ldr	r3, [r7, #20]
 800fe88:	2b01      	cmp	r3, #1
 800fe8a:	d904      	bls.n	800fe96 <dir_sdi+0xa0>
 800fe8c:	693b      	ldr	r3, [r7, #16]
 800fe8e:	69db      	ldr	r3, [r3, #28]
 800fe90:	697a      	ldr	r2, [r7, #20]
 800fe92:	429a      	cmp	r2, r3
 800fe94:	d301      	bcc.n	800fe9a <dir_sdi+0xa4>
 800fe96:	2302      	movs	r3, #2
 800fe98:	e032      	b.n	800ff00 <dir_sdi+0x10a>
			ofs -= csz;
 800fe9a:	683a      	ldr	r2, [r7, #0]
 800fe9c:	68fb      	ldr	r3, [r7, #12]
 800fe9e:	1ad3      	subs	r3, r2, r3
 800fea0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800fea2:	683a      	ldr	r2, [r7, #0]
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	429a      	cmp	r2, r3
 800fea8:	d2e1      	bcs.n	800fe6e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800feaa:	6979      	ldr	r1, [r7, #20]
 800feac:	6938      	ldr	r0, [r7, #16]
 800feae:	f7ff fc67 	bl	800f780 <clust2sect>
 800feb2:	4602      	mov	r2, r0
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	697a      	ldr	r2, [r7, #20]
 800febc:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	69db      	ldr	r3, [r3, #28]
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d101      	bne.n	800feca <dir_sdi+0xd4>
 800fec6:	2302      	movs	r3, #2
 800fec8:	e01a      	b.n	800ff00 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	69da      	ldr	r2, [r3, #28]
 800fece:	693b      	ldr	r3, [r7, #16]
 800fed0:	899b      	ldrh	r3, [r3, #12]
 800fed2:	4619      	mov	r1, r3
 800fed4:	683b      	ldr	r3, [r7, #0]
 800fed6:	fbb3 f3f1 	udiv	r3, r3, r1
 800feda:	441a      	add	r2, r3
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800fee0:	693b      	ldr	r3, [r7, #16]
 800fee2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fee6:	693b      	ldr	r3, [r7, #16]
 800fee8:	899b      	ldrh	r3, [r3, #12]
 800feea:	461a      	mov	r2, r3
 800feec:	683b      	ldr	r3, [r7, #0]
 800feee:	fbb3 f0f2 	udiv	r0, r3, r2
 800fef2:	fb02 f200 	mul.w	r2, r2, r0
 800fef6:	1a9b      	subs	r3, r3, r2
 800fef8:	18ca      	adds	r2, r1, r3
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800fefe:	2300      	movs	r3, #0
}
 800ff00:	4618      	mov	r0, r3
 800ff02:	3718      	adds	r7, #24
 800ff04:	46bd      	mov	sp, r7
 800ff06:	bd80      	pop	{r7, pc}

0800ff08 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800ff08:	b580      	push	{r7, lr}
 800ff0a:	b086      	sub	sp, #24
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	6078      	str	r0, [r7, #4]
 800ff10:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	695b      	ldr	r3, [r3, #20]
 800ff1c:	3320      	adds	r3, #32
 800ff1e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	69db      	ldr	r3, [r3, #28]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d003      	beq.n	800ff30 <dir_next+0x28>
 800ff28:	68bb      	ldr	r3, [r7, #8]
 800ff2a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ff2e:	d301      	bcc.n	800ff34 <dir_next+0x2c>
 800ff30:	2304      	movs	r3, #4
 800ff32:	e0bb      	b.n	80100ac <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	899b      	ldrh	r3, [r3, #12]
 800ff38:	461a      	mov	r2, r3
 800ff3a:	68bb      	ldr	r3, [r7, #8]
 800ff3c:	fbb3 f1f2 	udiv	r1, r3, r2
 800ff40:	fb02 f201 	mul.w	r2, r2, r1
 800ff44:	1a9b      	subs	r3, r3, r2
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	f040 809d 	bne.w	8010086 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	69db      	ldr	r3, [r3, #28]
 800ff50:	1c5a      	adds	r2, r3, #1
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	699b      	ldr	r3, [r3, #24]
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d10b      	bne.n	800ff76 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800ff5e:	68bb      	ldr	r3, [r7, #8]
 800ff60:	095b      	lsrs	r3, r3, #5
 800ff62:	68fa      	ldr	r2, [r7, #12]
 800ff64:	8912      	ldrh	r2, [r2, #8]
 800ff66:	4293      	cmp	r3, r2
 800ff68:	f0c0 808d 	bcc.w	8010086 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	2200      	movs	r2, #0
 800ff70:	61da      	str	r2, [r3, #28]
 800ff72:	2304      	movs	r3, #4
 800ff74:	e09a      	b.n	80100ac <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800ff76:	68fb      	ldr	r3, [r7, #12]
 800ff78:	899b      	ldrh	r3, [r3, #12]
 800ff7a:	461a      	mov	r2, r3
 800ff7c:	68bb      	ldr	r3, [r7, #8]
 800ff7e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ff82:	68fa      	ldr	r2, [r7, #12]
 800ff84:	8952      	ldrh	r2, [r2, #10]
 800ff86:	3a01      	subs	r2, #1
 800ff88:	4013      	ands	r3, r2
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d17b      	bne.n	8010086 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ff8e:	687a      	ldr	r2, [r7, #4]
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	699b      	ldr	r3, [r3, #24]
 800ff94:	4619      	mov	r1, r3
 800ff96:	4610      	mov	r0, r2
 800ff98:	f7ff fc11 	bl	800f7be <get_fat>
 800ff9c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800ff9e:	697b      	ldr	r3, [r7, #20]
 800ffa0:	2b01      	cmp	r3, #1
 800ffa2:	d801      	bhi.n	800ffa8 <dir_next+0xa0>
 800ffa4:	2302      	movs	r3, #2
 800ffa6:	e081      	b.n	80100ac <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800ffa8:	697b      	ldr	r3, [r7, #20]
 800ffaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffae:	d101      	bne.n	800ffb4 <dir_next+0xac>
 800ffb0:	2301      	movs	r3, #1
 800ffb2:	e07b      	b.n	80100ac <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	69db      	ldr	r3, [r3, #28]
 800ffb8:	697a      	ldr	r2, [r7, #20]
 800ffba:	429a      	cmp	r2, r3
 800ffbc:	d359      	bcc.n	8010072 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ffbe:	683b      	ldr	r3, [r7, #0]
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d104      	bne.n	800ffce <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	2200      	movs	r2, #0
 800ffc8:	61da      	str	r2, [r3, #28]
 800ffca:	2304      	movs	r3, #4
 800ffcc:	e06e      	b.n	80100ac <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ffce:	687a      	ldr	r2, [r7, #4]
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	699b      	ldr	r3, [r3, #24]
 800ffd4:	4619      	mov	r1, r3
 800ffd6:	4610      	mov	r0, r2
 800ffd8:	f7ff fe3d 	bl	800fc56 <create_chain>
 800ffdc:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ffde:	697b      	ldr	r3, [r7, #20]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d101      	bne.n	800ffe8 <dir_next+0xe0>
 800ffe4:	2307      	movs	r3, #7
 800ffe6:	e061      	b.n	80100ac <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ffe8:	697b      	ldr	r3, [r7, #20]
 800ffea:	2b01      	cmp	r3, #1
 800ffec:	d101      	bne.n	800fff2 <dir_next+0xea>
 800ffee:	2302      	movs	r3, #2
 800fff0:	e05c      	b.n	80100ac <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800fff2:	697b      	ldr	r3, [r7, #20]
 800fff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fff8:	d101      	bne.n	800fffe <dir_next+0xf6>
 800fffa:	2301      	movs	r3, #1
 800fffc:	e056      	b.n	80100ac <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800fffe:	68f8      	ldr	r0, [r7, #12]
 8010000:	f7ff fadc 	bl	800f5bc <sync_window>
 8010004:	4603      	mov	r3, r0
 8010006:	2b00      	cmp	r3, #0
 8010008:	d001      	beq.n	801000e <dir_next+0x106>
 801000a:	2301      	movs	r3, #1
 801000c:	e04e      	b.n	80100ac <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	899b      	ldrh	r3, [r3, #12]
 8010018:	461a      	mov	r2, r3
 801001a:	2100      	movs	r1, #0
 801001c:	f7ff f905 	bl	800f22a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010020:	2300      	movs	r3, #0
 8010022:	613b      	str	r3, [r7, #16]
 8010024:	6979      	ldr	r1, [r7, #20]
 8010026:	68f8      	ldr	r0, [r7, #12]
 8010028:	f7ff fbaa 	bl	800f780 <clust2sect>
 801002c:	4602      	mov	r2, r0
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	635a      	str	r2, [r3, #52]	; 0x34
 8010032:	e012      	b.n	801005a <dir_next+0x152>
						fs->wflag = 1;
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	2201      	movs	r2, #1
 8010038:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801003a:	68f8      	ldr	r0, [r7, #12]
 801003c:	f7ff fabe 	bl	800f5bc <sync_window>
 8010040:	4603      	mov	r3, r0
 8010042:	2b00      	cmp	r3, #0
 8010044:	d001      	beq.n	801004a <dir_next+0x142>
 8010046:	2301      	movs	r3, #1
 8010048:	e030      	b.n	80100ac <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801004a:	693b      	ldr	r3, [r7, #16]
 801004c:	3301      	adds	r3, #1
 801004e:	613b      	str	r3, [r7, #16]
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010054:	1c5a      	adds	r2, r3, #1
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	635a      	str	r2, [r3, #52]	; 0x34
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	895b      	ldrh	r3, [r3, #10]
 801005e:	461a      	mov	r2, r3
 8010060:	693b      	ldr	r3, [r7, #16]
 8010062:	4293      	cmp	r3, r2
 8010064:	d3e6      	bcc.n	8010034 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801006a:	693b      	ldr	r3, [r7, #16]
 801006c:	1ad2      	subs	r2, r2, r3
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	697a      	ldr	r2, [r7, #20]
 8010076:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8010078:	6979      	ldr	r1, [r7, #20]
 801007a:	68f8      	ldr	r0, [r7, #12]
 801007c:	f7ff fb80 	bl	800f780 <clust2sect>
 8010080:	4602      	mov	r2, r0
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	68ba      	ldr	r2, [r7, #8]
 801008a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	899b      	ldrh	r3, [r3, #12]
 8010096:	461a      	mov	r2, r3
 8010098:	68bb      	ldr	r3, [r7, #8]
 801009a:	fbb3 f0f2 	udiv	r0, r3, r2
 801009e:	fb02 f200 	mul.w	r2, r2, r0
 80100a2:	1a9b      	subs	r3, r3, r2
 80100a4:	18ca      	adds	r2, r1, r3
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80100aa:	2300      	movs	r3, #0
}
 80100ac:	4618      	mov	r0, r3
 80100ae:	3718      	adds	r7, #24
 80100b0:	46bd      	mov	sp, r7
 80100b2:	bd80      	pop	{r7, pc}

080100b4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80100b4:	b580      	push	{r7, lr}
 80100b6:	b086      	sub	sp, #24
 80100b8:	af00      	add	r7, sp, #0
 80100ba:	6078      	str	r0, [r7, #4]
 80100bc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80100c4:	2100      	movs	r1, #0
 80100c6:	6878      	ldr	r0, [r7, #4]
 80100c8:	f7ff fe95 	bl	800fdf6 <dir_sdi>
 80100cc:	4603      	mov	r3, r0
 80100ce:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80100d0:	7dfb      	ldrb	r3, [r7, #23]
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d12b      	bne.n	801012e <dir_alloc+0x7a>
		n = 0;
 80100d6:	2300      	movs	r3, #0
 80100d8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	69db      	ldr	r3, [r3, #28]
 80100de:	4619      	mov	r1, r3
 80100e0:	68f8      	ldr	r0, [r7, #12]
 80100e2:	f7ff faaf 	bl	800f644 <move_window>
 80100e6:	4603      	mov	r3, r0
 80100e8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80100ea:	7dfb      	ldrb	r3, [r7, #23]
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	d11d      	bne.n	801012c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	6a1b      	ldr	r3, [r3, #32]
 80100f4:	781b      	ldrb	r3, [r3, #0]
 80100f6:	2be5      	cmp	r3, #229	; 0xe5
 80100f8:	d004      	beq.n	8010104 <dir_alloc+0x50>
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	6a1b      	ldr	r3, [r3, #32]
 80100fe:	781b      	ldrb	r3, [r3, #0]
 8010100:	2b00      	cmp	r3, #0
 8010102:	d107      	bne.n	8010114 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8010104:	693b      	ldr	r3, [r7, #16]
 8010106:	3301      	adds	r3, #1
 8010108:	613b      	str	r3, [r7, #16]
 801010a:	693a      	ldr	r2, [r7, #16]
 801010c:	683b      	ldr	r3, [r7, #0]
 801010e:	429a      	cmp	r2, r3
 8010110:	d102      	bne.n	8010118 <dir_alloc+0x64>
 8010112:	e00c      	b.n	801012e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8010114:	2300      	movs	r3, #0
 8010116:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8010118:	2101      	movs	r1, #1
 801011a:	6878      	ldr	r0, [r7, #4]
 801011c:	f7ff fef4 	bl	800ff08 <dir_next>
 8010120:	4603      	mov	r3, r0
 8010122:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8010124:	7dfb      	ldrb	r3, [r7, #23]
 8010126:	2b00      	cmp	r3, #0
 8010128:	d0d7      	beq.n	80100da <dir_alloc+0x26>
 801012a:	e000      	b.n	801012e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801012c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801012e:	7dfb      	ldrb	r3, [r7, #23]
 8010130:	2b04      	cmp	r3, #4
 8010132:	d101      	bne.n	8010138 <dir_alloc+0x84>
 8010134:	2307      	movs	r3, #7
 8010136:	75fb      	strb	r3, [r7, #23]
	return res;
 8010138:	7dfb      	ldrb	r3, [r7, #23]
}
 801013a:	4618      	mov	r0, r3
 801013c:	3718      	adds	r7, #24
 801013e:	46bd      	mov	sp, r7
 8010140:	bd80      	pop	{r7, pc}

08010142 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8010142:	b580      	push	{r7, lr}
 8010144:	b084      	sub	sp, #16
 8010146:	af00      	add	r7, sp, #0
 8010148:	6078      	str	r0, [r7, #4]
 801014a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801014c:	683b      	ldr	r3, [r7, #0]
 801014e:	331a      	adds	r3, #26
 8010150:	4618      	mov	r0, r3
 8010152:	f7fe ffc7 	bl	800f0e4 <ld_word>
 8010156:	4603      	mov	r3, r0
 8010158:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	781b      	ldrb	r3, [r3, #0]
 801015e:	2b03      	cmp	r3, #3
 8010160:	d109      	bne.n	8010176 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8010162:	683b      	ldr	r3, [r7, #0]
 8010164:	3314      	adds	r3, #20
 8010166:	4618      	mov	r0, r3
 8010168:	f7fe ffbc 	bl	800f0e4 <ld_word>
 801016c:	4603      	mov	r3, r0
 801016e:	041b      	lsls	r3, r3, #16
 8010170:	68fa      	ldr	r2, [r7, #12]
 8010172:	4313      	orrs	r3, r2
 8010174:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8010176:	68fb      	ldr	r3, [r7, #12]
}
 8010178:	4618      	mov	r0, r3
 801017a:	3710      	adds	r7, #16
 801017c:	46bd      	mov	sp, r7
 801017e:	bd80      	pop	{r7, pc}

08010180 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8010180:	b580      	push	{r7, lr}
 8010182:	b084      	sub	sp, #16
 8010184:	af00      	add	r7, sp, #0
 8010186:	60f8      	str	r0, [r7, #12]
 8010188:	60b9      	str	r1, [r7, #8]
 801018a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801018c:	68bb      	ldr	r3, [r7, #8]
 801018e:	331a      	adds	r3, #26
 8010190:	687a      	ldr	r2, [r7, #4]
 8010192:	b292      	uxth	r2, r2
 8010194:	4611      	mov	r1, r2
 8010196:	4618      	mov	r0, r3
 8010198:	f7fe ffdf 	bl	800f15a <st_word>
	if (fs->fs_type == FS_FAT32) {
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	781b      	ldrb	r3, [r3, #0]
 80101a0:	2b03      	cmp	r3, #3
 80101a2:	d109      	bne.n	80101b8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80101a4:	68bb      	ldr	r3, [r7, #8]
 80101a6:	f103 0214 	add.w	r2, r3, #20
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	0c1b      	lsrs	r3, r3, #16
 80101ae:	b29b      	uxth	r3, r3
 80101b0:	4619      	mov	r1, r3
 80101b2:	4610      	mov	r0, r2
 80101b4:	f7fe ffd1 	bl	800f15a <st_word>
	}
}
 80101b8:	bf00      	nop
 80101ba:	3710      	adds	r7, #16
 80101bc:	46bd      	mov	sp, r7
 80101be:	bd80      	pop	{r7, pc}

080101c0 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80101c0:	b580      	push	{r7, lr}
 80101c2:	b086      	sub	sp, #24
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	6078      	str	r0, [r7, #4]
 80101c8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80101ca:	2304      	movs	r3, #4
 80101cc:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 80101d4:	e03c      	b.n	8010250 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	69db      	ldr	r3, [r3, #28]
 80101da:	4619      	mov	r1, r3
 80101dc:	6938      	ldr	r0, [r7, #16]
 80101de:	f7ff fa31 	bl	800f644 <move_window>
 80101e2:	4603      	mov	r3, r0
 80101e4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80101e6:	7dfb      	ldrb	r3, [r7, #23]
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d136      	bne.n	801025a <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	6a1b      	ldr	r3, [r3, #32]
 80101f0:	781b      	ldrb	r3, [r3, #0]
 80101f2:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 80101f4:	7bfb      	ldrb	r3, [r7, #15]
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d102      	bne.n	8010200 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80101fa:	2304      	movs	r3, #4
 80101fc:	75fb      	strb	r3, [r7, #23]
 80101fe:	e031      	b.n	8010264 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	6a1b      	ldr	r3, [r3, #32]
 8010204:	330b      	adds	r3, #11
 8010206:	781b      	ldrb	r3, [r3, #0]
 8010208:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801020c:	73bb      	strb	r3, [r7, #14]
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	7bba      	ldrb	r2, [r7, #14]
 8010212:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8010214:	7bfb      	ldrb	r3, [r7, #15]
 8010216:	2be5      	cmp	r3, #229	; 0xe5
 8010218:	d011      	beq.n	801023e <dir_read+0x7e>
 801021a:	7bfb      	ldrb	r3, [r7, #15]
 801021c:	2b2e      	cmp	r3, #46	; 0x2e
 801021e:	d00e      	beq.n	801023e <dir_read+0x7e>
 8010220:	7bbb      	ldrb	r3, [r7, #14]
 8010222:	2b0f      	cmp	r3, #15
 8010224:	d00b      	beq.n	801023e <dir_read+0x7e>
 8010226:	7bbb      	ldrb	r3, [r7, #14]
 8010228:	f023 0320 	bic.w	r3, r3, #32
 801022c:	2b08      	cmp	r3, #8
 801022e:	bf0c      	ite	eq
 8010230:	2301      	moveq	r3, #1
 8010232:	2300      	movne	r3, #0
 8010234:	b2db      	uxtb	r3, r3
 8010236:	461a      	mov	r2, r3
 8010238:	683b      	ldr	r3, [r7, #0]
 801023a:	4293      	cmp	r3, r2
 801023c:	d00f      	beq.n	801025e <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 801023e:	2100      	movs	r1, #0
 8010240:	6878      	ldr	r0, [r7, #4]
 8010242:	f7ff fe61 	bl	800ff08 <dir_next>
 8010246:	4603      	mov	r3, r0
 8010248:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801024a:	7dfb      	ldrb	r3, [r7, #23]
 801024c:	2b00      	cmp	r3, #0
 801024e:	d108      	bne.n	8010262 <dir_read+0xa2>
	while (dp->sect) {
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	69db      	ldr	r3, [r3, #28]
 8010254:	2b00      	cmp	r3, #0
 8010256:	d1be      	bne.n	80101d6 <dir_read+0x16>
 8010258:	e004      	b.n	8010264 <dir_read+0xa4>
		if (res != FR_OK) break;
 801025a:	bf00      	nop
 801025c:	e002      	b.n	8010264 <dir_read+0xa4>
				break;
 801025e:	bf00      	nop
 8010260:	e000      	b.n	8010264 <dir_read+0xa4>
		if (res != FR_OK) break;
 8010262:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8010264:	7dfb      	ldrb	r3, [r7, #23]
 8010266:	2b00      	cmp	r3, #0
 8010268:	d002      	beq.n	8010270 <dir_read+0xb0>
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	2200      	movs	r2, #0
 801026e:	61da      	str	r2, [r3, #28]
	return res;
 8010270:	7dfb      	ldrb	r3, [r7, #23]
}
 8010272:	4618      	mov	r0, r3
 8010274:	3718      	adds	r7, #24
 8010276:	46bd      	mov	sp, r7
 8010278:	bd80      	pop	{r7, pc}

0801027a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801027a:	b580      	push	{r7, lr}
 801027c:	b086      	sub	sp, #24
 801027e:	af00      	add	r7, sp, #0
 8010280:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	681b      	ldr	r3, [r3, #0]
 8010286:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8010288:	2100      	movs	r1, #0
 801028a:	6878      	ldr	r0, [r7, #4]
 801028c:	f7ff fdb3 	bl	800fdf6 <dir_sdi>
 8010290:	4603      	mov	r3, r0
 8010292:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8010294:	7dfb      	ldrb	r3, [r7, #23]
 8010296:	2b00      	cmp	r3, #0
 8010298:	d001      	beq.n	801029e <dir_find+0x24>
 801029a:	7dfb      	ldrb	r3, [r7, #23]
 801029c:	e03e      	b.n	801031c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	69db      	ldr	r3, [r3, #28]
 80102a2:	4619      	mov	r1, r3
 80102a4:	6938      	ldr	r0, [r7, #16]
 80102a6:	f7ff f9cd 	bl	800f644 <move_window>
 80102aa:	4603      	mov	r3, r0
 80102ac:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80102ae:	7dfb      	ldrb	r3, [r7, #23]
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d12f      	bne.n	8010314 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	6a1b      	ldr	r3, [r3, #32]
 80102b8:	781b      	ldrb	r3, [r3, #0]
 80102ba:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80102bc:	7bfb      	ldrb	r3, [r7, #15]
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d102      	bne.n	80102c8 <dir_find+0x4e>
 80102c2:	2304      	movs	r3, #4
 80102c4:	75fb      	strb	r3, [r7, #23]
 80102c6:	e028      	b.n	801031a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	6a1b      	ldr	r3, [r3, #32]
 80102cc:	330b      	adds	r3, #11
 80102ce:	781b      	ldrb	r3, [r3, #0]
 80102d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80102d4:	b2da      	uxtb	r2, r3
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	6a1b      	ldr	r3, [r3, #32]
 80102de:	330b      	adds	r3, #11
 80102e0:	781b      	ldrb	r3, [r3, #0]
 80102e2:	f003 0308 	and.w	r3, r3, #8
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d10a      	bne.n	8010300 <dir_find+0x86>
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	6a18      	ldr	r0, [r3, #32]
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	3324      	adds	r3, #36	; 0x24
 80102f2:	220b      	movs	r2, #11
 80102f4:	4619      	mov	r1, r3
 80102f6:	f7fe ffb2 	bl	800f25e <mem_cmp>
 80102fa:	4603      	mov	r3, r0
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d00b      	beq.n	8010318 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8010300:	2100      	movs	r1, #0
 8010302:	6878      	ldr	r0, [r7, #4]
 8010304:	f7ff fe00 	bl	800ff08 <dir_next>
 8010308:	4603      	mov	r3, r0
 801030a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 801030c:	7dfb      	ldrb	r3, [r7, #23]
 801030e:	2b00      	cmp	r3, #0
 8010310:	d0c5      	beq.n	801029e <dir_find+0x24>
 8010312:	e002      	b.n	801031a <dir_find+0xa0>
		if (res != FR_OK) break;
 8010314:	bf00      	nop
 8010316:	e000      	b.n	801031a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8010318:	bf00      	nop

	return res;
 801031a:	7dfb      	ldrb	r3, [r7, #23]
}
 801031c:	4618      	mov	r0, r3
 801031e:	3718      	adds	r7, #24
 8010320:	46bd      	mov	sp, r7
 8010322:	bd80      	pop	{r7, pc}

08010324 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8010324:	b580      	push	{r7, lr}
 8010326:	b084      	sub	sp, #16
 8010328:	af00      	add	r7, sp, #0
 801032a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8010332:	2101      	movs	r1, #1
 8010334:	6878      	ldr	r0, [r7, #4]
 8010336:	f7ff febd 	bl	80100b4 <dir_alloc>
 801033a:	4603      	mov	r3, r0
 801033c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801033e:	7bfb      	ldrb	r3, [r7, #15]
 8010340:	2b00      	cmp	r3, #0
 8010342:	d11c      	bne.n	801037e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	69db      	ldr	r3, [r3, #28]
 8010348:	4619      	mov	r1, r3
 801034a:	68b8      	ldr	r0, [r7, #8]
 801034c:	f7ff f97a 	bl	800f644 <move_window>
 8010350:	4603      	mov	r3, r0
 8010352:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010354:	7bfb      	ldrb	r3, [r7, #15]
 8010356:	2b00      	cmp	r3, #0
 8010358:	d111      	bne.n	801037e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	6a1b      	ldr	r3, [r3, #32]
 801035e:	2220      	movs	r2, #32
 8010360:	2100      	movs	r1, #0
 8010362:	4618      	mov	r0, r3
 8010364:	f7fe ff61 	bl	800f22a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	6a18      	ldr	r0, [r3, #32]
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	3324      	adds	r3, #36	; 0x24
 8010370:	220b      	movs	r2, #11
 8010372:	4619      	mov	r1, r3
 8010374:	f7fe ff38 	bl	800f1e8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8010378:	68bb      	ldr	r3, [r7, #8]
 801037a:	2201      	movs	r2, #1
 801037c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801037e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010380:	4618      	mov	r0, r3
 8010382:	3710      	adds	r7, #16
 8010384:	46bd      	mov	sp, r7
 8010386:	bd80      	pop	{r7, pc}

08010388 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8010388:	b580      	push	{r7, lr}
 801038a:	b084      	sub	sp, #16
 801038c:	af00      	add	r7, sp, #0
 801038e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	69db      	ldr	r3, [r3, #28]
 801039a:	4619      	mov	r1, r3
 801039c:	68f8      	ldr	r0, [r7, #12]
 801039e:	f7ff f951 	bl	800f644 <move_window>
 80103a2:	4603      	mov	r3, r0
 80103a4:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 80103a6:	7afb      	ldrb	r3, [r7, #11]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d106      	bne.n	80103ba <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	6a1b      	ldr	r3, [r3, #32]
 80103b0:	22e5      	movs	r2, #229	; 0xe5
 80103b2:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 80103b4:	68fb      	ldr	r3, [r7, #12]
 80103b6:	2201      	movs	r2, #1
 80103b8:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 80103ba:	7afb      	ldrb	r3, [r7, #11]
}
 80103bc:	4618      	mov	r0, r3
 80103be:	3710      	adds	r7, #16
 80103c0:	46bd      	mov	sp, r7
 80103c2:	bd80      	pop	{r7, pc}

080103c4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80103c4:	b580      	push	{r7, lr}
 80103c6:	b088      	sub	sp, #32
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	6078      	str	r0, [r7, #4]
 80103cc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80103ce:	683b      	ldr	r3, [r7, #0]
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	60fb      	str	r3, [r7, #12]
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	3324      	adds	r3, #36	; 0x24
 80103d8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80103da:	220b      	movs	r2, #11
 80103dc:	2120      	movs	r1, #32
 80103de:	68b8      	ldr	r0, [r7, #8]
 80103e0:	f7fe ff23 	bl	800f22a <mem_set>
	si = i = 0; ni = 8;
 80103e4:	2300      	movs	r3, #0
 80103e6:	613b      	str	r3, [r7, #16]
 80103e8:	693b      	ldr	r3, [r7, #16]
 80103ea:	617b      	str	r3, [r7, #20]
 80103ec:	2308      	movs	r3, #8
 80103ee:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 80103f0:	68fa      	ldr	r2, [r7, #12]
 80103f2:	697b      	ldr	r3, [r7, #20]
 80103f4:	4413      	add	r3, r2
 80103f6:	781b      	ldrb	r3, [r3, #0]
 80103f8:	2b2e      	cmp	r3, #46	; 0x2e
 80103fa:	d12f      	bne.n	801045c <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 80103fc:	697b      	ldr	r3, [r7, #20]
 80103fe:	1c5a      	adds	r2, r3, #1
 8010400:	617a      	str	r2, [r7, #20]
 8010402:	68fa      	ldr	r2, [r7, #12]
 8010404:	4413      	add	r3, r2
 8010406:	781b      	ldrb	r3, [r3, #0]
 8010408:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 801040a:	7ffb      	ldrb	r3, [r7, #31]
 801040c:	2b2e      	cmp	r3, #46	; 0x2e
 801040e:	d10a      	bne.n	8010426 <create_name+0x62>
 8010410:	697b      	ldr	r3, [r7, #20]
 8010412:	2b02      	cmp	r3, #2
 8010414:	d807      	bhi.n	8010426 <create_name+0x62>
			sfn[i++] = c;
 8010416:	693b      	ldr	r3, [r7, #16]
 8010418:	1c5a      	adds	r2, r3, #1
 801041a:	613a      	str	r2, [r7, #16]
 801041c:	68ba      	ldr	r2, [r7, #8]
 801041e:	4413      	add	r3, r2
 8010420:	7ffa      	ldrb	r2, [r7, #31]
 8010422:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 8010424:	e7ea      	b.n	80103fc <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 8010426:	7ffb      	ldrb	r3, [r7, #31]
 8010428:	2b2f      	cmp	r3, #47	; 0x2f
 801042a:	d007      	beq.n	801043c <create_name+0x78>
 801042c:	7ffb      	ldrb	r3, [r7, #31]
 801042e:	2b5c      	cmp	r3, #92	; 0x5c
 8010430:	d004      	beq.n	801043c <create_name+0x78>
 8010432:	7ffb      	ldrb	r3, [r7, #31]
 8010434:	2b20      	cmp	r3, #32
 8010436:	d901      	bls.n	801043c <create_name+0x78>
 8010438:	2306      	movs	r3, #6
 801043a:	e084      	b.n	8010546 <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 801043c:	68fa      	ldr	r2, [r7, #12]
 801043e:	697b      	ldr	r3, [r7, #20]
 8010440:	441a      	add	r2, r3
 8010442:	683b      	ldr	r3, [r7, #0]
 8010444:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 8010446:	7ffb      	ldrb	r3, [r7, #31]
 8010448:	2b20      	cmp	r3, #32
 801044a:	d801      	bhi.n	8010450 <create_name+0x8c>
 801044c:	2224      	movs	r2, #36	; 0x24
 801044e:	e000      	b.n	8010452 <create_name+0x8e>
 8010450:	2220      	movs	r2, #32
 8010452:	68bb      	ldr	r3, [r7, #8]
 8010454:	330b      	adds	r3, #11
 8010456:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 8010458:	2300      	movs	r3, #0
 801045a:	e074      	b.n	8010546 <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 801045c:	697b      	ldr	r3, [r7, #20]
 801045e:	1c5a      	adds	r2, r3, #1
 8010460:	617a      	str	r2, [r7, #20]
 8010462:	68fa      	ldr	r2, [r7, #12]
 8010464:	4413      	add	r3, r2
 8010466:	781b      	ldrb	r3, [r3, #0]
 8010468:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 801046a:	7ffb      	ldrb	r3, [r7, #31]
 801046c:	2b20      	cmp	r3, #32
 801046e:	d94e      	bls.n	801050e <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8010470:	7ffb      	ldrb	r3, [r7, #31]
 8010472:	2b2f      	cmp	r3, #47	; 0x2f
 8010474:	d006      	beq.n	8010484 <create_name+0xc0>
 8010476:	7ffb      	ldrb	r3, [r7, #31]
 8010478:	2b5c      	cmp	r3, #92	; 0x5c
 801047a:	d110      	bne.n	801049e <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801047c:	e002      	b.n	8010484 <create_name+0xc0>
 801047e:	697b      	ldr	r3, [r7, #20]
 8010480:	3301      	adds	r3, #1
 8010482:	617b      	str	r3, [r7, #20]
 8010484:	68fa      	ldr	r2, [r7, #12]
 8010486:	697b      	ldr	r3, [r7, #20]
 8010488:	4413      	add	r3, r2
 801048a:	781b      	ldrb	r3, [r3, #0]
 801048c:	2b2f      	cmp	r3, #47	; 0x2f
 801048e:	d0f6      	beq.n	801047e <create_name+0xba>
 8010490:	68fa      	ldr	r2, [r7, #12]
 8010492:	697b      	ldr	r3, [r7, #20]
 8010494:	4413      	add	r3, r2
 8010496:	781b      	ldrb	r3, [r3, #0]
 8010498:	2b5c      	cmp	r3, #92	; 0x5c
 801049a:	d0f0      	beq.n	801047e <create_name+0xba>
			break;
 801049c:	e038      	b.n	8010510 <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801049e:	7ffb      	ldrb	r3, [r7, #31]
 80104a0:	2b2e      	cmp	r3, #46	; 0x2e
 80104a2:	d003      	beq.n	80104ac <create_name+0xe8>
 80104a4:	693a      	ldr	r2, [r7, #16]
 80104a6:	69bb      	ldr	r3, [r7, #24]
 80104a8:	429a      	cmp	r2, r3
 80104aa:	d30c      	bcc.n	80104c6 <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80104ac:	69bb      	ldr	r3, [r7, #24]
 80104ae:	2b0b      	cmp	r3, #11
 80104b0:	d002      	beq.n	80104b8 <create_name+0xf4>
 80104b2:	7ffb      	ldrb	r3, [r7, #31]
 80104b4:	2b2e      	cmp	r3, #46	; 0x2e
 80104b6:	d001      	beq.n	80104bc <create_name+0xf8>
 80104b8:	2306      	movs	r3, #6
 80104ba:	e044      	b.n	8010546 <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 80104bc:	2308      	movs	r3, #8
 80104be:	613b      	str	r3, [r7, #16]
 80104c0:	230b      	movs	r3, #11
 80104c2:	61bb      	str	r3, [r7, #24]
			continue;
 80104c4:	e022      	b.n	801050c <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 80104c6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	da04      	bge.n	80104d8 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80104ce:	7ffb      	ldrb	r3, [r7, #31]
 80104d0:	3b80      	subs	r3, #128	; 0x80
 80104d2:	4a1f      	ldr	r2, [pc, #124]	; (8010550 <create_name+0x18c>)
 80104d4:	5cd3      	ldrb	r3, [r2, r3]
 80104d6:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80104d8:	7ffb      	ldrb	r3, [r7, #31]
 80104da:	4619      	mov	r1, r3
 80104dc:	481d      	ldr	r0, [pc, #116]	; (8010554 <create_name+0x190>)
 80104de:	f7fe fee5 	bl	800f2ac <chk_chr>
 80104e2:	4603      	mov	r3, r0
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d001      	beq.n	80104ec <create_name+0x128>
 80104e8:	2306      	movs	r3, #6
 80104ea:	e02c      	b.n	8010546 <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80104ec:	7ffb      	ldrb	r3, [r7, #31]
 80104ee:	2b60      	cmp	r3, #96	; 0x60
 80104f0:	d905      	bls.n	80104fe <create_name+0x13a>
 80104f2:	7ffb      	ldrb	r3, [r7, #31]
 80104f4:	2b7a      	cmp	r3, #122	; 0x7a
 80104f6:	d802      	bhi.n	80104fe <create_name+0x13a>
 80104f8:	7ffb      	ldrb	r3, [r7, #31]
 80104fa:	3b20      	subs	r3, #32
 80104fc:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 80104fe:	693b      	ldr	r3, [r7, #16]
 8010500:	1c5a      	adds	r2, r3, #1
 8010502:	613a      	str	r2, [r7, #16]
 8010504:	68ba      	ldr	r2, [r7, #8]
 8010506:	4413      	add	r3, r2
 8010508:	7ffa      	ldrb	r2, [r7, #31]
 801050a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 801050c:	e7a6      	b.n	801045c <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 801050e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8010510:	68fa      	ldr	r2, [r7, #12]
 8010512:	697b      	ldr	r3, [r7, #20]
 8010514:	441a      	add	r2, r3
 8010516:	683b      	ldr	r3, [r7, #0]
 8010518:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 801051a:	693b      	ldr	r3, [r7, #16]
 801051c:	2b00      	cmp	r3, #0
 801051e:	d101      	bne.n	8010524 <create_name+0x160>
 8010520:	2306      	movs	r3, #6
 8010522:	e010      	b.n	8010546 <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8010524:	68bb      	ldr	r3, [r7, #8]
 8010526:	781b      	ldrb	r3, [r3, #0]
 8010528:	2be5      	cmp	r3, #229	; 0xe5
 801052a:	d102      	bne.n	8010532 <create_name+0x16e>
 801052c:	68bb      	ldr	r3, [r7, #8]
 801052e:	2205      	movs	r2, #5
 8010530:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8010532:	7ffb      	ldrb	r3, [r7, #31]
 8010534:	2b20      	cmp	r3, #32
 8010536:	d801      	bhi.n	801053c <create_name+0x178>
 8010538:	2204      	movs	r2, #4
 801053a:	e000      	b.n	801053e <create_name+0x17a>
 801053c:	2200      	movs	r2, #0
 801053e:	68bb      	ldr	r3, [r7, #8]
 8010540:	330b      	adds	r3, #11
 8010542:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8010544:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8010546:	4618      	mov	r0, r3
 8010548:	3720      	adds	r7, #32
 801054a:	46bd      	mov	sp, r7
 801054c:	bd80      	pop	{r7, pc}
 801054e:	bf00      	nop
 8010550:	08017ca8 	.word	0x08017ca8
 8010554:	08017c58 	.word	0x08017c58

08010558 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010558:	b580      	push	{r7, lr}
 801055a:	b086      	sub	sp, #24
 801055c:	af00      	add	r7, sp, #0
 801055e:	6078      	str	r0, [r7, #4]
 8010560:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8010566:	693b      	ldr	r3, [r7, #16]
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 801056c:	683b      	ldr	r3, [r7, #0]
 801056e:	781b      	ldrb	r3, [r3, #0]
 8010570:	2b2f      	cmp	r3, #47	; 0x2f
 8010572:	d00b      	beq.n	801058c <follow_path+0x34>
 8010574:	683b      	ldr	r3, [r7, #0]
 8010576:	781b      	ldrb	r3, [r3, #0]
 8010578:	2b5c      	cmp	r3, #92	; 0x5c
 801057a:	d007      	beq.n	801058c <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 801057c:	68fb      	ldr	r3, [r7, #12]
 801057e:	699a      	ldr	r2, [r3, #24]
 8010580:	693b      	ldr	r3, [r7, #16]
 8010582:	609a      	str	r2, [r3, #8]
 8010584:	e00d      	b.n	80105a2 <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8010586:	683b      	ldr	r3, [r7, #0]
 8010588:	3301      	adds	r3, #1
 801058a:	603b      	str	r3, [r7, #0]
 801058c:	683b      	ldr	r3, [r7, #0]
 801058e:	781b      	ldrb	r3, [r3, #0]
 8010590:	2b2f      	cmp	r3, #47	; 0x2f
 8010592:	d0f8      	beq.n	8010586 <follow_path+0x2e>
 8010594:	683b      	ldr	r3, [r7, #0]
 8010596:	781b      	ldrb	r3, [r3, #0]
 8010598:	2b5c      	cmp	r3, #92	; 0x5c
 801059a:	d0f4      	beq.n	8010586 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 801059c:	693b      	ldr	r3, [r7, #16]
 801059e:	2200      	movs	r2, #0
 80105a0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80105a2:	683b      	ldr	r3, [r7, #0]
 80105a4:	781b      	ldrb	r3, [r3, #0]
 80105a6:	2b1f      	cmp	r3, #31
 80105a8:	d80a      	bhi.n	80105c0 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	2280      	movs	r2, #128	; 0x80
 80105ae:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80105b2:	2100      	movs	r1, #0
 80105b4:	6878      	ldr	r0, [r7, #4]
 80105b6:	f7ff fc1e 	bl	800fdf6 <dir_sdi>
 80105ba:	4603      	mov	r3, r0
 80105bc:	75fb      	strb	r3, [r7, #23]
 80105be:	e05b      	b.n	8010678 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80105c0:	463b      	mov	r3, r7
 80105c2:	4619      	mov	r1, r3
 80105c4:	6878      	ldr	r0, [r7, #4]
 80105c6:	f7ff fefd 	bl	80103c4 <create_name>
 80105ca:	4603      	mov	r3, r0
 80105cc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80105ce:	7dfb      	ldrb	r3, [r7, #23]
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d14c      	bne.n	801066e <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 80105d4:	6878      	ldr	r0, [r7, #4]
 80105d6:	f7ff fe50 	bl	801027a <dir_find>
 80105da:	4603      	mov	r3, r0
 80105dc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80105e4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80105e6:	7dfb      	ldrb	r3, [r7, #23]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d01b      	beq.n	8010624 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80105ec:	7dfb      	ldrb	r3, [r7, #23]
 80105ee:	2b04      	cmp	r3, #4
 80105f0:	d13f      	bne.n	8010672 <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 80105f2:	7afb      	ldrb	r3, [r7, #11]
 80105f4:	f003 0320 	and.w	r3, r3, #32
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d00b      	beq.n	8010614 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 80105fc:	7afb      	ldrb	r3, [r7, #11]
 80105fe:	f003 0304 	and.w	r3, r3, #4
 8010602:	2b00      	cmp	r3, #0
 8010604:	d031      	beq.n	801066a <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	2280      	movs	r2, #128	; 0x80
 801060a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 801060e:	2300      	movs	r3, #0
 8010610:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 8010612:	e02e      	b.n	8010672 <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8010614:	7afb      	ldrb	r3, [r7, #11]
 8010616:	f003 0304 	and.w	r3, r3, #4
 801061a:	2b00      	cmp	r3, #0
 801061c:	d129      	bne.n	8010672 <follow_path+0x11a>
 801061e:	2305      	movs	r3, #5
 8010620:	75fb      	strb	r3, [r7, #23]
				break;
 8010622:	e026      	b.n	8010672 <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010624:	7afb      	ldrb	r3, [r7, #11]
 8010626:	f003 0304 	and.w	r3, r3, #4
 801062a:	2b00      	cmp	r3, #0
 801062c:	d123      	bne.n	8010676 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801062e:	693b      	ldr	r3, [r7, #16]
 8010630:	799b      	ldrb	r3, [r3, #6]
 8010632:	f003 0310 	and.w	r3, r3, #16
 8010636:	2b00      	cmp	r3, #0
 8010638:	d102      	bne.n	8010640 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 801063a:	2305      	movs	r3, #5
 801063c:	75fb      	strb	r3, [r7, #23]
 801063e:	e01b      	b.n	8010678 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	695b      	ldr	r3, [r3, #20]
 801064a:	68fa      	ldr	r2, [r7, #12]
 801064c:	8992      	ldrh	r2, [r2, #12]
 801064e:	fbb3 f0f2 	udiv	r0, r3, r2
 8010652:	fb02 f200 	mul.w	r2, r2, r0
 8010656:	1a9b      	subs	r3, r3, r2
 8010658:	440b      	add	r3, r1
 801065a:	4619      	mov	r1, r3
 801065c:	68f8      	ldr	r0, [r7, #12]
 801065e:	f7ff fd70 	bl	8010142 <ld_clust>
 8010662:	4602      	mov	r2, r0
 8010664:	693b      	ldr	r3, [r7, #16]
 8010666:	609a      	str	r2, [r3, #8]
 8010668:	e7aa      	b.n	80105c0 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 801066a:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801066c:	e7a8      	b.n	80105c0 <follow_path+0x68>
			if (res != FR_OK) break;
 801066e:	bf00      	nop
 8010670:	e002      	b.n	8010678 <follow_path+0x120>
				break;
 8010672:	bf00      	nop
 8010674:	e000      	b.n	8010678 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010676:	bf00      	nop
			}
		}
	}

	return res;
 8010678:	7dfb      	ldrb	r3, [r7, #23]
}
 801067a:	4618      	mov	r0, r3
 801067c:	3718      	adds	r7, #24
 801067e:	46bd      	mov	sp, r7
 8010680:	bd80      	pop	{r7, pc}

08010682 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8010682:	b480      	push	{r7}
 8010684:	b087      	sub	sp, #28
 8010686:	af00      	add	r7, sp, #0
 8010688:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801068a:	f04f 33ff 	mov.w	r3, #4294967295
 801068e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	2b00      	cmp	r3, #0
 8010696:	d031      	beq.n	80106fc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	617b      	str	r3, [r7, #20]
 801069e:	e002      	b.n	80106a6 <get_ldnumber+0x24>
 80106a0:	697b      	ldr	r3, [r7, #20]
 80106a2:	3301      	adds	r3, #1
 80106a4:	617b      	str	r3, [r7, #20]
 80106a6:	697b      	ldr	r3, [r7, #20]
 80106a8:	781b      	ldrb	r3, [r3, #0]
 80106aa:	2b20      	cmp	r3, #32
 80106ac:	d903      	bls.n	80106b6 <get_ldnumber+0x34>
 80106ae:	697b      	ldr	r3, [r7, #20]
 80106b0:	781b      	ldrb	r3, [r3, #0]
 80106b2:	2b3a      	cmp	r3, #58	; 0x3a
 80106b4:	d1f4      	bne.n	80106a0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80106b6:	697b      	ldr	r3, [r7, #20]
 80106b8:	781b      	ldrb	r3, [r3, #0]
 80106ba:	2b3a      	cmp	r3, #58	; 0x3a
 80106bc:	d11c      	bne.n	80106f8 <get_ldnumber+0x76>
			tp = *path;
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80106c4:	68fb      	ldr	r3, [r7, #12]
 80106c6:	1c5a      	adds	r2, r3, #1
 80106c8:	60fa      	str	r2, [r7, #12]
 80106ca:	781b      	ldrb	r3, [r3, #0]
 80106cc:	3b30      	subs	r3, #48	; 0x30
 80106ce:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80106d0:	68bb      	ldr	r3, [r7, #8]
 80106d2:	2b09      	cmp	r3, #9
 80106d4:	d80e      	bhi.n	80106f4 <get_ldnumber+0x72>
 80106d6:	68fa      	ldr	r2, [r7, #12]
 80106d8:	697b      	ldr	r3, [r7, #20]
 80106da:	429a      	cmp	r2, r3
 80106dc:	d10a      	bne.n	80106f4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80106de:	68bb      	ldr	r3, [r7, #8]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d107      	bne.n	80106f4 <get_ldnumber+0x72>
					vol = (int)i;
 80106e4:	68bb      	ldr	r3, [r7, #8]
 80106e6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80106e8:	697b      	ldr	r3, [r7, #20]
 80106ea:	3301      	adds	r3, #1
 80106ec:	617b      	str	r3, [r7, #20]
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	697a      	ldr	r2, [r7, #20]
 80106f2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80106f4:	693b      	ldr	r3, [r7, #16]
 80106f6:	e002      	b.n	80106fe <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80106f8:	2300      	movs	r3, #0
 80106fa:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80106fc:	693b      	ldr	r3, [r7, #16]
}
 80106fe:	4618      	mov	r0, r3
 8010700:	371c      	adds	r7, #28
 8010702:	46bd      	mov	sp, r7
 8010704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010708:	4770      	bx	lr
	...

0801070c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801070c:	b580      	push	{r7, lr}
 801070e:	b082      	sub	sp, #8
 8010710:	af00      	add	r7, sp, #0
 8010712:	6078      	str	r0, [r7, #4]
 8010714:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	2200      	movs	r2, #0
 801071a:	70da      	strb	r2, [r3, #3]
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	f04f 32ff 	mov.w	r2, #4294967295
 8010722:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8010724:	6839      	ldr	r1, [r7, #0]
 8010726:	6878      	ldr	r0, [r7, #4]
 8010728:	f7fe ff8c 	bl	800f644 <move_window>
 801072c:	4603      	mov	r3, r0
 801072e:	2b00      	cmp	r3, #0
 8010730:	d001      	beq.n	8010736 <check_fs+0x2a>
 8010732:	2304      	movs	r3, #4
 8010734:	e038      	b.n	80107a8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	3338      	adds	r3, #56	; 0x38
 801073a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801073e:	4618      	mov	r0, r3
 8010740:	f7fe fcd0 	bl	800f0e4 <ld_word>
 8010744:	4603      	mov	r3, r0
 8010746:	461a      	mov	r2, r3
 8010748:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801074c:	429a      	cmp	r2, r3
 801074e:	d001      	beq.n	8010754 <check_fs+0x48>
 8010750:	2303      	movs	r3, #3
 8010752:	e029      	b.n	80107a8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801075a:	2be9      	cmp	r3, #233	; 0xe9
 801075c:	d009      	beq.n	8010772 <check_fs+0x66>
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010764:	2beb      	cmp	r3, #235	; 0xeb
 8010766:	d11e      	bne.n	80107a6 <check_fs+0x9a>
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 801076e:	2b90      	cmp	r3, #144	; 0x90
 8010770:	d119      	bne.n	80107a6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	3338      	adds	r3, #56	; 0x38
 8010776:	3336      	adds	r3, #54	; 0x36
 8010778:	4618      	mov	r0, r3
 801077a:	f7fe fccb 	bl	800f114 <ld_dword>
 801077e:	4603      	mov	r3, r0
 8010780:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010784:	4a0a      	ldr	r2, [pc, #40]	; (80107b0 <check_fs+0xa4>)
 8010786:	4293      	cmp	r3, r2
 8010788:	d101      	bne.n	801078e <check_fs+0x82>
 801078a:	2300      	movs	r3, #0
 801078c:	e00c      	b.n	80107a8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	3338      	adds	r3, #56	; 0x38
 8010792:	3352      	adds	r3, #82	; 0x52
 8010794:	4618      	mov	r0, r3
 8010796:	f7fe fcbd 	bl	800f114 <ld_dword>
 801079a:	4602      	mov	r2, r0
 801079c:	4b05      	ldr	r3, [pc, #20]	; (80107b4 <check_fs+0xa8>)
 801079e:	429a      	cmp	r2, r3
 80107a0:	d101      	bne.n	80107a6 <check_fs+0x9a>
 80107a2:	2300      	movs	r3, #0
 80107a4:	e000      	b.n	80107a8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80107a6:	2302      	movs	r3, #2
}
 80107a8:	4618      	mov	r0, r3
 80107aa:	3708      	adds	r7, #8
 80107ac:	46bd      	mov	sp, r7
 80107ae:	bd80      	pop	{r7, pc}
 80107b0:	00544146 	.word	0x00544146
 80107b4:	33544146 	.word	0x33544146

080107b8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80107b8:	b580      	push	{r7, lr}
 80107ba:	b096      	sub	sp, #88	; 0x58
 80107bc:	af00      	add	r7, sp, #0
 80107be:	60f8      	str	r0, [r7, #12]
 80107c0:	60b9      	str	r1, [r7, #8]
 80107c2:	4613      	mov	r3, r2
 80107c4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80107c6:	68bb      	ldr	r3, [r7, #8]
 80107c8:	2200      	movs	r2, #0
 80107ca:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80107cc:	68f8      	ldr	r0, [r7, #12]
 80107ce:	f7ff ff58 	bl	8010682 <get_ldnumber>
 80107d2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80107d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	da01      	bge.n	80107de <find_volume+0x26>
 80107da:	230b      	movs	r3, #11
 80107dc:	e268      	b.n	8010cb0 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80107de:	4ab0      	ldr	r2, [pc, #704]	; (8010aa0 <find_volume+0x2e8>)
 80107e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80107e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80107e6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80107e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d101      	bne.n	80107f2 <find_volume+0x3a>
 80107ee:	230c      	movs	r3, #12
 80107f0:	e25e      	b.n	8010cb0 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80107f2:	68bb      	ldr	r3, [r7, #8]
 80107f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80107f6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80107f8:	79fb      	ldrb	r3, [r7, #7]
 80107fa:	f023 0301 	bic.w	r3, r3, #1
 80107fe:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8010800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010802:	781b      	ldrb	r3, [r3, #0]
 8010804:	2b00      	cmp	r3, #0
 8010806:	d01a      	beq.n	801083e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8010808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801080a:	785b      	ldrb	r3, [r3, #1]
 801080c:	4618      	mov	r0, r3
 801080e:	f7fe fbcb 	bl	800efa8 <disk_status>
 8010812:	4603      	mov	r3, r0
 8010814:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8010818:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801081c:	f003 0301 	and.w	r3, r3, #1
 8010820:	2b00      	cmp	r3, #0
 8010822:	d10c      	bne.n	801083e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8010824:	79fb      	ldrb	r3, [r7, #7]
 8010826:	2b00      	cmp	r3, #0
 8010828:	d007      	beq.n	801083a <find_volume+0x82>
 801082a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801082e:	f003 0304 	and.w	r3, r3, #4
 8010832:	2b00      	cmp	r3, #0
 8010834:	d001      	beq.n	801083a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8010836:	230a      	movs	r3, #10
 8010838:	e23a      	b.n	8010cb0 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 801083a:	2300      	movs	r3, #0
 801083c:	e238      	b.n	8010cb0 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801083e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010840:	2200      	movs	r2, #0
 8010842:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8010844:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010846:	b2da      	uxtb	r2, r3
 8010848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801084a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801084c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801084e:	785b      	ldrb	r3, [r3, #1]
 8010850:	4618      	mov	r0, r3
 8010852:	f7fe fbc3 	bl	800efdc <disk_initialize>
 8010856:	4603      	mov	r3, r0
 8010858:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801085c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010860:	f003 0301 	and.w	r3, r3, #1
 8010864:	2b00      	cmp	r3, #0
 8010866:	d001      	beq.n	801086c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8010868:	2303      	movs	r3, #3
 801086a:	e221      	b.n	8010cb0 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801086c:	79fb      	ldrb	r3, [r7, #7]
 801086e:	2b00      	cmp	r3, #0
 8010870:	d007      	beq.n	8010882 <find_volume+0xca>
 8010872:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010876:	f003 0304 	and.w	r3, r3, #4
 801087a:	2b00      	cmp	r3, #0
 801087c:	d001      	beq.n	8010882 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801087e:	230a      	movs	r3, #10
 8010880:	e216      	b.n	8010cb0 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8010882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010884:	7858      	ldrb	r0, [r3, #1]
 8010886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010888:	330c      	adds	r3, #12
 801088a:	461a      	mov	r2, r3
 801088c:	2102      	movs	r1, #2
 801088e:	f7fe fc0b 	bl	800f0a8 <disk_ioctl>
 8010892:	4603      	mov	r3, r0
 8010894:	2b00      	cmp	r3, #0
 8010896:	d001      	beq.n	801089c <find_volume+0xe4>
 8010898:	2301      	movs	r3, #1
 801089a:	e209      	b.n	8010cb0 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 801089c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801089e:	899b      	ldrh	r3, [r3, #12]
 80108a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80108a4:	d80d      	bhi.n	80108c2 <find_volume+0x10a>
 80108a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108a8:	899b      	ldrh	r3, [r3, #12]
 80108aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80108ae:	d308      	bcc.n	80108c2 <find_volume+0x10a>
 80108b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108b2:	899b      	ldrh	r3, [r3, #12]
 80108b4:	461a      	mov	r2, r3
 80108b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108b8:	899b      	ldrh	r3, [r3, #12]
 80108ba:	3b01      	subs	r3, #1
 80108bc:	4013      	ands	r3, r2
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d001      	beq.n	80108c6 <find_volume+0x10e>
 80108c2:	2301      	movs	r3, #1
 80108c4:	e1f4      	b.n	8010cb0 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80108c6:	2300      	movs	r3, #0
 80108c8:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80108ca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80108cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80108ce:	f7ff ff1d 	bl	801070c <check_fs>
 80108d2:	4603      	mov	r3, r0
 80108d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80108d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80108dc:	2b02      	cmp	r3, #2
 80108de:	d14b      	bne.n	8010978 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80108e0:	2300      	movs	r3, #0
 80108e2:	643b      	str	r3, [r7, #64]	; 0x40
 80108e4:	e01f      	b.n	8010926 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80108e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108e8:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80108ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80108ee:	011b      	lsls	r3, r3, #4
 80108f0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80108f4:	4413      	add	r3, r2
 80108f6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80108f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108fa:	3304      	adds	r3, #4
 80108fc:	781b      	ldrb	r3, [r3, #0]
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d006      	beq.n	8010910 <find_volume+0x158>
 8010902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010904:	3308      	adds	r3, #8
 8010906:	4618      	mov	r0, r3
 8010908:	f7fe fc04 	bl	800f114 <ld_dword>
 801090c:	4602      	mov	r2, r0
 801090e:	e000      	b.n	8010912 <find_volume+0x15a>
 8010910:	2200      	movs	r2, #0
 8010912:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010914:	009b      	lsls	r3, r3, #2
 8010916:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801091a:	440b      	add	r3, r1
 801091c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010920:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010922:	3301      	adds	r3, #1
 8010924:	643b      	str	r3, [r7, #64]	; 0x40
 8010926:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010928:	2b03      	cmp	r3, #3
 801092a:	d9dc      	bls.n	80108e6 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801092c:	2300      	movs	r3, #0
 801092e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8010930:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010932:	2b00      	cmp	r3, #0
 8010934:	d002      	beq.n	801093c <find_volume+0x184>
 8010936:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010938:	3b01      	subs	r3, #1
 801093a:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801093c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801093e:	009b      	lsls	r3, r3, #2
 8010940:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8010944:	4413      	add	r3, r2
 8010946:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801094a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801094c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801094e:	2b00      	cmp	r3, #0
 8010950:	d005      	beq.n	801095e <find_volume+0x1a6>
 8010952:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010954:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010956:	f7ff fed9 	bl	801070c <check_fs>
 801095a:	4603      	mov	r3, r0
 801095c:	e000      	b.n	8010960 <find_volume+0x1a8>
 801095e:	2303      	movs	r3, #3
 8010960:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8010964:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010968:	2b01      	cmp	r3, #1
 801096a:	d905      	bls.n	8010978 <find_volume+0x1c0>
 801096c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801096e:	3301      	adds	r3, #1
 8010970:	643b      	str	r3, [r7, #64]	; 0x40
 8010972:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010974:	2b03      	cmp	r3, #3
 8010976:	d9e1      	bls.n	801093c <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8010978:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801097c:	2b04      	cmp	r3, #4
 801097e:	d101      	bne.n	8010984 <find_volume+0x1cc>
 8010980:	2301      	movs	r3, #1
 8010982:	e195      	b.n	8010cb0 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8010984:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010988:	2b01      	cmp	r3, #1
 801098a:	d901      	bls.n	8010990 <find_volume+0x1d8>
 801098c:	230d      	movs	r3, #13
 801098e:	e18f      	b.n	8010cb0 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8010990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010992:	3338      	adds	r3, #56	; 0x38
 8010994:	330b      	adds	r3, #11
 8010996:	4618      	mov	r0, r3
 8010998:	f7fe fba4 	bl	800f0e4 <ld_word>
 801099c:	4603      	mov	r3, r0
 801099e:	461a      	mov	r2, r3
 80109a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109a2:	899b      	ldrh	r3, [r3, #12]
 80109a4:	429a      	cmp	r2, r3
 80109a6:	d001      	beq.n	80109ac <find_volume+0x1f4>
 80109a8:	230d      	movs	r3, #13
 80109aa:	e181      	b.n	8010cb0 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80109ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109ae:	3338      	adds	r3, #56	; 0x38
 80109b0:	3316      	adds	r3, #22
 80109b2:	4618      	mov	r0, r3
 80109b4:	f7fe fb96 	bl	800f0e4 <ld_word>
 80109b8:	4603      	mov	r3, r0
 80109ba:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80109bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d106      	bne.n	80109d0 <find_volume+0x218>
 80109c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109c4:	3338      	adds	r3, #56	; 0x38
 80109c6:	3324      	adds	r3, #36	; 0x24
 80109c8:	4618      	mov	r0, r3
 80109ca:	f7fe fba3 	bl	800f114 <ld_dword>
 80109ce:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80109d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80109d4:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80109d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109d8:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80109dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109de:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80109e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109e2:	789b      	ldrb	r3, [r3, #2]
 80109e4:	2b01      	cmp	r3, #1
 80109e6:	d005      	beq.n	80109f4 <find_volume+0x23c>
 80109e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109ea:	789b      	ldrb	r3, [r3, #2]
 80109ec:	2b02      	cmp	r3, #2
 80109ee:	d001      	beq.n	80109f4 <find_volume+0x23c>
 80109f0:	230d      	movs	r3, #13
 80109f2:	e15d      	b.n	8010cb0 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80109f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109f6:	789b      	ldrb	r3, [r3, #2]
 80109f8:	461a      	mov	r2, r3
 80109fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80109fc:	fb02 f303 	mul.w	r3, r2, r3
 8010a00:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8010a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010a08:	b29a      	uxth	r2, r3
 8010a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a0c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8010a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a10:	895b      	ldrh	r3, [r3, #10]
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d008      	beq.n	8010a28 <find_volume+0x270>
 8010a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a18:	895b      	ldrh	r3, [r3, #10]
 8010a1a:	461a      	mov	r2, r3
 8010a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a1e:	895b      	ldrh	r3, [r3, #10]
 8010a20:	3b01      	subs	r3, #1
 8010a22:	4013      	ands	r3, r2
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d001      	beq.n	8010a2c <find_volume+0x274>
 8010a28:	230d      	movs	r3, #13
 8010a2a:	e141      	b.n	8010cb0 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8010a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a2e:	3338      	adds	r3, #56	; 0x38
 8010a30:	3311      	adds	r3, #17
 8010a32:	4618      	mov	r0, r3
 8010a34:	f7fe fb56 	bl	800f0e4 <ld_word>
 8010a38:	4603      	mov	r3, r0
 8010a3a:	461a      	mov	r2, r3
 8010a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a3e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8010a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a42:	891b      	ldrh	r3, [r3, #8]
 8010a44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010a46:	8992      	ldrh	r2, [r2, #12]
 8010a48:	0952      	lsrs	r2, r2, #5
 8010a4a:	b292      	uxth	r2, r2
 8010a4c:	fbb3 f1f2 	udiv	r1, r3, r2
 8010a50:	fb02 f201 	mul.w	r2, r2, r1
 8010a54:	1a9b      	subs	r3, r3, r2
 8010a56:	b29b      	uxth	r3, r3
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d001      	beq.n	8010a60 <find_volume+0x2a8>
 8010a5c:	230d      	movs	r3, #13
 8010a5e:	e127      	b.n	8010cb0 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8010a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a62:	3338      	adds	r3, #56	; 0x38
 8010a64:	3313      	adds	r3, #19
 8010a66:	4618      	mov	r0, r3
 8010a68:	f7fe fb3c 	bl	800f0e4 <ld_word>
 8010a6c:	4603      	mov	r3, r0
 8010a6e:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8010a70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d106      	bne.n	8010a84 <find_volume+0x2cc>
 8010a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a78:	3338      	adds	r3, #56	; 0x38
 8010a7a:	3320      	adds	r3, #32
 8010a7c:	4618      	mov	r0, r3
 8010a7e:	f7fe fb49 	bl	800f114 <ld_dword>
 8010a82:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8010a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a86:	3338      	adds	r3, #56	; 0x38
 8010a88:	330e      	adds	r3, #14
 8010a8a:	4618      	mov	r0, r3
 8010a8c:	f7fe fb2a 	bl	800f0e4 <ld_word>
 8010a90:	4603      	mov	r3, r0
 8010a92:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8010a94:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d104      	bne.n	8010aa4 <find_volume+0x2ec>
 8010a9a:	230d      	movs	r3, #13
 8010a9c:	e108      	b.n	8010cb0 <find_volume+0x4f8>
 8010a9e:	bf00      	nop
 8010aa0:	200393d8 	.word	0x200393d8

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8010aa4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010aa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010aa8:	4413      	add	r3, r2
 8010aaa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010aac:	8911      	ldrh	r1, [r2, #8]
 8010aae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010ab0:	8992      	ldrh	r2, [r2, #12]
 8010ab2:	0952      	lsrs	r2, r2, #5
 8010ab4:	b292      	uxth	r2, r2
 8010ab6:	fbb1 f2f2 	udiv	r2, r1, r2
 8010aba:	b292      	uxth	r2, r2
 8010abc:	4413      	add	r3, r2
 8010abe:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8010ac0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ac4:	429a      	cmp	r2, r3
 8010ac6:	d201      	bcs.n	8010acc <find_volume+0x314>
 8010ac8:	230d      	movs	r3, #13
 8010aca:	e0f1      	b.n	8010cb0 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8010acc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ad0:	1ad3      	subs	r3, r2, r3
 8010ad2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010ad4:	8952      	ldrh	r2, [r2, #10]
 8010ad6:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ada:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d101      	bne.n	8010ae6 <find_volume+0x32e>
 8010ae2:	230d      	movs	r3, #13
 8010ae4:	e0e4      	b.n	8010cb0 <find_volume+0x4f8>
		fmt = FS_FAT32;
 8010ae6:	2303      	movs	r3, #3
 8010ae8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010aee:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8010af2:	4293      	cmp	r3, r2
 8010af4:	d802      	bhi.n	8010afc <find_volume+0x344>
 8010af6:	2302      	movs	r3, #2
 8010af8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010afe:	f640 72f5 	movw	r2, #4085	; 0xff5
 8010b02:	4293      	cmp	r3, r2
 8010b04:	d802      	bhi.n	8010b0c <find_volume+0x354>
 8010b06:	2301      	movs	r3, #1
 8010b08:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b0e:	1c9a      	adds	r2, r3, #2
 8010b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b12:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8010b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b16:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010b18:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8010b1a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010b1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b1e:	441a      	add	r2, r3
 8010b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b22:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8010b24:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b28:	441a      	add	r2, r3
 8010b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b2c:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8010b2e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010b32:	2b03      	cmp	r3, #3
 8010b34:	d11e      	bne.n	8010b74 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8010b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b38:	3338      	adds	r3, #56	; 0x38
 8010b3a:	332a      	adds	r3, #42	; 0x2a
 8010b3c:	4618      	mov	r0, r3
 8010b3e:	f7fe fad1 	bl	800f0e4 <ld_word>
 8010b42:	4603      	mov	r3, r0
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d001      	beq.n	8010b4c <find_volume+0x394>
 8010b48:	230d      	movs	r3, #13
 8010b4a:	e0b1      	b.n	8010cb0 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8010b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b4e:	891b      	ldrh	r3, [r3, #8]
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d001      	beq.n	8010b58 <find_volume+0x3a0>
 8010b54:	230d      	movs	r3, #13
 8010b56:	e0ab      	b.n	8010cb0 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8010b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b5a:	3338      	adds	r3, #56	; 0x38
 8010b5c:	332c      	adds	r3, #44	; 0x2c
 8010b5e:	4618      	mov	r0, r3
 8010b60:	f7fe fad8 	bl	800f114 <ld_dword>
 8010b64:	4602      	mov	r2, r0
 8010b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b68:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8010b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b6c:	69db      	ldr	r3, [r3, #28]
 8010b6e:	009b      	lsls	r3, r3, #2
 8010b70:	647b      	str	r3, [r7, #68]	; 0x44
 8010b72:	e01f      	b.n	8010bb4 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8010b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b76:	891b      	ldrh	r3, [r3, #8]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d101      	bne.n	8010b80 <find_volume+0x3c8>
 8010b7c:	230d      	movs	r3, #13
 8010b7e:	e097      	b.n	8010cb0 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8010b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b82:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010b84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b86:	441a      	add	r2, r3
 8010b88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b8a:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8010b8c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010b90:	2b02      	cmp	r3, #2
 8010b92:	d103      	bne.n	8010b9c <find_volume+0x3e4>
 8010b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b96:	69db      	ldr	r3, [r3, #28]
 8010b98:	005b      	lsls	r3, r3, #1
 8010b9a:	e00a      	b.n	8010bb2 <find_volume+0x3fa>
 8010b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b9e:	69da      	ldr	r2, [r3, #28]
 8010ba0:	4613      	mov	r3, r2
 8010ba2:	005b      	lsls	r3, r3, #1
 8010ba4:	4413      	add	r3, r2
 8010ba6:	085a      	lsrs	r2, r3, #1
 8010ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010baa:	69db      	ldr	r3, [r3, #28]
 8010bac:	f003 0301 	and.w	r3, r3, #1
 8010bb0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8010bb2:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8010bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bb6:	6a1a      	ldr	r2, [r3, #32]
 8010bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bba:	899b      	ldrh	r3, [r3, #12]
 8010bbc:	4619      	mov	r1, r3
 8010bbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010bc0:	440b      	add	r3, r1
 8010bc2:	3b01      	subs	r3, #1
 8010bc4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010bc6:	8989      	ldrh	r1, [r1, #12]
 8010bc8:	fbb3 f3f1 	udiv	r3, r3, r1
 8010bcc:	429a      	cmp	r2, r3
 8010bce:	d201      	bcs.n	8010bd4 <find_volume+0x41c>
 8010bd0:	230d      	movs	r3, #13
 8010bd2:	e06d      	b.n	8010cb0 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8010bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bd6:	f04f 32ff 	mov.w	r2, #4294967295
 8010bda:	615a      	str	r2, [r3, #20]
 8010bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bde:	695a      	ldr	r2, [r3, #20]
 8010be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010be2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8010be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010be6:	2280      	movs	r2, #128	; 0x80
 8010be8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8010bea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010bee:	2b03      	cmp	r3, #3
 8010bf0:	d149      	bne.n	8010c86 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bf4:	3338      	adds	r3, #56	; 0x38
 8010bf6:	3330      	adds	r3, #48	; 0x30
 8010bf8:	4618      	mov	r0, r3
 8010bfa:	f7fe fa73 	bl	800f0e4 <ld_word>
 8010bfe:	4603      	mov	r3, r0
 8010c00:	2b01      	cmp	r3, #1
 8010c02:	d140      	bne.n	8010c86 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010c04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010c06:	3301      	adds	r3, #1
 8010c08:	4619      	mov	r1, r3
 8010c0a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010c0c:	f7fe fd1a 	bl	800f644 <move_window>
 8010c10:	4603      	mov	r3, r0
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d137      	bne.n	8010c86 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8010c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c18:	2200      	movs	r2, #0
 8010c1a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c1e:	3338      	adds	r3, #56	; 0x38
 8010c20:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010c24:	4618      	mov	r0, r3
 8010c26:	f7fe fa5d 	bl	800f0e4 <ld_word>
 8010c2a:	4603      	mov	r3, r0
 8010c2c:	461a      	mov	r2, r3
 8010c2e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010c32:	429a      	cmp	r2, r3
 8010c34:	d127      	bne.n	8010c86 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8010c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c38:	3338      	adds	r3, #56	; 0x38
 8010c3a:	4618      	mov	r0, r3
 8010c3c:	f7fe fa6a 	bl	800f114 <ld_dword>
 8010c40:	4602      	mov	r2, r0
 8010c42:	4b1d      	ldr	r3, [pc, #116]	; (8010cb8 <find_volume+0x500>)
 8010c44:	429a      	cmp	r2, r3
 8010c46:	d11e      	bne.n	8010c86 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8010c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c4a:	3338      	adds	r3, #56	; 0x38
 8010c4c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010c50:	4618      	mov	r0, r3
 8010c52:	f7fe fa5f 	bl	800f114 <ld_dword>
 8010c56:	4602      	mov	r2, r0
 8010c58:	4b18      	ldr	r3, [pc, #96]	; (8010cbc <find_volume+0x504>)
 8010c5a:	429a      	cmp	r2, r3
 8010c5c:	d113      	bne.n	8010c86 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8010c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c60:	3338      	adds	r3, #56	; 0x38
 8010c62:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8010c66:	4618      	mov	r0, r3
 8010c68:	f7fe fa54 	bl	800f114 <ld_dword>
 8010c6c:	4602      	mov	r2, r0
 8010c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c70:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8010c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c74:	3338      	adds	r3, #56	; 0x38
 8010c76:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8010c7a:	4618      	mov	r0, r3
 8010c7c:	f7fe fa4a 	bl	800f114 <ld_dword>
 8010c80:	4602      	mov	r2, r0
 8010c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c84:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8010c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c88:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8010c8c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8010c8e:	4b0c      	ldr	r3, [pc, #48]	; (8010cc0 <find_volume+0x508>)
 8010c90:	881b      	ldrh	r3, [r3, #0]
 8010c92:	3301      	adds	r3, #1
 8010c94:	b29a      	uxth	r2, r3
 8010c96:	4b0a      	ldr	r3, [pc, #40]	; (8010cc0 <find_volume+0x508>)
 8010c98:	801a      	strh	r2, [r3, #0]
 8010c9a:	4b09      	ldr	r3, [pc, #36]	; (8010cc0 <find_volume+0x508>)
 8010c9c:	881a      	ldrh	r2, [r3, #0]
 8010c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ca0:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 8010ca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ca4:	2200      	movs	r2, #0
 8010ca6:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8010ca8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010caa:	f7fe fc63 	bl	800f574 <clear_lock>
#endif
	return FR_OK;
 8010cae:	2300      	movs	r3, #0
}
 8010cb0:	4618      	mov	r0, r3
 8010cb2:	3758      	adds	r7, #88	; 0x58
 8010cb4:	46bd      	mov	sp, r7
 8010cb6:	bd80      	pop	{r7, pc}
 8010cb8:	41615252 	.word	0x41615252
 8010cbc:	61417272 	.word	0x61417272
 8010cc0:	200393dc 	.word	0x200393dc

08010cc4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8010cc4:	b580      	push	{r7, lr}
 8010cc6:	b084      	sub	sp, #16
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	6078      	str	r0, [r7, #4]
 8010ccc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8010cce:	2309      	movs	r3, #9
 8010cd0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d01c      	beq.n	8010d12 <validate+0x4e>
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	681b      	ldr	r3, [r3, #0]
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d018      	beq.n	8010d12 <validate+0x4e>
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	781b      	ldrb	r3, [r3, #0]
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d013      	beq.n	8010d12 <validate+0x4e>
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	889a      	ldrh	r2, [r3, #4]
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	88db      	ldrh	r3, [r3, #6]
 8010cf4:	429a      	cmp	r2, r3
 8010cf6:	d10c      	bne.n	8010d12 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	785b      	ldrb	r3, [r3, #1]
 8010cfe:	4618      	mov	r0, r3
 8010d00:	f7fe f952 	bl	800efa8 <disk_status>
 8010d04:	4603      	mov	r3, r0
 8010d06:	f003 0301 	and.w	r3, r3, #1
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d101      	bne.n	8010d12 <validate+0x4e>
			res = FR_OK;
 8010d0e:	2300      	movs	r3, #0
 8010d10:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8010d12:	7bfb      	ldrb	r3, [r7, #15]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d102      	bne.n	8010d1e <validate+0x5a>
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	681b      	ldr	r3, [r3, #0]
 8010d1c:	e000      	b.n	8010d20 <validate+0x5c>
 8010d1e:	2300      	movs	r3, #0
 8010d20:	683a      	ldr	r2, [r7, #0]
 8010d22:	6013      	str	r3, [r2, #0]
	return res;
 8010d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d26:	4618      	mov	r0, r3
 8010d28:	3710      	adds	r7, #16
 8010d2a:	46bd      	mov	sp, r7
 8010d2c:	bd80      	pop	{r7, pc}
	...

08010d30 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010d30:	b580      	push	{r7, lr}
 8010d32:	b088      	sub	sp, #32
 8010d34:	af00      	add	r7, sp, #0
 8010d36:	60f8      	str	r0, [r7, #12]
 8010d38:	60b9      	str	r1, [r7, #8]
 8010d3a:	4613      	mov	r3, r2
 8010d3c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8010d3e:	68bb      	ldr	r3, [r7, #8]
 8010d40:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8010d42:	f107 0310 	add.w	r3, r7, #16
 8010d46:	4618      	mov	r0, r3
 8010d48:	f7ff fc9b 	bl	8010682 <get_ldnumber>
 8010d4c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8010d4e:	69fb      	ldr	r3, [r7, #28]
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	da01      	bge.n	8010d58 <f_mount+0x28>
 8010d54:	230b      	movs	r3, #11
 8010d56:	e02b      	b.n	8010db0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8010d58:	4a17      	ldr	r2, [pc, #92]	; (8010db8 <f_mount+0x88>)
 8010d5a:	69fb      	ldr	r3, [r7, #28]
 8010d5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010d60:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8010d62:	69bb      	ldr	r3, [r7, #24]
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d005      	beq.n	8010d74 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8010d68:	69b8      	ldr	r0, [r7, #24]
 8010d6a:	f7fe fc03 	bl	800f574 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8010d6e:	69bb      	ldr	r3, [r7, #24]
 8010d70:	2200      	movs	r2, #0
 8010d72:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8010d74:	68fb      	ldr	r3, [r7, #12]
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d002      	beq.n	8010d80 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	2200      	movs	r2, #0
 8010d7e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8010d80:	68fa      	ldr	r2, [r7, #12]
 8010d82:	490d      	ldr	r1, [pc, #52]	; (8010db8 <f_mount+0x88>)
 8010d84:	69fb      	ldr	r3, [r7, #28]
 8010d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d002      	beq.n	8010d96 <f_mount+0x66>
 8010d90:	79fb      	ldrb	r3, [r7, #7]
 8010d92:	2b01      	cmp	r3, #1
 8010d94:	d001      	beq.n	8010d9a <f_mount+0x6a>
 8010d96:	2300      	movs	r3, #0
 8010d98:	e00a      	b.n	8010db0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8010d9a:	f107 010c 	add.w	r1, r7, #12
 8010d9e:	f107 0308 	add.w	r3, r7, #8
 8010da2:	2200      	movs	r2, #0
 8010da4:	4618      	mov	r0, r3
 8010da6:	f7ff fd07 	bl	80107b8 <find_volume>
 8010daa:	4603      	mov	r3, r0
 8010dac:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010dae:	7dfb      	ldrb	r3, [r7, #23]
}
 8010db0:	4618      	mov	r0, r3
 8010db2:	3720      	adds	r7, #32
 8010db4:	46bd      	mov	sp, r7
 8010db6:	bd80      	pop	{r7, pc}
 8010db8:	200393d8 	.word	0x200393d8

08010dbc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	b098      	sub	sp, #96	; 0x60
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	60f8      	str	r0, [r7, #12]
 8010dc4:	60b9      	str	r1, [r7, #8]
 8010dc6:	4613      	mov	r3, r2
 8010dc8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8010dca:	68fb      	ldr	r3, [r7, #12]
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d101      	bne.n	8010dd4 <f_open+0x18>
 8010dd0:	2309      	movs	r3, #9
 8010dd2:	e1ba      	b.n	801114a <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8010dd4:	79fb      	ldrb	r3, [r7, #7]
 8010dd6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010dda:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8010ddc:	79fa      	ldrb	r2, [r7, #7]
 8010dde:	f107 0110 	add.w	r1, r7, #16
 8010de2:	f107 0308 	add.w	r3, r7, #8
 8010de6:	4618      	mov	r0, r3
 8010de8:	f7ff fce6 	bl	80107b8 <find_volume>
 8010dec:	4603      	mov	r3, r0
 8010dee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8010df2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	f040 819e 	bne.w	8011138 <f_open+0x37c>
		dj.obj.fs = fs;
 8010dfc:	693b      	ldr	r3, [r7, #16]
 8010dfe:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8010e00:	68ba      	ldr	r2, [r7, #8]
 8010e02:	f107 0314 	add.w	r3, r7, #20
 8010e06:	4611      	mov	r1, r2
 8010e08:	4618      	mov	r0, r3
 8010e0a:	f7ff fba5 	bl	8010558 <follow_path>
 8010e0e:	4603      	mov	r3, r0
 8010e10:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010e14:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d11a      	bne.n	8010e52 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8010e1c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010e20:	b25b      	sxtb	r3, r3
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	da03      	bge.n	8010e2e <f_open+0x72>
				res = FR_INVALID_NAME;
 8010e26:	2306      	movs	r3, #6
 8010e28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010e2c:	e011      	b.n	8010e52 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010e2e:	79fb      	ldrb	r3, [r7, #7]
 8010e30:	f023 0301 	bic.w	r3, r3, #1
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	bf14      	ite	ne
 8010e38:	2301      	movne	r3, #1
 8010e3a:	2300      	moveq	r3, #0
 8010e3c:	b2db      	uxtb	r3, r3
 8010e3e:	461a      	mov	r2, r3
 8010e40:	f107 0314 	add.w	r3, r7, #20
 8010e44:	4611      	mov	r1, r2
 8010e46:	4618      	mov	r0, r3
 8010e48:	f7fe fa4c 	bl	800f2e4 <chk_lock>
 8010e4c:	4603      	mov	r3, r0
 8010e4e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010e52:	79fb      	ldrb	r3, [r7, #7]
 8010e54:	f003 031c 	and.w	r3, r3, #28
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d07e      	beq.n	8010f5a <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 8010e5c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d017      	beq.n	8010e94 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8010e64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010e68:	2b04      	cmp	r3, #4
 8010e6a:	d10e      	bne.n	8010e8a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8010e6c:	f7fe fa96 	bl	800f39c <enq_lock>
 8010e70:	4603      	mov	r3, r0
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d006      	beq.n	8010e84 <f_open+0xc8>
 8010e76:	f107 0314 	add.w	r3, r7, #20
 8010e7a:	4618      	mov	r0, r3
 8010e7c:	f7ff fa52 	bl	8010324 <dir_register>
 8010e80:	4603      	mov	r3, r0
 8010e82:	e000      	b.n	8010e86 <f_open+0xca>
 8010e84:	2312      	movs	r3, #18
 8010e86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8010e8a:	79fb      	ldrb	r3, [r7, #7]
 8010e8c:	f043 0308 	orr.w	r3, r3, #8
 8010e90:	71fb      	strb	r3, [r7, #7]
 8010e92:	e010      	b.n	8010eb6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010e94:	7ebb      	ldrb	r3, [r7, #26]
 8010e96:	f003 0311 	and.w	r3, r3, #17
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d003      	beq.n	8010ea6 <f_open+0xea>
					res = FR_DENIED;
 8010e9e:	2307      	movs	r3, #7
 8010ea0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010ea4:	e007      	b.n	8010eb6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8010ea6:	79fb      	ldrb	r3, [r7, #7]
 8010ea8:	f003 0304 	and.w	r3, r3, #4
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d002      	beq.n	8010eb6 <f_open+0xfa>
 8010eb0:	2308      	movs	r3, #8
 8010eb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8010eb6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d167      	bne.n	8010f8e <f_open+0x1d2>
 8010ebe:	79fb      	ldrb	r3, [r7, #7]
 8010ec0:	f003 0308 	and.w	r3, r3, #8
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d062      	beq.n	8010f8e <f_open+0x1d2>
				dw = GET_FATTIME();
 8010ec8:	4ba2      	ldr	r3, [pc, #648]	; (8011154 <f_open+0x398>)
 8010eca:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8010ecc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ece:	330e      	adds	r3, #14
 8010ed0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010ed2:	4618      	mov	r0, r3
 8010ed4:	f7fe f95c 	bl	800f190 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8010ed8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010eda:	3316      	adds	r3, #22
 8010edc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010ede:	4618      	mov	r0, r3
 8010ee0:	f7fe f956 	bl	800f190 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8010ee4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ee6:	330b      	adds	r3, #11
 8010ee8:	2220      	movs	r2, #32
 8010eea:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8010eec:	693b      	ldr	r3, [r7, #16]
 8010eee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010ef0:	4611      	mov	r1, r2
 8010ef2:	4618      	mov	r0, r3
 8010ef4:	f7ff f925 	bl	8010142 <ld_clust>
 8010ef8:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8010efa:	693b      	ldr	r3, [r7, #16]
 8010efc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8010efe:	2200      	movs	r2, #0
 8010f00:	4618      	mov	r0, r3
 8010f02:	f7ff f93d 	bl	8010180 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8010f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010f08:	331c      	adds	r3, #28
 8010f0a:	2100      	movs	r1, #0
 8010f0c:	4618      	mov	r0, r3
 8010f0e:	f7fe f93f 	bl	800f190 <st_dword>
					fs->wflag = 1;
 8010f12:	693b      	ldr	r3, [r7, #16]
 8010f14:	2201      	movs	r2, #1
 8010f16:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8010f18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d037      	beq.n	8010f8e <f_open+0x1d2>
						dw = fs->winsect;
 8010f1e:	693b      	ldr	r3, [r7, #16]
 8010f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f22:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8010f24:	f107 0314 	add.w	r3, r7, #20
 8010f28:	2200      	movs	r2, #0
 8010f2a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	f7fe fe2d 	bl	800fb8c <remove_chain>
 8010f32:	4603      	mov	r3, r0
 8010f34:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8010f38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d126      	bne.n	8010f8e <f_open+0x1d2>
							res = move_window(fs, dw);
 8010f40:	693b      	ldr	r3, [r7, #16]
 8010f42:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010f44:	4618      	mov	r0, r3
 8010f46:	f7fe fb7d 	bl	800f644 <move_window>
 8010f4a:	4603      	mov	r3, r0
 8010f4c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8010f50:	693b      	ldr	r3, [r7, #16]
 8010f52:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010f54:	3a01      	subs	r2, #1
 8010f56:	611a      	str	r2, [r3, #16]
 8010f58:	e019      	b.n	8010f8e <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8010f5a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d115      	bne.n	8010f8e <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8010f62:	7ebb      	ldrb	r3, [r7, #26]
 8010f64:	f003 0310 	and.w	r3, r3, #16
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d003      	beq.n	8010f74 <f_open+0x1b8>
					res = FR_NO_FILE;
 8010f6c:	2304      	movs	r3, #4
 8010f6e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010f72:	e00c      	b.n	8010f8e <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8010f74:	79fb      	ldrb	r3, [r7, #7]
 8010f76:	f003 0302 	and.w	r3, r3, #2
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d007      	beq.n	8010f8e <f_open+0x1d2>
 8010f7e:	7ebb      	ldrb	r3, [r7, #26]
 8010f80:	f003 0301 	and.w	r3, r3, #1
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d002      	beq.n	8010f8e <f_open+0x1d2>
						res = FR_DENIED;
 8010f88:	2307      	movs	r3, #7
 8010f8a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8010f8e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d128      	bne.n	8010fe8 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010f96:	79fb      	ldrb	r3, [r7, #7]
 8010f98:	f003 0308 	and.w	r3, r3, #8
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d003      	beq.n	8010fa8 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 8010fa0:	79fb      	ldrb	r3, [r7, #7]
 8010fa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010fa6:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8010fa8:	693b      	ldr	r3, [r7, #16]
 8010faa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010fac:	68fb      	ldr	r3, [r7, #12]
 8010fae:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8010fb0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010fb2:	68fb      	ldr	r3, [r7, #12]
 8010fb4:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010fb6:	79fb      	ldrb	r3, [r7, #7]
 8010fb8:	f023 0301 	bic.w	r3, r3, #1
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	bf14      	ite	ne
 8010fc0:	2301      	movne	r3, #1
 8010fc2:	2300      	moveq	r3, #0
 8010fc4:	b2db      	uxtb	r3, r3
 8010fc6:	461a      	mov	r2, r3
 8010fc8:	f107 0314 	add.w	r3, r7, #20
 8010fcc:	4611      	mov	r1, r2
 8010fce:	4618      	mov	r0, r3
 8010fd0:	f7fe fa06 	bl	800f3e0 <inc_lock>
 8010fd4:	4602      	mov	r2, r0
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	691b      	ldr	r3, [r3, #16]
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d102      	bne.n	8010fe8 <f_open+0x22c>
 8010fe2:	2302      	movs	r3, #2
 8010fe4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8010fe8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	f040 80a3 	bne.w	8011138 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8010ff2:	693b      	ldr	r3, [r7, #16]
 8010ff4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010ff6:	4611      	mov	r1, r2
 8010ff8:	4618      	mov	r0, r3
 8010ffa:	f7ff f8a2 	bl	8010142 <ld_clust>
 8010ffe:	4602      	mov	r2, r0
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8011004:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011006:	331c      	adds	r3, #28
 8011008:	4618      	mov	r0, r3
 801100a:	f7fe f883 	bl	800f114 <ld_dword>
 801100e:	4602      	mov	r2, r0
 8011010:	68fb      	ldr	r3, [r7, #12]
 8011012:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	2200      	movs	r2, #0
 8011018:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801101a:	693a      	ldr	r2, [r7, #16]
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8011020:	693b      	ldr	r3, [r7, #16]
 8011022:	88da      	ldrh	r2, [r3, #6]
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	79fa      	ldrb	r2, [r7, #7]
 801102c:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801102e:	68fb      	ldr	r3, [r7, #12]
 8011030:	2200      	movs	r2, #0
 8011032:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	2200      	movs	r2, #0
 8011038:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801103a:	68fb      	ldr	r3, [r7, #12]
 801103c:	2200      	movs	r2, #0
 801103e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	3330      	adds	r3, #48	; 0x30
 8011044:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8011048:	2100      	movs	r1, #0
 801104a:	4618      	mov	r0, r3
 801104c:	f7fe f8ed 	bl	800f22a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8011050:	79fb      	ldrb	r3, [r7, #7]
 8011052:	f003 0320 	and.w	r3, r3, #32
 8011056:	2b00      	cmp	r3, #0
 8011058:	d06e      	beq.n	8011138 <f_open+0x37c>
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	68db      	ldr	r3, [r3, #12]
 801105e:	2b00      	cmp	r3, #0
 8011060:	d06a      	beq.n	8011138 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8011062:	68fb      	ldr	r3, [r7, #12]
 8011064:	68da      	ldr	r2, [r3, #12]
 8011066:	68fb      	ldr	r3, [r7, #12]
 8011068:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801106a:	693b      	ldr	r3, [r7, #16]
 801106c:	895b      	ldrh	r3, [r3, #10]
 801106e:	461a      	mov	r2, r3
 8011070:	693b      	ldr	r3, [r7, #16]
 8011072:	899b      	ldrh	r3, [r3, #12]
 8011074:	fb03 f302 	mul.w	r3, r3, r2
 8011078:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801107a:	68fb      	ldr	r3, [r7, #12]
 801107c:	689b      	ldr	r3, [r3, #8]
 801107e:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011080:	68fb      	ldr	r3, [r7, #12]
 8011082:	68db      	ldr	r3, [r3, #12]
 8011084:	657b      	str	r3, [r7, #84]	; 0x54
 8011086:	e016      	b.n	80110b6 <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801108c:	4618      	mov	r0, r3
 801108e:	f7fe fb96 	bl	800f7be <get_fat>
 8011092:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8011094:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011096:	2b01      	cmp	r3, #1
 8011098:	d802      	bhi.n	80110a0 <f_open+0x2e4>
 801109a:	2302      	movs	r3, #2
 801109c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80110a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80110a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110a6:	d102      	bne.n	80110ae <f_open+0x2f2>
 80110a8:	2301      	movs	r3, #1
 80110aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80110ae:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80110b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80110b2:	1ad3      	subs	r3, r2, r3
 80110b4:	657b      	str	r3, [r7, #84]	; 0x54
 80110b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d103      	bne.n	80110c6 <f_open+0x30a>
 80110be:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80110c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80110c2:	429a      	cmp	r2, r3
 80110c4:	d8e0      	bhi.n	8011088 <f_open+0x2cc>
				}
				fp->clust = clst;
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80110ca:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80110cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d131      	bne.n	8011138 <f_open+0x37c>
 80110d4:	693b      	ldr	r3, [r7, #16]
 80110d6:	899b      	ldrh	r3, [r3, #12]
 80110d8:	461a      	mov	r2, r3
 80110da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80110dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80110e0:	fb02 f201 	mul.w	r2, r2, r1
 80110e4:	1a9b      	subs	r3, r3, r2
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	d026      	beq.n	8011138 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80110ea:	693b      	ldr	r3, [r7, #16]
 80110ec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80110ee:	4618      	mov	r0, r3
 80110f0:	f7fe fb46 	bl	800f780 <clust2sect>
 80110f4:	6478      	str	r0, [r7, #68]	; 0x44
 80110f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d103      	bne.n	8011104 <f_open+0x348>
						res = FR_INT_ERR;
 80110fc:	2302      	movs	r3, #2
 80110fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011102:	e019      	b.n	8011138 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8011104:	693b      	ldr	r3, [r7, #16]
 8011106:	899b      	ldrh	r3, [r3, #12]
 8011108:	461a      	mov	r2, r3
 801110a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801110c:	fbb3 f2f2 	udiv	r2, r3, r2
 8011110:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011112:	441a      	add	r2, r3
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8011118:	693b      	ldr	r3, [r7, #16]
 801111a:	7858      	ldrb	r0, [r3, #1]
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011122:	68fb      	ldr	r3, [r7, #12]
 8011124:	6a1a      	ldr	r2, [r3, #32]
 8011126:	2301      	movs	r3, #1
 8011128:	f7fd ff7e 	bl	800f028 <disk_read>
 801112c:	4603      	mov	r3, r0
 801112e:	2b00      	cmp	r3, #0
 8011130:	d002      	beq.n	8011138 <f_open+0x37c>
 8011132:	2301      	movs	r3, #1
 8011134:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8011138:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801113c:	2b00      	cmp	r3, #0
 801113e:	d002      	beq.n	8011146 <f_open+0x38a>
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	2200      	movs	r2, #0
 8011144:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8011146:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 801114a:	4618      	mov	r0, r3
 801114c:	3760      	adds	r7, #96	; 0x60
 801114e:	46bd      	mov	sp, r7
 8011150:	bd80      	pop	{r7, pc}
 8011152:	bf00      	nop
 8011154:	274a0000 	.word	0x274a0000

08011158 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8011158:	b580      	push	{r7, lr}
 801115a:	b08e      	sub	sp, #56	; 0x38
 801115c:	af00      	add	r7, sp, #0
 801115e:	60f8      	str	r0, [r7, #12]
 8011160:	60b9      	str	r1, [r7, #8]
 8011162:	607a      	str	r2, [r7, #4]
 8011164:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8011166:	68bb      	ldr	r3, [r7, #8]
 8011168:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801116a:	683b      	ldr	r3, [r7, #0]
 801116c:	2200      	movs	r2, #0
 801116e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	f107 0214 	add.w	r2, r7, #20
 8011176:	4611      	mov	r1, r2
 8011178:	4618      	mov	r0, r3
 801117a:	f7ff fda3 	bl	8010cc4 <validate>
 801117e:	4603      	mov	r3, r0
 8011180:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8011184:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011188:	2b00      	cmp	r3, #0
 801118a:	d107      	bne.n	801119c <f_read+0x44>
 801118c:	68fb      	ldr	r3, [r7, #12]
 801118e:	7d5b      	ldrb	r3, [r3, #21]
 8011190:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8011194:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011198:	2b00      	cmp	r3, #0
 801119a:	d002      	beq.n	80111a2 <f_read+0x4a>
 801119c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80111a0:	e135      	b.n	801140e <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80111a2:	68fb      	ldr	r3, [r7, #12]
 80111a4:	7d1b      	ldrb	r3, [r3, #20]
 80111a6:	f003 0301 	and.w	r3, r3, #1
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d101      	bne.n	80111b2 <f_read+0x5a>
 80111ae:	2307      	movs	r3, #7
 80111b0:	e12d      	b.n	801140e <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 80111b2:	68fb      	ldr	r3, [r7, #12]
 80111b4:	68da      	ldr	r2, [r3, #12]
 80111b6:	68fb      	ldr	r3, [r7, #12]
 80111b8:	699b      	ldr	r3, [r3, #24]
 80111ba:	1ad3      	subs	r3, r2, r3
 80111bc:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80111be:	687a      	ldr	r2, [r7, #4]
 80111c0:	6a3b      	ldr	r3, [r7, #32]
 80111c2:	429a      	cmp	r2, r3
 80111c4:	f240 811e 	bls.w	8011404 <f_read+0x2ac>
 80111c8:	6a3b      	ldr	r3, [r7, #32]
 80111ca:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80111cc:	e11a      	b.n	8011404 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80111ce:	68fb      	ldr	r3, [r7, #12]
 80111d0:	699b      	ldr	r3, [r3, #24]
 80111d2:	697a      	ldr	r2, [r7, #20]
 80111d4:	8992      	ldrh	r2, [r2, #12]
 80111d6:	fbb3 f1f2 	udiv	r1, r3, r2
 80111da:	fb02 f201 	mul.w	r2, r2, r1
 80111de:	1a9b      	subs	r3, r3, r2
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	f040 80d5 	bne.w	8011390 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	699b      	ldr	r3, [r3, #24]
 80111ea:	697a      	ldr	r2, [r7, #20]
 80111ec:	8992      	ldrh	r2, [r2, #12]
 80111ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80111f2:	697a      	ldr	r2, [r7, #20]
 80111f4:	8952      	ldrh	r2, [r2, #10]
 80111f6:	3a01      	subs	r2, #1
 80111f8:	4013      	ands	r3, r2
 80111fa:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80111fc:	69fb      	ldr	r3, [r7, #28]
 80111fe:	2b00      	cmp	r3, #0
 8011200:	d12f      	bne.n	8011262 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8011202:	68fb      	ldr	r3, [r7, #12]
 8011204:	699b      	ldr	r3, [r3, #24]
 8011206:	2b00      	cmp	r3, #0
 8011208:	d103      	bne.n	8011212 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	689b      	ldr	r3, [r3, #8]
 801120e:	633b      	str	r3, [r7, #48]	; 0x30
 8011210:	e013      	b.n	801123a <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8011212:	68fb      	ldr	r3, [r7, #12]
 8011214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011216:	2b00      	cmp	r3, #0
 8011218:	d007      	beq.n	801122a <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	699b      	ldr	r3, [r3, #24]
 801121e:	4619      	mov	r1, r3
 8011220:	68f8      	ldr	r0, [r7, #12]
 8011222:	f7fe fdb0 	bl	800fd86 <clmt_clust>
 8011226:	6338      	str	r0, [r7, #48]	; 0x30
 8011228:	e007      	b.n	801123a <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801122a:	68fa      	ldr	r2, [r7, #12]
 801122c:	68fb      	ldr	r3, [r7, #12]
 801122e:	69db      	ldr	r3, [r3, #28]
 8011230:	4619      	mov	r1, r3
 8011232:	4610      	mov	r0, r2
 8011234:	f7fe fac3 	bl	800f7be <get_fat>
 8011238:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801123a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801123c:	2b01      	cmp	r3, #1
 801123e:	d804      	bhi.n	801124a <f_read+0xf2>
 8011240:	68fb      	ldr	r3, [r7, #12]
 8011242:	2202      	movs	r2, #2
 8011244:	755a      	strb	r2, [r3, #21]
 8011246:	2302      	movs	r3, #2
 8011248:	e0e1      	b.n	801140e <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801124a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801124c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011250:	d104      	bne.n	801125c <f_read+0x104>
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	2201      	movs	r2, #1
 8011256:	755a      	strb	r2, [r3, #21]
 8011258:	2301      	movs	r3, #1
 801125a:	e0d8      	b.n	801140e <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011260:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8011262:	697a      	ldr	r2, [r7, #20]
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	69db      	ldr	r3, [r3, #28]
 8011268:	4619      	mov	r1, r3
 801126a:	4610      	mov	r0, r2
 801126c:	f7fe fa88 	bl	800f780 <clust2sect>
 8011270:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8011272:	69bb      	ldr	r3, [r7, #24]
 8011274:	2b00      	cmp	r3, #0
 8011276:	d104      	bne.n	8011282 <f_read+0x12a>
 8011278:	68fb      	ldr	r3, [r7, #12]
 801127a:	2202      	movs	r2, #2
 801127c:	755a      	strb	r2, [r3, #21]
 801127e:	2302      	movs	r3, #2
 8011280:	e0c5      	b.n	801140e <f_read+0x2b6>
			sect += csect;
 8011282:	69ba      	ldr	r2, [r7, #24]
 8011284:	69fb      	ldr	r3, [r7, #28]
 8011286:	4413      	add	r3, r2
 8011288:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801128a:	697b      	ldr	r3, [r7, #20]
 801128c:	899b      	ldrh	r3, [r3, #12]
 801128e:	461a      	mov	r2, r3
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	fbb3 f3f2 	udiv	r3, r3, r2
 8011296:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8011298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801129a:	2b00      	cmp	r3, #0
 801129c:	d041      	beq.n	8011322 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801129e:	69fa      	ldr	r2, [r7, #28]
 80112a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112a2:	4413      	add	r3, r2
 80112a4:	697a      	ldr	r2, [r7, #20]
 80112a6:	8952      	ldrh	r2, [r2, #10]
 80112a8:	4293      	cmp	r3, r2
 80112aa:	d905      	bls.n	80112b8 <f_read+0x160>
					cc = fs->csize - csect;
 80112ac:	697b      	ldr	r3, [r7, #20]
 80112ae:	895b      	ldrh	r3, [r3, #10]
 80112b0:	461a      	mov	r2, r3
 80112b2:	69fb      	ldr	r3, [r7, #28]
 80112b4:	1ad3      	subs	r3, r2, r3
 80112b6:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80112b8:	697b      	ldr	r3, [r7, #20]
 80112ba:	7858      	ldrb	r0, [r3, #1]
 80112bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112be:	69ba      	ldr	r2, [r7, #24]
 80112c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80112c2:	f7fd feb1 	bl	800f028 <disk_read>
 80112c6:	4603      	mov	r3, r0
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d004      	beq.n	80112d6 <f_read+0x17e>
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	2201      	movs	r2, #1
 80112d0:	755a      	strb	r2, [r3, #21]
 80112d2:	2301      	movs	r3, #1
 80112d4:	e09b      	b.n	801140e <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80112d6:	68fb      	ldr	r3, [r7, #12]
 80112d8:	7d1b      	ldrb	r3, [r3, #20]
 80112da:	b25b      	sxtb	r3, r3
 80112dc:	2b00      	cmp	r3, #0
 80112de:	da18      	bge.n	8011312 <f_read+0x1ba>
 80112e0:	68fb      	ldr	r3, [r7, #12]
 80112e2:	6a1a      	ldr	r2, [r3, #32]
 80112e4:	69bb      	ldr	r3, [r7, #24]
 80112e6:	1ad3      	subs	r3, r2, r3
 80112e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80112ea:	429a      	cmp	r2, r3
 80112ec:	d911      	bls.n	8011312 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	6a1a      	ldr	r2, [r3, #32]
 80112f2:	69bb      	ldr	r3, [r7, #24]
 80112f4:	1ad3      	subs	r3, r2, r3
 80112f6:	697a      	ldr	r2, [r7, #20]
 80112f8:	8992      	ldrh	r2, [r2, #12]
 80112fa:	fb02 f303 	mul.w	r3, r2, r3
 80112fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011300:	18d0      	adds	r0, r2, r3
 8011302:	68fb      	ldr	r3, [r7, #12]
 8011304:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011308:	697b      	ldr	r3, [r7, #20]
 801130a:	899b      	ldrh	r3, [r3, #12]
 801130c:	461a      	mov	r2, r3
 801130e:	f7fd ff6b 	bl	800f1e8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8011312:	697b      	ldr	r3, [r7, #20]
 8011314:	899b      	ldrh	r3, [r3, #12]
 8011316:	461a      	mov	r2, r3
 8011318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801131a:	fb02 f303 	mul.w	r3, r2, r3
 801131e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8011320:	e05c      	b.n	80113dc <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8011322:	68fb      	ldr	r3, [r7, #12]
 8011324:	6a1b      	ldr	r3, [r3, #32]
 8011326:	69ba      	ldr	r2, [r7, #24]
 8011328:	429a      	cmp	r2, r3
 801132a:	d02e      	beq.n	801138a <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801132c:	68fb      	ldr	r3, [r7, #12]
 801132e:	7d1b      	ldrb	r3, [r3, #20]
 8011330:	b25b      	sxtb	r3, r3
 8011332:	2b00      	cmp	r3, #0
 8011334:	da18      	bge.n	8011368 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011336:	697b      	ldr	r3, [r7, #20]
 8011338:	7858      	ldrb	r0, [r3, #1]
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	6a1a      	ldr	r2, [r3, #32]
 8011344:	2301      	movs	r3, #1
 8011346:	f7fd fe8f 	bl	800f068 <disk_write>
 801134a:	4603      	mov	r3, r0
 801134c:	2b00      	cmp	r3, #0
 801134e:	d004      	beq.n	801135a <f_read+0x202>
 8011350:	68fb      	ldr	r3, [r7, #12]
 8011352:	2201      	movs	r2, #1
 8011354:	755a      	strb	r2, [r3, #21]
 8011356:	2301      	movs	r3, #1
 8011358:	e059      	b.n	801140e <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	7d1b      	ldrb	r3, [r3, #20]
 801135e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011362:	b2da      	uxtb	r2, r3
 8011364:	68fb      	ldr	r3, [r7, #12]
 8011366:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011368:	697b      	ldr	r3, [r7, #20]
 801136a:	7858      	ldrb	r0, [r3, #1]
 801136c:	68fb      	ldr	r3, [r7, #12]
 801136e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011372:	2301      	movs	r3, #1
 8011374:	69ba      	ldr	r2, [r7, #24]
 8011376:	f7fd fe57 	bl	800f028 <disk_read>
 801137a:	4603      	mov	r3, r0
 801137c:	2b00      	cmp	r3, #0
 801137e:	d004      	beq.n	801138a <f_read+0x232>
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	2201      	movs	r2, #1
 8011384:	755a      	strb	r2, [r3, #21]
 8011386:	2301      	movs	r3, #1
 8011388:	e041      	b.n	801140e <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 801138a:	68fb      	ldr	r3, [r7, #12]
 801138c:	69ba      	ldr	r2, [r7, #24]
 801138e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011390:	697b      	ldr	r3, [r7, #20]
 8011392:	899b      	ldrh	r3, [r3, #12]
 8011394:	4618      	mov	r0, r3
 8011396:	68fb      	ldr	r3, [r7, #12]
 8011398:	699b      	ldr	r3, [r3, #24]
 801139a:	697a      	ldr	r2, [r7, #20]
 801139c:	8992      	ldrh	r2, [r2, #12]
 801139e:	fbb3 f1f2 	udiv	r1, r3, r2
 80113a2:	fb02 f201 	mul.w	r2, r2, r1
 80113a6:	1a9b      	subs	r3, r3, r2
 80113a8:	1ac3      	subs	r3, r0, r3
 80113aa:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80113ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	429a      	cmp	r2, r3
 80113b2:	d901      	bls.n	80113b8 <f_read+0x260>
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	699b      	ldr	r3, [r3, #24]
 80113c2:	697a      	ldr	r2, [r7, #20]
 80113c4:	8992      	ldrh	r2, [r2, #12]
 80113c6:	fbb3 f0f2 	udiv	r0, r3, r2
 80113ca:	fb02 f200 	mul.w	r2, r2, r0
 80113ce:	1a9b      	subs	r3, r3, r2
 80113d0:	440b      	add	r3, r1
 80113d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80113d4:	4619      	mov	r1, r3
 80113d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80113d8:	f7fd ff06 	bl	800f1e8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80113dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80113de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113e0:	4413      	add	r3, r2
 80113e2:	627b      	str	r3, [r7, #36]	; 0x24
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	699a      	ldr	r2, [r3, #24]
 80113e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113ea:	441a      	add	r2, r3
 80113ec:	68fb      	ldr	r3, [r7, #12]
 80113ee:	619a      	str	r2, [r3, #24]
 80113f0:	683b      	ldr	r3, [r7, #0]
 80113f2:	681a      	ldr	r2, [r3, #0]
 80113f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113f6:	441a      	add	r2, r3
 80113f8:	683b      	ldr	r3, [r7, #0]
 80113fa:	601a      	str	r2, [r3, #0]
 80113fc:	687a      	ldr	r2, [r7, #4]
 80113fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011400:	1ad3      	subs	r3, r2, r3
 8011402:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	2b00      	cmp	r3, #0
 8011408:	f47f aee1 	bne.w	80111ce <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 801140c:	2300      	movs	r3, #0
}
 801140e:	4618      	mov	r0, r3
 8011410:	3738      	adds	r7, #56	; 0x38
 8011412:	46bd      	mov	sp, r7
 8011414:	bd80      	pop	{r7, pc}

08011416 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8011416:	b580      	push	{r7, lr}
 8011418:	b08c      	sub	sp, #48	; 0x30
 801141a:	af00      	add	r7, sp, #0
 801141c:	60f8      	str	r0, [r7, #12]
 801141e:	60b9      	str	r1, [r7, #8]
 8011420:	607a      	str	r2, [r7, #4]
 8011422:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8011424:	68bb      	ldr	r3, [r7, #8]
 8011426:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8011428:	683b      	ldr	r3, [r7, #0]
 801142a:	2200      	movs	r2, #0
 801142c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801142e:	68fb      	ldr	r3, [r7, #12]
 8011430:	f107 0210 	add.w	r2, r7, #16
 8011434:	4611      	mov	r1, r2
 8011436:	4618      	mov	r0, r3
 8011438:	f7ff fc44 	bl	8010cc4 <validate>
 801143c:	4603      	mov	r3, r0
 801143e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8011442:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011446:	2b00      	cmp	r3, #0
 8011448:	d107      	bne.n	801145a <f_write+0x44>
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	7d5b      	ldrb	r3, [r3, #21]
 801144e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8011452:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011456:	2b00      	cmp	r3, #0
 8011458:	d002      	beq.n	8011460 <f_write+0x4a>
 801145a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801145e:	e16a      	b.n	8011736 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8011460:	68fb      	ldr	r3, [r7, #12]
 8011462:	7d1b      	ldrb	r3, [r3, #20]
 8011464:	f003 0302 	and.w	r3, r3, #2
 8011468:	2b00      	cmp	r3, #0
 801146a:	d101      	bne.n	8011470 <f_write+0x5a>
 801146c:	2307      	movs	r3, #7
 801146e:	e162      	b.n	8011736 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8011470:	68fb      	ldr	r3, [r7, #12]
 8011472:	699a      	ldr	r2, [r3, #24]
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	441a      	add	r2, r3
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	699b      	ldr	r3, [r3, #24]
 801147c:	429a      	cmp	r2, r3
 801147e:	f080 814c 	bcs.w	801171a <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	699b      	ldr	r3, [r3, #24]
 8011486:	43db      	mvns	r3, r3
 8011488:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801148a:	e146      	b.n	801171a <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801148c:	68fb      	ldr	r3, [r7, #12]
 801148e:	699b      	ldr	r3, [r3, #24]
 8011490:	693a      	ldr	r2, [r7, #16]
 8011492:	8992      	ldrh	r2, [r2, #12]
 8011494:	fbb3 f1f2 	udiv	r1, r3, r2
 8011498:	fb02 f201 	mul.w	r2, r2, r1
 801149c:	1a9b      	subs	r3, r3, r2
 801149e:	2b00      	cmp	r3, #0
 80114a0:	f040 80f1 	bne.w	8011686 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	699b      	ldr	r3, [r3, #24]
 80114a8:	693a      	ldr	r2, [r7, #16]
 80114aa:	8992      	ldrh	r2, [r2, #12]
 80114ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80114b0:	693a      	ldr	r2, [r7, #16]
 80114b2:	8952      	ldrh	r2, [r2, #10]
 80114b4:	3a01      	subs	r2, #1
 80114b6:	4013      	ands	r3, r2
 80114b8:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80114ba:	69bb      	ldr	r3, [r7, #24]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d143      	bne.n	8011548 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	699b      	ldr	r3, [r3, #24]
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d10c      	bne.n	80114e2 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	689b      	ldr	r3, [r3, #8]
 80114cc:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80114ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	d11a      	bne.n	801150a <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	2100      	movs	r1, #0
 80114d8:	4618      	mov	r0, r3
 80114da:	f7fe fbbc 	bl	800fc56 <create_chain>
 80114de:	62b8      	str	r0, [r7, #40]	; 0x28
 80114e0:	e013      	b.n	801150a <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d007      	beq.n	80114fa <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80114ea:	68fb      	ldr	r3, [r7, #12]
 80114ec:	699b      	ldr	r3, [r3, #24]
 80114ee:	4619      	mov	r1, r3
 80114f0:	68f8      	ldr	r0, [r7, #12]
 80114f2:	f7fe fc48 	bl	800fd86 <clmt_clust>
 80114f6:	62b8      	str	r0, [r7, #40]	; 0x28
 80114f8:	e007      	b.n	801150a <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80114fa:	68fa      	ldr	r2, [r7, #12]
 80114fc:	68fb      	ldr	r3, [r7, #12]
 80114fe:	69db      	ldr	r3, [r3, #28]
 8011500:	4619      	mov	r1, r3
 8011502:	4610      	mov	r0, r2
 8011504:	f7fe fba7 	bl	800fc56 <create_chain>
 8011508:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801150a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801150c:	2b00      	cmp	r3, #0
 801150e:	f000 8109 	beq.w	8011724 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011514:	2b01      	cmp	r3, #1
 8011516:	d104      	bne.n	8011522 <f_write+0x10c>
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	2202      	movs	r2, #2
 801151c:	755a      	strb	r2, [r3, #21]
 801151e:	2302      	movs	r3, #2
 8011520:	e109      	b.n	8011736 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011528:	d104      	bne.n	8011534 <f_write+0x11e>
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	2201      	movs	r2, #1
 801152e:	755a      	strb	r2, [r3, #21]
 8011530:	2301      	movs	r3, #1
 8011532:	e100      	b.n	8011736 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8011534:	68fb      	ldr	r3, [r7, #12]
 8011536:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011538:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	689b      	ldr	r3, [r3, #8]
 801153e:	2b00      	cmp	r3, #0
 8011540:	d102      	bne.n	8011548 <f_write+0x132>
 8011542:	68fb      	ldr	r3, [r7, #12]
 8011544:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011546:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	7d1b      	ldrb	r3, [r3, #20]
 801154c:	b25b      	sxtb	r3, r3
 801154e:	2b00      	cmp	r3, #0
 8011550:	da18      	bge.n	8011584 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011552:	693b      	ldr	r3, [r7, #16]
 8011554:	7858      	ldrb	r0, [r3, #1]
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801155c:	68fb      	ldr	r3, [r7, #12]
 801155e:	6a1a      	ldr	r2, [r3, #32]
 8011560:	2301      	movs	r3, #1
 8011562:	f7fd fd81 	bl	800f068 <disk_write>
 8011566:	4603      	mov	r3, r0
 8011568:	2b00      	cmp	r3, #0
 801156a:	d004      	beq.n	8011576 <f_write+0x160>
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	2201      	movs	r2, #1
 8011570:	755a      	strb	r2, [r3, #21]
 8011572:	2301      	movs	r3, #1
 8011574:	e0df      	b.n	8011736 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	7d1b      	ldrb	r3, [r3, #20]
 801157a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801157e:	b2da      	uxtb	r2, r3
 8011580:	68fb      	ldr	r3, [r7, #12]
 8011582:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8011584:	693a      	ldr	r2, [r7, #16]
 8011586:	68fb      	ldr	r3, [r7, #12]
 8011588:	69db      	ldr	r3, [r3, #28]
 801158a:	4619      	mov	r1, r3
 801158c:	4610      	mov	r0, r2
 801158e:	f7fe f8f7 	bl	800f780 <clust2sect>
 8011592:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8011594:	697b      	ldr	r3, [r7, #20]
 8011596:	2b00      	cmp	r3, #0
 8011598:	d104      	bne.n	80115a4 <f_write+0x18e>
 801159a:	68fb      	ldr	r3, [r7, #12]
 801159c:	2202      	movs	r2, #2
 801159e:	755a      	strb	r2, [r3, #21]
 80115a0:	2302      	movs	r3, #2
 80115a2:	e0c8      	b.n	8011736 <f_write+0x320>
			sect += csect;
 80115a4:	697a      	ldr	r2, [r7, #20]
 80115a6:	69bb      	ldr	r3, [r7, #24]
 80115a8:	4413      	add	r3, r2
 80115aa:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80115ac:	693b      	ldr	r3, [r7, #16]
 80115ae:	899b      	ldrh	r3, [r3, #12]
 80115b0:	461a      	mov	r2, r3
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80115b8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80115ba:	6a3b      	ldr	r3, [r7, #32]
 80115bc:	2b00      	cmp	r3, #0
 80115be:	d043      	beq.n	8011648 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80115c0:	69ba      	ldr	r2, [r7, #24]
 80115c2:	6a3b      	ldr	r3, [r7, #32]
 80115c4:	4413      	add	r3, r2
 80115c6:	693a      	ldr	r2, [r7, #16]
 80115c8:	8952      	ldrh	r2, [r2, #10]
 80115ca:	4293      	cmp	r3, r2
 80115cc:	d905      	bls.n	80115da <f_write+0x1c4>
					cc = fs->csize - csect;
 80115ce:	693b      	ldr	r3, [r7, #16]
 80115d0:	895b      	ldrh	r3, [r3, #10]
 80115d2:	461a      	mov	r2, r3
 80115d4:	69bb      	ldr	r3, [r7, #24]
 80115d6:	1ad3      	subs	r3, r2, r3
 80115d8:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80115da:	693b      	ldr	r3, [r7, #16]
 80115dc:	7858      	ldrb	r0, [r3, #1]
 80115de:	6a3b      	ldr	r3, [r7, #32]
 80115e0:	697a      	ldr	r2, [r7, #20]
 80115e2:	69f9      	ldr	r1, [r7, #28]
 80115e4:	f7fd fd40 	bl	800f068 <disk_write>
 80115e8:	4603      	mov	r3, r0
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d004      	beq.n	80115f8 <f_write+0x1e2>
 80115ee:	68fb      	ldr	r3, [r7, #12]
 80115f0:	2201      	movs	r2, #1
 80115f2:	755a      	strb	r2, [r3, #21]
 80115f4:	2301      	movs	r3, #1
 80115f6:	e09e      	b.n	8011736 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80115f8:	68fb      	ldr	r3, [r7, #12]
 80115fa:	6a1a      	ldr	r2, [r3, #32]
 80115fc:	697b      	ldr	r3, [r7, #20]
 80115fe:	1ad3      	subs	r3, r2, r3
 8011600:	6a3a      	ldr	r2, [r7, #32]
 8011602:	429a      	cmp	r2, r3
 8011604:	d918      	bls.n	8011638 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	f103 0030 	add.w	r0, r3, #48	; 0x30
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	6a1a      	ldr	r2, [r3, #32]
 8011610:	697b      	ldr	r3, [r7, #20]
 8011612:	1ad3      	subs	r3, r2, r3
 8011614:	693a      	ldr	r2, [r7, #16]
 8011616:	8992      	ldrh	r2, [r2, #12]
 8011618:	fb02 f303 	mul.w	r3, r2, r3
 801161c:	69fa      	ldr	r2, [r7, #28]
 801161e:	18d1      	adds	r1, r2, r3
 8011620:	693b      	ldr	r3, [r7, #16]
 8011622:	899b      	ldrh	r3, [r3, #12]
 8011624:	461a      	mov	r2, r3
 8011626:	f7fd fddf 	bl	800f1e8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	7d1b      	ldrb	r3, [r3, #20]
 801162e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011632:	b2da      	uxtb	r2, r3
 8011634:	68fb      	ldr	r3, [r7, #12]
 8011636:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8011638:	693b      	ldr	r3, [r7, #16]
 801163a:	899b      	ldrh	r3, [r3, #12]
 801163c:	461a      	mov	r2, r3
 801163e:	6a3b      	ldr	r3, [r7, #32]
 8011640:	fb02 f303 	mul.w	r3, r2, r3
 8011644:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8011646:	e04b      	b.n	80116e0 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011648:	68fb      	ldr	r3, [r7, #12]
 801164a:	6a1b      	ldr	r3, [r3, #32]
 801164c:	697a      	ldr	r2, [r7, #20]
 801164e:	429a      	cmp	r2, r3
 8011650:	d016      	beq.n	8011680 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	699a      	ldr	r2, [r3, #24]
 8011656:	68fb      	ldr	r3, [r7, #12]
 8011658:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801165a:	429a      	cmp	r2, r3
 801165c:	d210      	bcs.n	8011680 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801165e:	693b      	ldr	r3, [r7, #16]
 8011660:	7858      	ldrb	r0, [r3, #1]
 8011662:	68fb      	ldr	r3, [r7, #12]
 8011664:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011668:	2301      	movs	r3, #1
 801166a:	697a      	ldr	r2, [r7, #20]
 801166c:	f7fd fcdc 	bl	800f028 <disk_read>
 8011670:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8011672:	2b00      	cmp	r3, #0
 8011674:	d004      	beq.n	8011680 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	2201      	movs	r2, #1
 801167a:	755a      	strb	r2, [r3, #21]
 801167c:	2301      	movs	r3, #1
 801167e:	e05a      	b.n	8011736 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8011680:	68fb      	ldr	r3, [r7, #12]
 8011682:	697a      	ldr	r2, [r7, #20]
 8011684:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011686:	693b      	ldr	r3, [r7, #16]
 8011688:	899b      	ldrh	r3, [r3, #12]
 801168a:	4618      	mov	r0, r3
 801168c:	68fb      	ldr	r3, [r7, #12]
 801168e:	699b      	ldr	r3, [r3, #24]
 8011690:	693a      	ldr	r2, [r7, #16]
 8011692:	8992      	ldrh	r2, [r2, #12]
 8011694:	fbb3 f1f2 	udiv	r1, r3, r2
 8011698:	fb02 f201 	mul.w	r2, r2, r1
 801169c:	1a9b      	subs	r3, r3, r2
 801169e:	1ac3      	subs	r3, r0, r3
 80116a0:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80116a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	429a      	cmp	r2, r3
 80116a8:	d901      	bls.n	80116ae <f_write+0x298>
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80116ae:	68fb      	ldr	r3, [r7, #12]
 80116b0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80116b4:	68fb      	ldr	r3, [r7, #12]
 80116b6:	699b      	ldr	r3, [r3, #24]
 80116b8:	693a      	ldr	r2, [r7, #16]
 80116ba:	8992      	ldrh	r2, [r2, #12]
 80116bc:	fbb3 f0f2 	udiv	r0, r3, r2
 80116c0:	fb02 f200 	mul.w	r2, r2, r0
 80116c4:	1a9b      	subs	r3, r3, r2
 80116c6:	440b      	add	r3, r1
 80116c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80116ca:	69f9      	ldr	r1, [r7, #28]
 80116cc:	4618      	mov	r0, r3
 80116ce:	f7fd fd8b 	bl	800f1e8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80116d2:	68fb      	ldr	r3, [r7, #12]
 80116d4:	7d1b      	ldrb	r3, [r3, #20]
 80116d6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80116da:	b2da      	uxtb	r2, r3
 80116dc:	68fb      	ldr	r3, [r7, #12]
 80116de:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80116e0:	69fa      	ldr	r2, [r7, #28]
 80116e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116e4:	4413      	add	r3, r2
 80116e6:	61fb      	str	r3, [r7, #28]
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	699a      	ldr	r2, [r3, #24]
 80116ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116ee:	441a      	add	r2, r3
 80116f0:	68fb      	ldr	r3, [r7, #12]
 80116f2:	619a      	str	r2, [r3, #24]
 80116f4:	68fb      	ldr	r3, [r7, #12]
 80116f6:	68da      	ldr	r2, [r3, #12]
 80116f8:	68fb      	ldr	r3, [r7, #12]
 80116fa:	699b      	ldr	r3, [r3, #24]
 80116fc:	429a      	cmp	r2, r3
 80116fe:	bf38      	it	cc
 8011700:	461a      	movcc	r2, r3
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	60da      	str	r2, [r3, #12]
 8011706:	683b      	ldr	r3, [r7, #0]
 8011708:	681a      	ldr	r2, [r3, #0]
 801170a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801170c:	441a      	add	r2, r3
 801170e:	683b      	ldr	r3, [r7, #0]
 8011710:	601a      	str	r2, [r3, #0]
 8011712:	687a      	ldr	r2, [r7, #4]
 8011714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011716:	1ad3      	subs	r3, r2, r3
 8011718:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	2b00      	cmp	r3, #0
 801171e:	f47f aeb5 	bne.w	801148c <f_write+0x76>
 8011722:	e000      	b.n	8011726 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011724:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8011726:	68fb      	ldr	r3, [r7, #12]
 8011728:	7d1b      	ldrb	r3, [r3, #20]
 801172a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801172e:	b2da      	uxtb	r2, r3
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8011734:	2300      	movs	r3, #0
}
 8011736:	4618      	mov	r0, r3
 8011738:	3730      	adds	r7, #48	; 0x30
 801173a:	46bd      	mov	sp, r7
 801173c:	bd80      	pop	{r7, pc}
	...

08011740 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8011740:	b580      	push	{r7, lr}
 8011742:	b086      	sub	sp, #24
 8011744:	af00      	add	r7, sp, #0
 8011746:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	f107 0208 	add.w	r2, r7, #8
 801174e:	4611      	mov	r1, r2
 8011750:	4618      	mov	r0, r3
 8011752:	f7ff fab7 	bl	8010cc4 <validate>
 8011756:	4603      	mov	r3, r0
 8011758:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801175a:	7dfb      	ldrb	r3, [r7, #23]
 801175c:	2b00      	cmp	r3, #0
 801175e:	d167      	bne.n	8011830 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	7d1b      	ldrb	r3, [r3, #20]
 8011764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011768:	2b00      	cmp	r3, #0
 801176a:	d061      	beq.n	8011830 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	7d1b      	ldrb	r3, [r3, #20]
 8011770:	b25b      	sxtb	r3, r3
 8011772:	2b00      	cmp	r3, #0
 8011774:	da15      	bge.n	80117a2 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8011776:	68bb      	ldr	r3, [r7, #8]
 8011778:	7858      	ldrb	r0, [r3, #1]
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	6a1a      	ldr	r2, [r3, #32]
 8011784:	2301      	movs	r3, #1
 8011786:	f7fd fc6f 	bl	800f068 <disk_write>
 801178a:	4603      	mov	r3, r0
 801178c:	2b00      	cmp	r3, #0
 801178e:	d001      	beq.n	8011794 <f_sync+0x54>
 8011790:	2301      	movs	r3, #1
 8011792:	e04e      	b.n	8011832 <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	7d1b      	ldrb	r3, [r3, #20]
 8011798:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801179c:	b2da      	uxtb	r2, r3
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80117a2:	4b26      	ldr	r3, [pc, #152]	; (801183c <f_sync+0xfc>)
 80117a4:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80117a6:	68ba      	ldr	r2, [r7, #8]
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80117ac:	4619      	mov	r1, r3
 80117ae:	4610      	mov	r0, r2
 80117b0:	f7fd ff48 	bl	800f644 <move_window>
 80117b4:	4603      	mov	r3, r0
 80117b6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80117b8:	7dfb      	ldrb	r3, [r7, #23]
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d138      	bne.n	8011830 <f_sync+0xf0>
					dir = fp->dir_ptr;
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80117c2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	330b      	adds	r3, #11
 80117c8:	781a      	ldrb	r2, [r3, #0]
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	330b      	adds	r3, #11
 80117ce:	f042 0220 	orr.w	r2, r2, #32
 80117d2:	b2d2      	uxtb	r2, r2
 80117d4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	6818      	ldr	r0, [r3, #0]
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	689b      	ldr	r3, [r3, #8]
 80117de:	461a      	mov	r2, r3
 80117e0:	68f9      	ldr	r1, [r7, #12]
 80117e2:	f7fe fccd 	bl	8010180 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	f103 021c 	add.w	r2, r3, #28
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	68db      	ldr	r3, [r3, #12]
 80117f0:	4619      	mov	r1, r3
 80117f2:	4610      	mov	r0, r2
 80117f4:	f7fd fccc 	bl	800f190 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	3316      	adds	r3, #22
 80117fc:	6939      	ldr	r1, [r7, #16]
 80117fe:	4618      	mov	r0, r3
 8011800:	f7fd fcc6 	bl	800f190 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8011804:	68fb      	ldr	r3, [r7, #12]
 8011806:	3312      	adds	r3, #18
 8011808:	2100      	movs	r1, #0
 801180a:	4618      	mov	r0, r3
 801180c:	f7fd fca5 	bl	800f15a <st_word>
					fs->wflag = 1;
 8011810:	68bb      	ldr	r3, [r7, #8]
 8011812:	2201      	movs	r2, #1
 8011814:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8011816:	68bb      	ldr	r3, [r7, #8]
 8011818:	4618      	mov	r0, r3
 801181a:	f7fd ff41 	bl	800f6a0 <sync_fs>
 801181e:	4603      	mov	r3, r0
 8011820:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	7d1b      	ldrb	r3, [r3, #20]
 8011826:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801182a:	b2da      	uxtb	r2, r3
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8011830:	7dfb      	ldrb	r3, [r7, #23]
}
 8011832:	4618      	mov	r0, r3
 8011834:	3718      	adds	r7, #24
 8011836:	46bd      	mov	sp, r7
 8011838:	bd80      	pop	{r7, pc}
 801183a:	bf00      	nop
 801183c:	274a0000 	.word	0x274a0000

08011840 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8011840:	b580      	push	{r7, lr}
 8011842:	b084      	sub	sp, #16
 8011844:	af00      	add	r7, sp, #0
 8011846:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8011848:	6878      	ldr	r0, [r7, #4]
 801184a:	f7ff ff79 	bl	8011740 <f_sync>
 801184e:	4603      	mov	r3, r0
 8011850:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8011852:	7bfb      	ldrb	r3, [r7, #15]
 8011854:	2b00      	cmp	r3, #0
 8011856:	d118      	bne.n	801188a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	f107 0208 	add.w	r2, r7, #8
 801185e:	4611      	mov	r1, r2
 8011860:	4618      	mov	r0, r3
 8011862:	f7ff fa2f 	bl	8010cc4 <validate>
 8011866:	4603      	mov	r3, r0
 8011868:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801186a:	7bfb      	ldrb	r3, [r7, #15]
 801186c:	2b00      	cmp	r3, #0
 801186e:	d10c      	bne.n	801188a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	691b      	ldr	r3, [r3, #16]
 8011874:	4618      	mov	r0, r3
 8011876:	f7fd fe41 	bl	800f4fc <dec_lock>
 801187a:	4603      	mov	r3, r0
 801187c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801187e:	7bfb      	ldrb	r3, [r7, #15]
 8011880:	2b00      	cmp	r3, #0
 8011882:	d102      	bne.n	801188a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	2200      	movs	r2, #0
 8011888:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801188a:	7bfb      	ldrb	r3, [r7, #15]
}
 801188c:	4618      	mov	r0, r3
 801188e:	3710      	adds	r7, #16
 8011890:	46bd      	mov	sp, r7
 8011892:	bd80      	pop	{r7, pc}

08011894 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8011894:	b590      	push	{r4, r7, lr}
 8011896:	b091      	sub	sp, #68	; 0x44
 8011898:	af00      	add	r7, sp, #0
 801189a:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 801189c:	f107 0108 	add.w	r1, r7, #8
 80118a0:	1d3b      	adds	r3, r7, #4
 80118a2:	2200      	movs	r2, #0
 80118a4:	4618      	mov	r0, r3
 80118a6:	f7fe ff87 	bl	80107b8 <find_volume>
 80118aa:	4603      	mov	r3, r0
 80118ac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 80118b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	d131      	bne.n	801191c <f_chdir+0x88>
		dj.obj.fs = fs;
 80118b8:	68bb      	ldr	r3, [r7, #8]
 80118ba:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 80118bc:	687a      	ldr	r2, [r7, #4]
 80118be:	f107 030c 	add.w	r3, r7, #12
 80118c2:	4611      	mov	r1, r2
 80118c4:	4618      	mov	r0, r3
 80118c6:	f7fe fe47 	bl	8010558 <follow_path>
 80118ca:	4603      	mov	r3, r0
 80118cc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 80118d0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	d11a      	bne.n	801190e <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 80118d8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80118dc:	b25b      	sxtb	r3, r3
 80118de:	2b00      	cmp	r3, #0
 80118e0:	da03      	bge.n	80118ea <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 80118e2:	68bb      	ldr	r3, [r7, #8]
 80118e4:	697a      	ldr	r2, [r7, #20]
 80118e6:	619a      	str	r2, [r3, #24]
 80118e8:	e011      	b.n	801190e <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 80118ea:	7cbb      	ldrb	r3, [r7, #18]
 80118ec:	f003 0310 	and.w	r3, r3, #16
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d009      	beq.n	8011908 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 80118f4:	68bb      	ldr	r3, [r7, #8]
 80118f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80118f8:	68bc      	ldr	r4, [r7, #8]
 80118fa:	4611      	mov	r1, r2
 80118fc:	4618      	mov	r0, r3
 80118fe:	f7fe fc20 	bl	8010142 <ld_clust>
 8011902:	4603      	mov	r3, r0
 8011904:	61a3      	str	r3, [r4, #24]
 8011906:	e002      	b.n	801190e <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8011908:	2305      	movs	r3, #5
 801190a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 801190e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011912:	2b04      	cmp	r3, #4
 8011914:	d102      	bne.n	801191c <f_chdir+0x88>
 8011916:	2305      	movs	r3, #5
 8011918:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 801191c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8011920:	4618      	mov	r0, r3
 8011922:	3744      	adds	r7, #68	; 0x44
 8011924:	46bd      	mov	sp, r7
 8011926:	bd90      	pop	{r4, r7, pc}

08011928 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8011928:	b580      	push	{r7, lr}
 801192a:	b090      	sub	sp, #64	; 0x40
 801192c:	af00      	add	r7, sp, #0
 801192e:	6078      	str	r0, [r7, #4]
 8011930:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	f107 0208 	add.w	r2, r7, #8
 8011938:	4611      	mov	r1, r2
 801193a:	4618      	mov	r0, r3
 801193c:	f7ff f9c2 	bl	8010cc4 <validate>
 8011940:	4603      	mov	r3, r0
 8011942:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8011946:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801194a:	2b00      	cmp	r3, #0
 801194c:	d103      	bne.n	8011956 <f_lseek+0x2e>
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	7d5b      	ldrb	r3, [r3, #21]
 8011952:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8011956:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801195a:	2b00      	cmp	r3, #0
 801195c:	d002      	beq.n	8011964 <f_lseek+0x3c>
 801195e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011962:	e201      	b.n	8011d68 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011968:	2b00      	cmp	r3, #0
 801196a:	f000 80d9 	beq.w	8011b20 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801196e:	683b      	ldr	r3, [r7, #0]
 8011970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011974:	d15a      	bne.n	8011a2c <f_lseek+0x104>
			tbl = fp->cltbl;
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801197a:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801197c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801197e:	1d1a      	adds	r2, r3, #4
 8011980:	627a      	str	r2, [r7, #36]	; 0x24
 8011982:	681b      	ldr	r3, [r3, #0]
 8011984:	617b      	str	r3, [r7, #20]
 8011986:	2302      	movs	r3, #2
 8011988:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	689b      	ldr	r3, [r3, #8]
 801198e:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8011990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011992:	2b00      	cmp	r3, #0
 8011994:	d03a      	beq.n	8011a0c <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8011996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011998:	613b      	str	r3, [r7, #16]
 801199a:	2300      	movs	r3, #0
 801199c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801199e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80119a0:	3302      	adds	r3, #2
 80119a2:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 80119a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119a6:	60fb      	str	r3, [r7, #12]
 80119a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119aa:	3301      	adds	r3, #1
 80119ac:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80119b2:	4618      	mov	r0, r3
 80119b4:	f7fd ff03 	bl	800f7be <get_fat>
 80119b8:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80119ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119bc:	2b01      	cmp	r3, #1
 80119be:	d804      	bhi.n	80119ca <f_lseek+0xa2>
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	2202      	movs	r2, #2
 80119c4:	755a      	strb	r2, [r3, #21]
 80119c6:	2302      	movs	r3, #2
 80119c8:	e1ce      	b.n	8011d68 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80119ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119d0:	d104      	bne.n	80119dc <f_lseek+0xb4>
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	2201      	movs	r2, #1
 80119d6:	755a      	strb	r2, [r3, #21]
 80119d8:	2301      	movs	r3, #1
 80119da:	e1c5      	b.n	8011d68 <f_lseek+0x440>
					} while (cl == pcl + 1);
 80119dc:	68fb      	ldr	r3, [r7, #12]
 80119de:	3301      	adds	r3, #1
 80119e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80119e2:	429a      	cmp	r2, r3
 80119e4:	d0de      	beq.n	80119a4 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80119e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80119e8:	697b      	ldr	r3, [r7, #20]
 80119ea:	429a      	cmp	r2, r3
 80119ec:	d809      	bhi.n	8011a02 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80119ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119f0:	1d1a      	adds	r2, r3, #4
 80119f2:	627a      	str	r2, [r7, #36]	; 0x24
 80119f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80119f6:	601a      	str	r2, [r3, #0]
 80119f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119fa:	1d1a      	adds	r2, r3, #4
 80119fc:	627a      	str	r2, [r7, #36]	; 0x24
 80119fe:	693a      	ldr	r2, [r7, #16]
 8011a00:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8011a02:	68bb      	ldr	r3, [r7, #8]
 8011a04:	69db      	ldr	r3, [r3, #28]
 8011a06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011a08:	429a      	cmp	r2, r3
 8011a0a:	d3c4      	bcc.n	8011996 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011a12:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8011a14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011a16:	697b      	ldr	r3, [r7, #20]
 8011a18:	429a      	cmp	r2, r3
 8011a1a:	d803      	bhi.n	8011a24 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8011a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a1e:	2200      	movs	r2, #0
 8011a20:	601a      	str	r2, [r3, #0]
 8011a22:	e19f      	b.n	8011d64 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8011a24:	2311      	movs	r3, #17
 8011a26:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8011a2a:	e19b      	b.n	8011d64 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	68db      	ldr	r3, [r3, #12]
 8011a30:	683a      	ldr	r2, [r7, #0]
 8011a32:	429a      	cmp	r2, r3
 8011a34:	d902      	bls.n	8011a3c <f_lseek+0x114>
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	68db      	ldr	r3, [r3, #12]
 8011a3a:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	683a      	ldr	r2, [r7, #0]
 8011a40:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8011a42:	683b      	ldr	r3, [r7, #0]
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	f000 818d 	beq.w	8011d64 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8011a4a:	683b      	ldr	r3, [r7, #0]
 8011a4c:	3b01      	subs	r3, #1
 8011a4e:	4619      	mov	r1, r3
 8011a50:	6878      	ldr	r0, [r7, #4]
 8011a52:	f7fe f998 	bl	800fd86 <clmt_clust>
 8011a56:	4602      	mov	r2, r0
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8011a5c:	68ba      	ldr	r2, [r7, #8]
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	69db      	ldr	r3, [r3, #28]
 8011a62:	4619      	mov	r1, r3
 8011a64:	4610      	mov	r0, r2
 8011a66:	f7fd fe8b 	bl	800f780 <clust2sect>
 8011a6a:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8011a6c:	69bb      	ldr	r3, [r7, #24]
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d104      	bne.n	8011a7c <f_lseek+0x154>
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	2202      	movs	r2, #2
 8011a76:	755a      	strb	r2, [r3, #21]
 8011a78:	2302      	movs	r3, #2
 8011a7a:	e175      	b.n	8011d68 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8011a7c:	683b      	ldr	r3, [r7, #0]
 8011a7e:	3b01      	subs	r3, #1
 8011a80:	68ba      	ldr	r2, [r7, #8]
 8011a82:	8992      	ldrh	r2, [r2, #12]
 8011a84:	fbb3 f3f2 	udiv	r3, r3, r2
 8011a88:	68ba      	ldr	r2, [r7, #8]
 8011a8a:	8952      	ldrh	r2, [r2, #10]
 8011a8c:	3a01      	subs	r2, #1
 8011a8e:	4013      	ands	r3, r2
 8011a90:	69ba      	ldr	r2, [r7, #24]
 8011a92:	4413      	add	r3, r2
 8011a94:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	699b      	ldr	r3, [r3, #24]
 8011a9a:	68ba      	ldr	r2, [r7, #8]
 8011a9c:	8992      	ldrh	r2, [r2, #12]
 8011a9e:	fbb3 f1f2 	udiv	r1, r3, r2
 8011aa2:	fb02 f201 	mul.w	r2, r2, r1
 8011aa6:	1a9b      	subs	r3, r3, r2
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	f000 815b 	beq.w	8011d64 <f_lseek+0x43c>
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	6a1b      	ldr	r3, [r3, #32]
 8011ab2:	69ba      	ldr	r2, [r7, #24]
 8011ab4:	429a      	cmp	r2, r3
 8011ab6:	f000 8155 	beq.w	8011d64 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	7d1b      	ldrb	r3, [r3, #20]
 8011abe:	b25b      	sxtb	r3, r3
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	da18      	bge.n	8011af6 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011ac4:	68bb      	ldr	r3, [r7, #8]
 8011ac6:	7858      	ldrb	r0, [r3, #1]
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	6a1a      	ldr	r2, [r3, #32]
 8011ad2:	2301      	movs	r3, #1
 8011ad4:	f7fd fac8 	bl	800f068 <disk_write>
 8011ad8:	4603      	mov	r3, r0
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d004      	beq.n	8011ae8 <f_lseek+0x1c0>
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	2201      	movs	r2, #1
 8011ae2:	755a      	strb	r2, [r3, #21]
 8011ae4:	2301      	movs	r3, #1
 8011ae6:	e13f      	b.n	8011d68 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	7d1b      	ldrb	r3, [r3, #20]
 8011aec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011af0:	b2da      	uxtb	r2, r3
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011af6:	68bb      	ldr	r3, [r7, #8]
 8011af8:	7858      	ldrb	r0, [r3, #1]
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011b00:	2301      	movs	r3, #1
 8011b02:	69ba      	ldr	r2, [r7, #24]
 8011b04:	f7fd fa90 	bl	800f028 <disk_read>
 8011b08:	4603      	mov	r3, r0
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	d004      	beq.n	8011b18 <f_lseek+0x1f0>
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	2201      	movs	r2, #1
 8011b12:	755a      	strb	r2, [r3, #21]
 8011b14:	2301      	movs	r3, #1
 8011b16:	e127      	b.n	8011d68 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	69ba      	ldr	r2, [r7, #24]
 8011b1c:	621a      	str	r2, [r3, #32]
 8011b1e:	e121      	b.n	8011d64 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	68db      	ldr	r3, [r3, #12]
 8011b24:	683a      	ldr	r2, [r7, #0]
 8011b26:	429a      	cmp	r2, r3
 8011b28:	d908      	bls.n	8011b3c <f_lseek+0x214>
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	7d1b      	ldrb	r3, [r3, #20]
 8011b2e:	f003 0302 	and.w	r3, r3, #2
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d102      	bne.n	8011b3c <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	68db      	ldr	r3, [r3, #12]
 8011b3a:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	699b      	ldr	r3, [r3, #24]
 8011b40:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8011b42:	2300      	movs	r3, #0
 8011b44:	637b      	str	r3, [r7, #52]	; 0x34
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011b4a:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8011b4c:	683b      	ldr	r3, [r7, #0]
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	f000 80b5 	beq.w	8011cbe <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8011b54:	68bb      	ldr	r3, [r7, #8]
 8011b56:	895b      	ldrh	r3, [r3, #10]
 8011b58:	461a      	mov	r2, r3
 8011b5a:	68bb      	ldr	r3, [r7, #8]
 8011b5c:	899b      	ldrh	r3, [r3, #12]
 8011b5e:	fb03 f302 	mul.w	r3, r3, r2
 8011b62:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8011b64:	6a3b      	ldr	r3, [r7, #32]
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d01b      	beq.n	8011ba2 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8011b6a:	683b      	ldr	r3, [r7, #0]
 8011b6c:	1e5a      	subs	r2, r3, #1
 8011b6e:	69fb      	ldr	r3, [r7, #28]
 8011b70:	fbb2 f2f3 	udiv	r2, r2, r3
 8011b74:	6a3b      	ldr	r3, [r7, #32]
 8011b76:	1e59      	subs	r1, r3, #1
 8011b78:	69fb      	ldr	r3, [r7, #28]
 8011b7a:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8011b7e:	429a      	cmp	r2, r3
 8011b80:	d30f      	bcc.n	8011ba2 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8011b82:	6a3b      	ldr	r3, [r7, #32]
 8011b84:	1e5a      	subs	r2, r3, #1
 8011b86:	69fb      	ldr	r3, [r7, #28]
 8011b88:	425b      	negs	r3, r3
 8011b8a:	401a      	ands	r2, r3
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	699b      	ldr	r3, [r3, #24]
 8011b94:	683a      	ldr	r2, [r7, #0]
 8011b96:	1ad3      	subs	r3, r2, r3
 8011b98:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	69db      	ldr	r3, [r3, #28]
 8011b9e:	63bb      	str	r3, [r7, #56]	; 0x38
 8011ba0:	e022      	b.n	8011be8 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	689b      	ldr	r3, [r3, #8]
 8011ba6:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8011ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d119      	bne.n	8011be2 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	2100      	movs	r1, #0
 8011bb2:	4618      	mov	r0, r3
 8011bb4:	f7fe f84f 	bl	800fc56 <create_chain>
 8011bb8:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011bbc:	2b01      	cmp	r3, #1
 8011bbe:	d104      	bne.n	8011bca <f_lseek+0x2a2>
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	2202      	movs	r2, #2
 8011bc4:	755a      	strb	r2, [r3, #21]
 8011bc6:	2302      	movs	r3, #2
 8011bc8:	e0ce      	b.n	8011d68 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bd0:	d104      	bne.n	8011bdc <f_lseek+0x2b4>
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	2201      	movs	r2, #1
 8011bd6:	755a      	strb	r2, [r3, #21]
 8011bd8:	2301      	movs	r3, #1
 8011bda:	e0c5      	b.n	8011d68 <f_lseek+0x440>
					fp->obj.sclust = clst;
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011be0:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011be6:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8011be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011bea:	2b00      	cmp	r3, #0
 8011bec:	d067      	beq.n	8011cbe <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8011bee:	e03a      	b.n	8011c66 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8011bf0:	683a      	ldr	r2, [r7, #0]
 8011bf2:	69fb      	ldr	r3, [r7, #28]
 8011bf4:	1ad3      	subs	r3, r2, r3
 8011bf6:	603b      	str	r3, [r7, #0]
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	699a      	ldr	r2, [r3, #24]
 8011bfc:	69fb      	ldr	r3, [r7, #28]
 8011bfe:	441a      	add	r2, r3
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	7d1b      	ldrb	r3, [r3, #20]
 8011c08:	f003 0302 	and.w	r3, r3, #2
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d00b      	beq.n	8011c28 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011c14:	4618      	mov	r0, r3
 8011c16:	f7fe f81e 	bl	800fc56 <create_chain>
 8011c1a:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8011c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d108      	bne.n	8011c34 <f_lseek+0x30c>
							ofs = 0; break;
 8011c22:	2300      	movs	r3, #0
 8011c24:	603b      	str	r3, [r7, #0]
 8011c26:	e022      	b.n	8011c6e <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011c2c:	4618      	mov	r0, r3
 8011c2e:	f7fd fdc6 	bl	800f7be <get_fat>
 8011c32:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c3a:	d104      	bne.n	8011c46 <f_lseek+0x31e>
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	2201      	movs	r2, #1
 8011c40:	755a      	strb	r2, [r3, #21]
 8011c42:	2301      	movs	r3, #1
 8011c44:	e090      	b.n	8011d68 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8011c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c48:	2b01      	cmp	r3, #1
 8011c4a:	d904      	bls.n	8011c56 <f_lseek+0x32e>
 8011c4c:	68bb      	ldr	r3, [r7, #8]
 8011c4e:	69db      	ldr	r3, [r3, #28]
 8011c50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011c52:	429a      	cmp	r2, r3
 8011c54:	d304      	bcc.n	8011c60 <f_lseek+0x338>
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	2202      	movs	r2, #2
 8011c5a:	755a      	strb	r2, [r3, #21]
 8011c5c:	2302      	movs	r3, #2
 8011c5e:	e083      	b.n	8011d68 <f_lseek+0x440>
					fp->clust = clst;
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011c64:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8011c66:	683a      	ldr	r2, [r7, #0]
 8011c68:	69fb      	ldr	r3, [r7, #28]
 8011c6a:	429a      	cmp	r2, r3
 8011c6c:	d8c0      	bhi.n	8011bf0 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	699a      	ldr	r2, [r3, #24]
 8011c72:	683b      	ldr	r3, [r7, #0]
 8011c74:	441a      	add	r2, r3
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8011c7a:	68bb      	ldr	r3, [r7, #8]
 8011c7c:	899b      	ldrh	r3, [r3, #12]
 8011c7e:	461a      	mov	r2, r3
 8011c80:	683b      	ldr	r3, [r7, #0]
 8011c82:	fbb3 f1f2 	udiv	r1, r3, r2
 8011c86:	fb02 f201 	mul.w	r2, r2, r1
 8011c8a:	1a9b      	subs	r3, r3, r2
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d016      	beq.n	8011cbe <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8011c90:	68bb      	ldr	r3, [r7, #8]
 8011c92:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011c94:	4618      	mov	r0, r3
 8011c96:	f7fd fd73 	bl	800f780 <clust2sect>
 8011c9a:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8011c9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d104      	bne.n	8011cac <f_lseek+0x384>
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	2202      	movs	r2, #2
 8011ca6:	755a      	strb	r2, [r3, #21]
 8011ca8:	2302      	movs	r3, #2
 8011caa:	e05d      	b.n	8011d68 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8011cac:	68bb      	ldr	r3, [r7, #8]
 8011cae:	899b      	ldrh	r3, [r3, #12]
 8011cb0:	461a      	mov	r2, r3
 8011cb2:	683b      	ldr	r3, [r7, #0]
 8011cb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8011cb8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011cba:	4413      	add	r3, r2
 8011cbc:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	699a      	ldr	r2, [r3, #24]
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	68db      	ldr	r3, [r3, #12]
 8011cc6:	429a      	cmp	r2, r3
 8011cc8:	d90a      	bls.n	8011ce0 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	699a      	ldr	r2, [r3, #24]
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	7d1b      	ldrb	r3, [r3, #20]
 8011cd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011cda:	b2da      	uxtb	r2, r3
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	699b      	ldr	r3, [r3, #24]
 8011ce4:	68ba      	ldr	r2, [r7, #8]
 8011ce6:	8992      	ldrh	r2, [r2, #12]
 8011ce8:	fbb3 f1f2 	udiv	r1, r3, r2
 8011cec:	fb02 f201 	mul.w	r2, r2, r1
 8011cf0:	1a9b      	subs	r3, r3, r2
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d036      	beq.n	8011d64 <f_lseek+0x43c>
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	6a1b      	ldr	r3, [r3, #32]
 8011cfa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011cfc:	429a      	cmp	r2, r3
 8011cfe:	d031      	beq.n	8011d64 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	7d1b      	ldrb	r3, [r3, #20]
 8011d04:	b25b      	sxtb	r3, r3
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	da18      	bge.n	8011d3c <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011d0a:	68bb      	ldr	r3, [r7, #8]
 8011d0c:	7858      	ldrb	r0, [r3, #1]
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	6a1a      	ldr	r2, [r3, #32]
 8011d18:	2301      	movs	r3, #1
 8011d1a:	f7fd f9a5 	bl	800f068 <disk_write>
 8011d1e:	4603      	mov	r3, r0
 8011d20:	2b00      	cmp	r3, #0
 8011d22:	d004      	beq.n	8011d2e <f_lseek+0x406>
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	2201      	movs	r2, #1
 8011d28:	755a      	strb	r2, [r3, #21]
 8011d2a:	2301      	movs	r3, #1
 8011d2c:	e01c      	b.n	8011d68 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	7d1b      	ldrb	r3, [r3, #20]
 8011d32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011d36:	b2da      	uxtb	r2, r3
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011d3c:	68bb      	ldr	r3, [r7, #8]
 8011d3e:	7858      	ldrb	r0, [r3, #1]
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011d46:	2301      	movs	r3, #1
 8011d48:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011d4a:	f7fd f96d 	bl	800f028 <disk_read>
 8011d4e:	4603      	mov	r3, r0
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d004      	beq.n	8011d5e <f_lseek+0x436>
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	2201      	movs	r2, #1
 8011d58:	755a      	strb	r2, [r3, #21]
 8011d5a:	2301      	movs	r3, #1
 8011d5c:	e004      	b.n	8011d68 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011d62:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8011d64:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8011d68:	4618      	mov	r0, r3
 8011d6a:	3740      	adds	r7, #64	; 0x40
 8011d6c:	46bd      	mov	sp, r7
 8011d6e:	bd80      	pop	{r7, pc}

08011d70 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8011d70:	b580      	push	{r7, lr}
 8011d72:	b09e      	sub	sp, #120	; 0x78
 8011d74:	af00      	add	r7, sp, #0
 8011d76:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8011d78:	2300      	movs	r3, #0
 8011d7a:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8011d7c:	f107 010c 	add.w	r1, r7, #12
 8011d80:	1d3b      	adds	r3, r7, #4
 8011d82:	2202      	movs	r2, #2
 8011d84:	4618      	mov	r0, r3
 8011d86:	f7fe fd17 	bl	80107b8 <find_volume>
 8011d8a:	4603      	mov	r3, r0
 8011d8c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8011d90:	68fb      	ldr	r3, [r7, #12]
 8011d92:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8011d94:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	f040 80a4 	bne.w	8011ee6 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 8011d9e:	687a      	ldr	r2, [r7, #4]
 8011da0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011da4:	4611      	mov	r1, r2
 8011da6:	4618      	mov	r0, r3
 8011da8:	f7fe fbd6 	bl	8010558 <follow_path>
 8011dac:	4603      	mov	r3, r0
 8011dae:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 8011db2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d108      	bne.n	8011dcc <f_unlink+0x5c>
 8011dba:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8011dbe:	f003 0320 	and.w	r3, r3, #32
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d002      	beq.n	8011dcc <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 8011dc6:	2306      	movs	r3, #6
 8011dc8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8011dcc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d108      	bne.n	8011de6 <f_unlink+0x76>
 8011dd4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011dd8:	2102      	movs	r1, #2
 8011dda:	4618      	mov	r0, r3
 8011ddc:	f7fd fa82 	bl	800f2e4 <chk_lock>
 8011de0:	4603      	mov	r3, r0
 8011de2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8011de6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d17b      	bne.n	8011ee6 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8011dee:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8011df2:	b25b      	sxtb	r3, r3
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	da03      	bge.n	8011e00 <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8011df8:	2306      	movs	r3, #6
 8011dfa:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8011dfe:	e008      	b.n	8011e12 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8011e00:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8011e04:	f003 0301 	and.w	r3, r3, #1
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d002      	beq.n	8011e12 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8011e0c:	2307      	movs	r3, #7
 8011e0e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 8011e12:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	d13d      	bne.n	8011e96 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8011e1a:	68fb      	ldr	r3, [r7, #12]
 8011e1c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011e1e:	4611      	mov	r1, r2
 8011e20:	4618      	mov	r0, r3
 8011e22:	f7fe f98e 	bl	8010142 <ld_clust>
 8011e26:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8011e28:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8011e2c:	f003 0310 	and.w	r3, r3, #16
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	d030      	beq.n	8011e96 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	699b      	ldr	r3, [r3, #24]
 8011e38:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011e3a:	429a      	cmp	r2, r3
 8011e3c:	d103      	bne.n	8011e46 <f_unlink+0xd6>
						res = FR_DENIED;
 8011e3e:	2307      	movs	r3, #7
 8011e40:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8011e44:	e027      	b.n	8011e96 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8011e46:	68fb      	ldr	r3, [r7, #12]
 8011e48:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8011e4a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011e4c:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8011e4e:	f107 0310 	add.w	r3, r7, #16
 8011e52:	2100      	movs	r1, #0
 8011e54:	4618      	mov	r0, r3
 8011e56:	f7fd ffce 	bl	800fdf6 <dir_sdi>
 8011e5a:	4603      	mov	r3, r0
 8011e5c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8011e60:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d116      	bne.n	8011e96 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 8011e68:	f107 0310 	add.w	r3, r7, #16
 8011e6c:	2100      	movs	r1, #0
 8011e6e:	4618      	mov	r0, r3
 8011e70:	f7fe f9a6 	bl	80101c0 <dir_read>
 8011e74:	4603      	mov	r3, r0
 8011e76:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8011e7a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	d102      	bne.n	8011e88 <f_unlink+0x118>
 8011e82:	2307      	movs	r3, #7
 8011e84:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8011e88:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011e8c:	2b04      	cmp	r3, #4
 8011e8e:	d102      	bne.n	8011e96 <f_unlink+0x126>
 8011e90:	2300      	movs	r3, #0
 8011e92:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8011e96:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d123      	bne.n	8011ee6 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 8011e9e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011ea2:	4618      	mov	r0, r3
 8011ea4:	f7fe fa70 	bl	8010388 <dir_remove>
 8011ea8:	4603      	mov	r3, r0
 8011eaa:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8011eae:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d10c      	bne.n	8011ed0 <f_unlink+0x160>
 8011eb6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d009      	beq.n	8011ed0 <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8011ebc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011ec0:	2200      	movs	r2, #0
 8011ec2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8011ec4:	4618      	mov	r0, r3
 8011ec6:	f7fd fe61 	bl	800fb8c <remove_chain>
 8011eca:	4603      	mov	r3, r0
 8011ecc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8011ed0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011ed4:	2b00      	cmp	r3, #0
 8011ed6:	d106      	bne.n	8011ee6 <f_unlink+0x176>
 8011ed8:	68fb      	ldr	r3, [r7, #12]
 8011eda:	4618      	mov	r0, r3
 8011edc:	f7fd fbe0 	bl	800f6a0 <sync_fs>
 8011ee0:	4603      	mov	r3, r0
 8011ee2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8011ee6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8011eea:	4618      	mov	r0, r3
 8011eec:	3778      	adds	r7, #120	; 0x78
 8011eee:	46bd      	mov	sp, r7
 8011ef0:	bd80      	pop	{r7, pc}
	...

08011ef4 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8011ef4:	b580      	push	{r7, lr}
 8011ef6:	b096      	sub	sp, #88	; 0x58
 8011ef8:	af00      	add	r7, sp, #0
 8011efa:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8011efc:	f107 0108 	add.w	r1, r7, #8
 8011f00:	1d3b      	adds	r3, r7, #4
 8011f02:	2202      	movs	r2, #2
 8011f04:	4618      	mov	r0, r3
 8011f06:	f7fe fc57 	bl	80107b8 <find_volume>
 8011f0a:	4603      	mov	r3, r0
 8011f0c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 8011f10:	68bb      	ldr	r3, [r7, #8]
 8011f12:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8011f14:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	f040 80fe 	bne.w	801211a <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 8011f1e:	687a      	ldr	r2, [r7, #4]
 8011f20:	f107 030c 	add.w	r3, r7, #12
 8011f24:	4611      	mov	r1, r2
 8011f26:	4618      	mov	r0, r3
 8011f28:	f7fe fb16 	bl	8010558 <follow_path>
 8011f2c:	4603      	mov	r3, r0
 8011f2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8011f32:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d102      	bne.n	8011f40 <f_mkdir+0x4c>
 8011f3a:	2308      	movs	r3, #8
 8011f3c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 8011f40:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011f44:	2b04      	cmp	r3, #4
 8011f46:	d108      	bne.n	8011f5a <f_mkdir+0x66>
 8011f48:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8011f4c:	f003 0320 	and.w	r3, r3, #32
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d002      	beq.n	8011f5a <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 8011f54:	2306      	movs	r3, #6
 8011f56:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8011f5a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011f5e:	2b04      	cmp	r3, #4
 8011f60:	f040 80db 	bne.w	801211a <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8011f64:	f107 030c 	add.w	r3, r7, #12
 8011f68:	2100      	movs	r1, #0
 8011f6a:	4618      	mov	r0, r3
 8011f6c:	f7fd fe73 	bl	800fc56 <create_chain>
 8011f70:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8011f72:	68bb      	ldr	r3, [r7, #8]
 8011f74:	895b      	ldrh	r3, [r3, #10]
 8011f76:	461a      	mov	r2, r3
 8011f78:	68bb      	ldr	r3, [r7, #8]
 8011f7a:	899b      	ldrh	r3, [r3, #12]
 8011f7c:	fb03 f302 	mul.w	r3, r3, r2
 8011f80:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8011f82:	2300      	movs	r3, #0
 8011f84:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8011f88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	d102      	bne.n	8011f94 <f_mkdir+0xa0>
 8011f8e:	2307      	movs	r3, #7
 8011f90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8011f94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011f96:	2b01      	cmp	r3, #1
 8011f98:	d102      	bne.n	8011fa0 <f_mkdir+0xac>
 8011f9a:	2302      	movs	r3, #2
 8011f9c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011fa0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011fa6:	d102      	bne.n	8011fae <f_mkdir+0xba>
 8011fa8:	2301      	movs	r3, #1
 8011faa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8011fae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011fb2:	2b00      	cmp	r3, #0
 8011fb4:	d106      	bne.n	8011fc4 <f_mkdir+0xd0>
 8011fb6:	68bb      	ldr	r3, [r7, #8]
 8011fb8:	4618      	mov	r0, r3
 8011fba:	f7fd faff 	bl	800f5bc <sync_window>
 8011fbe:	4603      	mov	r3, r0
 8011fc0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8011fc4:	4b58      	ldr	r3, [pc, #352]	; (8012128 <f_mkdir+0x234>)
 8011fc6:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8011fc8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	d16c      	bne.n	80120aa <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 8011fd0:	68bb      	ldr	r3, [r7, #8]
 8011fd2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	f7fd fbd3 	bl	800f780 <clust2sect>
 8011fda:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8011fdc:	68bb      	ldr	r3, [r7, #8]
 8011fde:	3338      	adds	r3, #56	; 0x38
 8011fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 8011fe2:	68bb      	ldr	r3, [r7, #8]
 8011fe4:	899b      	ldrh	r3, [r3, #12]
 8011fe6:	461a      	mov	r2, r3
 8011fe8:	2100      	movs	r1, #0
 8011fea:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011fec:	f7fd f91d 	bl	800f22a <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8011ff0:	220b      	movs	r2, #11
 8011ff2:	2120      	movs	r1, #32
 8011ff4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011ff6:	f7fd f918 	bl	800f22a <mem_set>
					dir[DIR_Name] = '.';
 8011ffa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011ffc:	222e      	movs	r2, #46	; 0x2e
 8011ffe:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8012000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012002:	330b      	adds	r3, #11
 8012004:	2210      	movs	r2, #16
 8012006:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8012008:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801200a:	3316      	adds	r3, #22
 801200c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801200e:	4618      	mov	r0, r3
 8012010:	f7fd f8be 	bl	800f190 <st_dword>
					st_clust(fs, dir, dcl);
 8012014:	68bb      	ldr	r3, [r7, #8]
 8012016:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8012018:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801201a:	4618      	mov	r0, r3
 801201c:	f7fe f8b0 	bl	8010180 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8012020:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012022:	3320      	adds	r3, #32
 8012024:	2220      	movs	r2, #32
 8012026:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8012028:	4618      	mov	r0, r3
 801202a:	f7fd f8dd 	bl	800f1e8 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 801202e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012030:	3321      	adds	r3, #33	; 0x21
 8012032:	222e      	movs	r2, #46	; 0x2e
 8012034:	701a      	strb	r2, [r3, #0]
 8012036:	697b      	ldr	r3, [r7, #20]
 8012038:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 801203a:	68bb      	ldr	r3, [r7, #8]
 801203c:	781b      	ldrb	r3, [r3, #0]
 801203e:	2b03      	cmp	r3, #3
 8012040:	d106      	bne.n	8012050 <f_mkdir+0x15c>
 8012042:	68bb      	ldr	r3, [r7, #8]
 8012044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012046:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012048:	429a      	cmp	r2, r3
 801204a:	d101      	bne.n	8012050 <f_mkdir+0x15c>
 801204c:	2300      	movs	r3, #0
 801204e:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 8012050:	68b8      	ldr	r0, [r7, #8]
 8012052:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012054:	3320      	adds	r3, #32
 8012056:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012058:	4619      	mov	r1, r3
 801205a:	f7fe f891 	bl	8010180 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801205e:	68bb      	ldr	r3, [r7, #8]
 8012060:	895b      	ldrh	r3, [r3, #10]
 8012062:	653b      	str	r3, [r7, #80]	; 0x50
 8012064:	e01c      	b.n	80120a0 <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 8012066:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012068:	1c5a      	adds	r2, r3, #1
 801206a:	64fa      	str	r2, [r7, #76]	; 0x4c
 801206c:	68ba      	ldr	r2, [r7, #8]
 801206e:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 8012070:	68bb      	ldr	r3, [r7, #8]
 8012072:	2201      	movs	r2, #1
 8012074:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8012076:	68bb      	ldr	r3, [r7, #8]
 8012078:	4618      	mov	r0, r3
 801207a:	f7fd fa9f 	bl	800f5bc <sync_window>
 801207e:	4603      	mov	r3, r0
 8012080:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8012084:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012088:	2b00      	cmp	r3, #0
 801208a:	d10d      	bne.n	80120a8 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 801208c:	68bb      	ldr	r3, [r7, #8]
 801208e:	899b      	ldrh	r3, [r3, #12]
 8012090:	461a      	mov	r2, r3
 8012092:	2100      	movs	r1, #0
 8012094:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8012096:	f7fd f8c8 	bl	800f22a <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801209a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801209c:	3b01      	subs	r3, #1
 801209e:	653b      	str	r3, [r7, #80]	; 0x50
 80120a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d1df      	bne.n	8012066 <f_mkdir+0x172>
 80120a6:	e000      	b.n	80120aa <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 80120a8:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 80120aa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	d107      	bne.n	80120c2 <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 80120b2:	f107 030c 	add.w	r3, r7, #12
 80120b6:	4618      	mov	r0, r3
 80120b8:	f7fe f934 	bl	8010324 <dir_register>
 80120bc:	4603      	mov	r3, r0
 80120be:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 80120c2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d120      	bne.n	801210c <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 80120ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120cc:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 80120ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120d0:	3316      	adds	r3, #22
 80120d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80120d4:	4618      	mov	r0, r3
 80120d6:	f7fd f85b 	bl	800f190 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 80120da:	68bb      	ldr	r3, [r7, #8]
 80120dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80120de:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80120e0:	4618      	mov	r0, r3
 80120e2:	f7fe f84d 	bl	8010180 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 80120e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120e8:	330b      	adds	r3, #11
 80120ea:	2210      	movs	r2, #16
 80120ec:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 80120ee:	68bb      	ldr	r3, [r7, #8]
 80120f0:	2201      	movs	r2, #1
 80120f2:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 80120f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	d10e      	bne.n	801211a <f_mkdir+0x226>
					res = sync_fs(fs);
 80120fc:	68bb      	ldr	r3, [r7, #8]
 80120fe:	4618      	mov	r0, r3
 8012100:	f7fd face 	bl	800f6a0 <sync_fs>
 8012104:	4603      	mov	r3, r0
 8012106:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 801210a:	e006      	b.n	801211a <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 801210c:	f107 030c 	add.w	r3, r7, #12
 8012110:	2200      	movs	r2, #0
 8012112:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8012114:	4618      	mov	r0, r3
 8012116:	f7fd fd39 	bl	800fb8c <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801211a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801211e:	4618      	mov	r0, r3
 8012120:	3758      	adds	r7, #88	; 0x58
 8012122:	46bd      	mov	sp, r7
 8012124:	bd80      	pop	{r7, pc}
 8012126:	bf00      	nop
 8012128:	274a0000 	.word	0x274a0000

0801212c <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 801212c:	b580      	push	{r7, lr}
 801212e:	b088      	sub	sp, #32
 8012130:	af00      	add	r7, sp, #0
 8012132:	60f8      	str	r0, [r7, #12]
 8012134:	60b9      	str	r1, [r7, #8]
 8012136:	607a      	str	r2, [r7, #4]
	int n = 0;
 8012138:	2300      	movs	r3, #0
 801213a:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 801213c:	68fb      	ldr	r3, [r7, #12]
 801213e:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8012140:	e017      	b.n	8012172 <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8012142:	f107 0310 	add.w	r3, r7, #16
 8012146:	f107 0114 	add.w	r1, r7, #20
 801214a:	2201      	movs	r2, #1
 801214c:	6878      	ldr	r0, [r7, #4]
 801214e:	f7ff f803 	bl	8011158 <f_read>
		if (rc != 1) break;
 8012152:	693b      	ldr	r3, [r7, #16]
 8012154:	2b01      	cmp	r3, #1
 8012156:	d112      	bne.n	801217e <f_gets+0x52>
		c = s[0];
 8012158:	7d3b      	ldrb	r3, [r7, #20]
 801215a:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 801215c:	69bb      	ldr	r3, [r7, #24]
 801215e:	1c5a      	adds	r2, r3, #1
 8012160:	61ba      	str	r2, [r7, #24]
 8012162:	7dfa      	ldrb	r2, [r7, #23]
 8012164:	701a      	strb	r2, [r3, #0]
		n++;
 8012166:	69fb      	ldr	r3, [r7, #28]
 8012168:	3301      	adds	r3, #1
 801216a:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 801216c:	7dfb      	ldrb	r3, [r7, #23]
 801216e:	2b0a      	cmp	r3, #10
 8012170:	d007      	beq.n	8012182 <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8012172:	68bb      	ldr	r3, [r7, #8]
 8012174:	3b01      	subs	r3, #1
 8012176:	69fa      	ldr	r2, [r7, #28]
 8012178:	429a      	cmp	r2, r3
 801217a:	dbe2      	blt.n	8012142 <f_gets+0x16>
 801217c:	e002      	b.n	8012184 <f_gets+0x58>
		if (rc != 1) break;
 801217e:	bf00      	nop
 8012180:	e000      	b.n	8012184 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 8012182:	bf00      	nop
	}
	*p = 0;
 8012184:	69bb      	ldr	r3, [r7, #24]
 8012186:	2200      	movs	r2, #0
 8012188:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 801218a:	69fb      	ldr	r3, [r7, #28]
 801218c:	2b00      	cmp	r3, #0
 801218e:	d001      	beq.n	8012194 <f_gets+0x68>
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	e000      	b.n	8012196 <f_gets+0x6a>
 8012194:	2300      	movs	r3, #0
}
 8012196:	4618      	mov	r0, r3
 8012198:	3720      	adds	r7, #32
 801219a:	46bd      	mov	sp, r7
 801219c:	bd80      	pop	{r7, pc}
	...

080121a0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80121a0:	b480      	push	{r7}
 80121a2:	b087      	sub	sp, #28
 80121a4:	af00      	add	r7, sp, #0
 80121a6:	60f8      	str	r0, [r7, #12]
 80121a8:	60b9      	str	r1, [r7, #8]
 80121aa:	4613      	mov	r3, r2
 80121ac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80121ae:	2301      	movs	r3, #1
 80121b0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80121b2:	2300      	movs	r3, #0
 80121b4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80121b6:	4b1f      	ldr	r3, [pc, #124]	; (8012234 <FATFS_LinkDriverEx+0x94>)
 80121b8:	7a5b      	ldrb	r3, [r3, #9]
 80121ba:	b2db      	uxtb	r3, r3
 80121bc:	2b00      	cmp	r3, #0
 80121be:	d131      	bne.n	8012224 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80121c0:	4b1c      	ldr	r3, [pc, #112]	; (8012234 <FATFS_LinkDriverEx+0x94>)
 80121c2:	7a5b      	ldrb	r3, [r3, #9]
 80121c4:	b2db      	uxtb	r3, r3
 80121c6:	461a      	mov	r2, r3
 80121c8:	4b1a      	ldr	r3, [pc, #104]	; (8012234 <FATFS_LinkDriverEx+0x94>)
 80121ca:	2100      	movs	r1, #0
 80121cc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80121ce:	4b19      	ldr	r3, [pc, #100]	; (8012234 <FATFS_LinkDriverEx+0x94>)
 80121d0:	7a5b      	ldrb	r3, [r3, #9]
 80121d2:	b2db      	uxtb	r3, r3
 80121d4:	4a17      	ldr	r2, [pc, #92]	; (8012234 <FATFS_LinkDriverEx+0x94>)
 80121d6:	009b      	lsls	r3, r3, #2
 80121d8:	4413      	add	r3, r2
 80121da:	68fa      	ldr	r2, [r7, #12]
 80121dc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80121de:	4b15      	ldr	r3, [pc, #84]	; (8012234 <FATFS_LinkDriverEx+0x94>)
 80121e0:	7a5b      	ldrb	r3, [r3, #9]
 80121e2:	b2db      	uxtb	r3, r3
 80121e4:	461a      	mov	r2, r3
 80121e6:	4b13      	ldr	r3, [pc, #76]	; (8012234 <FATFS_LinkDriverEx+0x94>)
 80121e8:	4413      	add	r3, r2
 80121ea:	79fa      	ldrb	r2, [r7, #7]
 80121ec:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80121ee:	4b11      	ldr	r3, [pc, #68]	; (8012234 <FATFS_LinkDriverEx+0x94>)
 80121f0:	7a5b      	ldrb	r3, [r3, #9]
 80121f2:	b2db      	uxtb	r3, r3
 80121f4:	1c5a      	adds	r2, r3, #1
 80121f6:	b2d1      	uxtb	r1, r2
 80121f8:	4a0e      	ldr	r2, [pc, #56]	; (8012234 <FATFS_LinkDriverEx+0x94>)
 80121fa:	7251      	strb	r1, [r2, #9]
 80121fc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80121fe:	7dbb      	ldrb	r3, [r7, #22]
 8012200:	3330      	adds	r3, #48	; 0x30
 8012202:	b2da      	uxtb	r2, r3
 8012204:	68bb      	ldr	r3, [r7, #8]
 8012206:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8012208:	68bb      	ldr	r3, [r7, #8]
 801220a:	3301      	adds	r3, #1
 801220c:	223a      	movs	r2, #58	; 0x3a
 801220e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8012210:	68bb      	ldr	r3, [r7, #8]
 8012212:	3302      	adds	r3, #2
 8012214:	222f      	movs	r2, #47	; 0x2f
 8012216:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8012218:	68bb      	ldr	r3, [r7, #8]
 801221a:	3303      	adds	r3, #3
 801221c:	2200      	movs	r2, #0
 801221e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8012220:	2300      	movs	r3, #0
 8012222:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8012224:	7dfb      	ldrb	r3, [r7, #23]
}
 8012226:	4618      	mov	r0, r3
 8012228:	371c      	adds	r7, #28
 801222a:	46bd      	mov	sp, r7
 801222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012230:	4770      	bx	lr
 8012232:	bf00      	nop
 8012234:	20039400 	.word	0x20039400

08012238 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8012238:	b580      	push	{r7, lr}
 801223a:	b082      	sub	sp, #8
 801223c:	af00      	add	r7, sp, #0
 801223e:	6078      	str	r0, [r7, #4]
 8012240:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8012242:	2200      	movs	r2, #0
 8012244:	6839      	ldr	r1, [r7, #0]
 8012246:	6878      	ldr	r0, [r7, #4]
 8012248:	f7ff ffaa 	bl	80121a0 <FATFS_LinkDriverEx>
 801224c:	4603      	mov	r3, r0
}
 801224e:	4618      	mov	r0, r3
 8012250:	3708      	adds	r7, #8
 8012252:	46bd      	mov	sp, r7
 8012254:	bd80      	pop	{r7, pc}

08012256 <__cxa_guard_acquire>:
 8012256:	6803      	ldr	r3, [r0, #0]
 8012258:	07db      	lsls	r3, r3, #31
 801225a:	d406      	bmi.n	801226a <__cxa_guard_acquire+0x14>
 801225c:	7843      	ldrb	r3, [r0, #1]
 801225e:	b103      	cbz	r3, 8012262 <__cxa_guard_acquire+0xc>
 8012260:	deff      	udf	#255	; 0xff
 8012262:	2301      	movs	r3, #1
 8012264:	7043      	strb	r3, [r0, #1]
 8012266:	4618      	mov	r0, r3
 8012268:	4770      	bx	lr
 801226a:	2000      	movs	r0, #0
 801226c:	4770      	bx	lr

0801226e <__cxa_guard_release>:
 801226e:	2301      	movs	r3, #1
 8012270:	6003      	str	r3, [r0, #0]
 8012272:	4770      	bx	lr
 8012274:	0000      	movs	r0, r0
	...

08012278 <cos>:
 8012278:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801227a:	ec51 0b10 	vmov	r0, r1, d0
 801227e:	4a1e      	ldr	r2, [pc, #120]	; (80122f8 <cos+0x80>)
 8012280:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012284:	4293      	cmp	r3, r2
 8012286:	dc06      	bgt.n	8012296 <cos+0x1e>
 8012288:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80122f0 <cos+0x78>
 801228c:	f000 fa74 	bl	8012778 <__kernel_cos>
 8012290:	ec51 0b10 	vmov	r0, r1, d0
 8012294:	e007      	b.n	80122a6 <cos+0x2e>
 8012296:	4a19      	ldr	r2, [pc, #100]	; (80122fc <cos+0x84>)
 8012298:	4293      	cmp	r3, r2
 801229a:	dd09      	ble.n	80122b0 <cos+0x38>
 801229c:	ee10 2a10 	vmov	r2, s0
 80122a0:	460b      	mov	r3, r1
 80122a2:	f7ee f809 	bl	80002b8 <__aeabi_dsub>
 80122a6:	ec41 0b10 	vmov	d0, r0, r1
 80122aa:	b005      	add	sp, #20
 80122ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80122b0:	4668      	mov	r0, sp
 80122b2:	f000 f86d 	bl	8012390 <__ieee754_rem_pio2>
 80122b6:	f000 0003 	and.w	r0, r0, #3
 80122ba:	2801      	cmp	r0, #1
 80122bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80122c0:	ed9d 0b00 	vldr	d0, [sp]
 80122c4:	d007      	beq.n	80122d6 <cos+0x5e>
 80122c6:	2802      	cmp	r0, #2
 80122c8:	d00e      	beq.n	80122e8 <cos+0x70>
 80122ca:	2800      	cmp	r0, #0
 80122cc:	d0de      	beq.n	801228c <cos+0x14>
 80122ce:	2001      	movs	r0, #1
 80122d0:	f000 fe5a 	bl	8012f88 <__kernel_sin>
 80122d4:	e7dc      	b.n	8012290 <cos+0x18>
 80122d6:	f000 fe57 	bl	8012f88 <__kernel_sin>
 80122da:	ec53 2b10 	vmov	r2, r3, d0
 80122de:	ee10 0a10 	vmov	r0, s0
 80122e2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80122e6:	e7de      	b.n	80122a6 <cos+0x2e>
 80122e8:	f000 fa46 	bl	8012778 <__kernel_cos>
 80122ec:	e7f5      	b.n	80122da <cos+0x62>
 80122ee:	bf00      	nop
	...
 80122f8:	3fe921fb 	.word	0x3fe921fb
 80122fc:	7fefffff 	.word	0x7fefffff

08012300 <sin>:
 8012300:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012302:	ec51 0b10 	vmov	r0, r1, d0
 8012306:	4a20      	ldr	r2, [pc, #128]	; (8012388 <sin+0x88>)
 8012308:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801230c:	4293      	cmp	r3, r2
 801230e:	dc07      	bgt.n	8012320 <sin+0x20>
 8012310:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8012380 <sin+0x80>
 8012314:	2000      	movs	r0, #0
 8012316:	f000 fe37 	bl	8012f88 <__kernel_sin>
 801231a:	ec51 0b10 	vmov	r0, r1, d0
 801231e:	e007      	b.n	8012330 <sin+0x30>
 8012320:	4a1a      	ldr	r2, [pc, #104]	; (801238c <sin+0x8c>)
 8012322:	4293      	cmp	r3, r2
 8012324:	dd09      	ble.n	801233a <sin+0x3a>
 8012326:	ee10 2a10 	vmov	r2, s0
 801232a:	460b      	mov	r3, r1
 801232c:	f7ed ffc4 	bl	80002b8 <__aeabi_dsub>
 8012330:	ec41 0b10 	vmov	d0, r0, r1
 8012334:	b005      	add	sp, #20
 8012336:	f85d fb04 	ldr.w	pc, [sp], #4
 801233a:	4668      	mov	r0, sp
 801233c:	f000 f828 	bl	8012390 <__ieee754_rem_pio2>
 8012340:	f000 0003 	and.w	r0, r0, #3
 8012344:	2801      	cmp	r0, #1
 8012346:	ed9d 1b02 	vldr	d1, [sp, #8]
 801234a:	ed9d 0b00 	vldr	d0, [sp]
 801234e:	d004      	beq.n	801235a <sin+0x5a>
 8012350:	2802      	cmp	r0, #2
 8012352:	d005      	beq.n	8012360 <sin+0x60>
 8012354:	b970      	cbnz	r0, 8012374 <sin+0x74>
 8012356:	2001      	movs	r0, #1
 8012358:	e7dd      	b.n	8012316 <sin+0x16>
 801235a:	f000 fa0d 	bl	8012778 <__kernel_cos>
 801235e:	e7dc      	b.n	801231a <sin+0x1a>
 8012360:	2001      	movs	r0, #1
 8012362:	f000 fe11 	bl	8012f88 <__kernel_sin>
 8012366:	ec53 2b10 	vmov	r2, r3, d0
 801236a:	ee10 0a10 	vmov	r0, s0
 801236e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012372:	e7dd      	b.n	8012330 <sin+0x30>
 8012374:	f000 fa00 	bl	8012778 <__kernel_cos>
 8012378:	e7f5      	b.n	8012366 <sin+0x66>
 801237a:	bf00      	nop
 801237c:	f3af 8000 	nop.w
	...
 8012388:	3fe921fb 	.word	0x3fe921fb
 801238c:	7fefffff 	.word	0x7fefffff

08012390 <__ieee754_rem_pio2>:
 8012390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012394:	ec57 6b10 	vmov	r6, r7, d0
 8012398:	4bc3      	ldr	r3, [pc, #780]	; (80126a8 <__ieee754_rem_pio2+0x318>)
 801239a:	b08d      	sub	sp, #52	; 0x34
 801239c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80123a0:	4598      	cmp	r8, r3
 80123a2:	4604      	mov	r4, r0
 80123a4:	9704      	str	r7, [sp, #16]
 80123a6:	dc07      	bgt.n	80123b8 <__ieee754_rem_pio2+0x28>
 80123a8:	2200      	movs	r2, #0
 80123aa:	2300      	movs	r3, #0
 80123ac:	ed84 0b00 	vstr	d0, [r4]
 80123b0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80123b4:	2500      	movs	r5, #0
 80123b6:	e027      	b.n	8012408 <__ieee754_rem_pio2+0x78>
 80123b8:	4bbc      	ldr	r3, [pc, #752]	; (80126ac <__ieee754_rem_pio2+0x31c>)
 80123ba:	4598      	cmp	r8, r3
 80123bc:	dc75      	bgt.n	80124aa <__ieee754_rem_pio2+0x11a>
 80123be:	9b04      	ldr	r3, [sp, #16]
 80123c0:	4dbb      	ldr	r5, [pc, #748]	; (80126b0 <__ieee754_rem_pio2+0x320>)
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	ee10 0a10 	vmov	r0, s0
 80123c8:	a3a9      	add	r3, pc, #676	; (adr r3, 8012670 <__ieee754_rem_pio2+0x2e0>)
 80123ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123ce:	4639      	mov	r1, r7
 80123d0:	dd36      	ble.n	8012440 <__ieee754_rem_pio2+0xb0>
 80123d2:	f7ed ff71 	bl	80002b8 <__aeabi_dsub>
 80123d6:	45a8      	cmp	r8, r5
 80123d8:	4606      	mov	r6, r0
 80123da:	460f      	mov	r7, r1
 80123dc:	d018      	beq.n	8012410 <__ieee754_rem_pio2+0x80>
 80123de:	a3a6      	add	r3, pc, #664	; (adr r3, 8012678 <__ieee754_rem_pio2+0x2e8>)
 80123e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123e4:	f7ed ff68 	bl	80002b8 <__aeabi_dsub>
 80123e8:	4602      	mov	r2, r0
 80123ea:	460b      	mov	r3, r1
 80123ec:	e9c4 2300 	strd	r2, r3, [r4]
 80123f0:	4630      	mov	r0, r6
 80123f2:	4639      	mov	r1, r7
 80123f4:	f7ed ff60 	bl	80002b8 <__aeabi_dsub>
 80123f8:	a39f      	add	r3, pc, #636	; (adr r3, 8012678 <__ieee754_rem_pio2+0x2e8>)
 80123fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123fe:	f7ed ff5b 	bl	80002b8 <__aeabi_dsub>
 8012402:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012406:	2501      	movs	r5, #1
 8012408:	4628      	mov	r0, r5
 801240a:	b00d      	add	sp, #52	; 0x34
 801240c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012410:	a39b      	add	r3, pc, #620	; (adr r3, 8012680 <__ieee754_rem_pio2+0x2f0>)
 8012412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012416:	f7ed ff4f 	bl	80002b8 <__aeabi_dsub>
 801241a:	a39b      	add	r3, pc, #620	; (adr r3, 8012688 <__ieee754_rem_pio2+0x2f8>)
 801241c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012420:	4606      	mov	r6, r0
 8012422:	460f      	mov	r7, r1
 8012424:	f7ed ff48 	bl	80002b8 <__aeabi_dsub>
 8012428:	4602      	mov	r2, r0
 801242a:	460b      	mov	r3, r1
 801242c:	e9c4 2300 	strd	r2, r3, [r4]
 8012430:	4630      	mov	r0, r6
 8012432:	4639      	mov	r1, r7
 8012434:	f7ed ff40 	bl	80002b8 <__aeabi_dsub>
 8012438:	a393      	add	r3, pc, #588	; (adr r3, 8012688 <__ieee754_rem_pio2+0x2f8>)
 801243a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801243e:	e7de      	b.n	80123fe <__ieee754_rem_pio2+0x6e>
 8012440:	f7ed ff3c 	bl	80002bc <__adddf3>
 8012444:	45a8      	cmp	r8, r5
 8012446:	4606      	mov	r6, r0
 8012448:	460f      	mov	r7, r1
 801244a:	d016      	beq.n	801247a <__ieee754_rem_pio2+0xea>
 801244c:	a38a      	add	r3, pc, #552	; (adr r3, 8012678 <__ieee754_rem_pio2+0x2e8>)
 801244e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012452:	f7ed ff33 	bl	80002bc <__adddf3>
 8012456:	4602      	mov	r2, r0
 8012458:	460b      	mov	r3, r1
 801245a:	e9c4 2300 	strd	r2, r3, [r4]
 801245e:	4630      	mov	r0, r6
 8012460:	4639      	mov	r1, r7
 8012462:	f7ed ff29 	bl	80002b8 <__aeabi_dsub>
 8012466:	a384      	add	r3, pc, #528	; (adr r3, 8012678 <__ieee754_rem_pio2+0x2e8>)
 8012468:	e9d3 2300 	ldrd	r2, r3, [r3]
 801246c:	f7ed ff26 	bl	80002bc <__adddf3>
 8012470:	f04f 35ff 	mov.w	r5, #4294967295
 8012474:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012478:	e7c6      	b.n	8012408 <__ieee754_rem_pio2+0x78>
 801247a:	a381      	add	r3, pc, #516	; (adr r3, 8012680 <__ieee754_rem_pio2+0x2f0>)
 801247c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012480:	f7ed ff1c 	bl	80002bc <__adddf3>
 8012484:	a380      	add	r3, pc, #512	; (adr r3, 8012688 <__ieee754_rem_pio2+0x2f8>)
 8012486:	e9d3 2300 	ldrd	r2, r3, [r3]
 801248a:	4606      	mov	r6, r0
 801248c:	460f      	mov	r7, r1
 801248e:	f7ed ff15 	bl	80002bc <__adddf3>
 8012492:	4602      	mov	r2, r0
 8012494:	460b      	mov	r3, r1
 8012496:	e9c4 2300 	strd	r2, r3, [r4]
 801249a:	4630      	mov	r0, r6
 801249c:	4639      	mov	r1, r7
 801249e:	f7ed ff0b 	bl	80002b8 <__aeabi_dsub>
 80124a2:	a379      	add	r3, pc, #484	; (adr r3, 8012688 <__ieee754_rem_pio2+0x2f8>)
 80124a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124a8:	e7e0      	b.n	801246c <__ieee754_rem_pio2+0xdc>
 80124aa:	4b82      	ldr	r3, [pc, #520]	; (80126b4 <__ieee754_rem_pio2+0x324>)
 80124ac:	4598      	cmp	r8, r3
 80124ae:	f300 80d0 	bgt.w	8012652 <__ieee754_rem_pio2+0x2c2>
 80124b2:	f000 fe23 	bl	80130fc <fabs>
 80124b6:	ec57 6b10 	vmov	r6, r7, d0
 80124ba:	ee10 0a10 	vmov	r0, s0
 80124be:	a374      	add	r3, pc, #464	; (adr r3, 8012690 <__ieee754_rem_pio2+0x300>)
 80124c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124c4:	4639      	mov	r1, r7
 80124c6:	f7ee f8af 	bl	8000628 <__aeabi_dmul>
 80124ca:	2200      	movs	r2, #0
 80124cc:	4b7a      	ldr	r3, [pc, #488]	; (80126b8 <__ieee754_rem_pio2+0x328>)
 80124ce:	f7ed fef5 	bl	80002bc <__adddf3>
 80124d2:	f7ee fb59 	bl	8000b88 <__aeabi_d2iz>
 80124d6:	4605      	mov	r5, r0
 80124d8:	f7ee f83c 	bl	8000554 <__aeabi_i2d>
 80124dc:	a364      	add	r3, pc, #400	; (adr r3, 8012670 <__ieee754_rem_pio2+0x2e0>)
 80124de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124e6:	f7ee f89f 	bl	8000628 <__aeabi_dmul>
 80124ea:	4602      	mov	r2, r0
 80124ec:	460b      	mov	r3, r1
 80124ee:	4630      	mov	r0, r6
 80124f0:	4639      	mov	r1, r7
 80124f2:	f7ed fee1 	bl	80002b8 <__aeabi_dsub>
 80124f6:	a360      	add	r3, pc, #384	; (adr r3, 8012678 <__ieee754_rem_pio2+0x2e8>)
 80124f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124fc:	4682      	mov	sl, r0
 80124fe:	468b      	mov	fp, r1
 8012500:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012504:	f7ee f890 	bl	8000628 <__aeabi_dmul>
 8012508:	2d1f      	cmp	r5, #31
 801250a:	4606      	mov	r6, r0
 801250c:	460f      	mov	r7, r1
 801250e:	dc0c      	bgt.n	801252a <__ieee754_rem_pio2+0x19a>
 8012510:	1e6a      	subs	r2, r5, #1
 8012512:	4b6a      	ldr	r3, [pc, #424]	; (80126bc <__ieee754_rem_pio2+0x32c>)
 8012514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012518:	4543      	cmp	r3, r8
 801251a:	d006      	beq.n	801252a <__ieee754_rem_pio2+0x19a>
 801251c:	4632      	mov	r2, r6
 801251e:	463b      	mov	r3, r7
 8012520:	4650      	mov	r0, sl
 8012522:	4659      	mov	r1, fp
 8012524:	f7ed fec8 	bl	80002b8 <__aeabi_dsub>
 8012528:	e00e      	b.n	8012548 <__ieee754_rem_pio2+0x1b8>
 801252a:	4632      	mov	r2, r6
 801252c:	463b      	mov	r3, r7
 801252e:	4650      	mov	r0, sl
 8012530:	4659      	mov	r1, fp
 8012532:	f7ed fec1 	bl	80002b8 <__aeabi_dsub>
 8012536:	ea4f 5328 	mov.w	r3, r8, asr #20
 801253a:	9305      	str	r3, [sp, #20]
 801253c:	9a05      	ldr	r2, [sp, #20]
 801253e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012542:	1ad3      	subs	r3, r2, r3
 8012544:	2b10      	cmp	r3, #16
 8012546:	dc02      	bgt.n	801254e <__ieee754_rem_pio2+0x1be>
 8012548:	e9c4 0100 	strd	r0, r1, [r4]
 801254c:	e039      	b.n	80125c2 <__ieee754_rem_pio2+0x232>
 801254e:	a34c      	add	r3, pc, #304	; (adr r3, 8012680 <__ieee754_rem_pio2+0x2f0>)
 8012550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012554:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012558:	f7ee f866 	bl	8000628 <__aeabi_dmul>
 801255c:	4606      	mov	r6, r0
 801255e:	460f      	mov	r7, r1
 8012560:	4602      	mov	r2, r0
 8012562:	460b      	mov	r3, r1
 8012564:	4650      	mov	r0, sl
 8012566:	4659      	mov	r1, fp
 8012568:	f7ed fea6 	bl	80002b8 <__aeabi_dsub>
 801256c:	4602      	mov	r2, r0
 801256e:	460b      	mov	r3, r1
 8012570:	4680      	mov	r8, r0
 8012572:	4689      	mov	r9, r1
 8012574:	4650      	mov	r0, sl
 8012576:	4659      	mov	r1, fp
 8012578:	f7ed fe9e 	bl	80002b8 <__aeabi_dsub>
 801257c:	4632      	mov	r2, r6
 801257e:	463b      	mov	r3, r7
 8012580:	f7ed fe9a 	bl	80002b8 <__aeabi_dsub>
 8012584:	a340      	add	r3, pc, #256	; (adr r3, 8012688 <__ieee754_rem_pio2+0x2f8>)
 8012586:	e9d3 2300 	ldrd	r2, r3, [r3]
 801258a:	4606      	mov	r6, r0
 801258c:	460f      	mov	r7, r1
 801258e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012592:	f7ee f849 	bl	8000628 <__aeabi_dmul>
 8012596:	4632      	mov	r2, r6
 8012598:	463b      	mov	r3, r7
 801259a:	f7ed fe8d 	bl	80002b8 <__aeabi_dsub>
 801259e:	4602      	mov	r2, r0
 80125a0:	460b      	mov	r3, r1
 80125a2:	4606      	mov	r6, r0
 80125a4:	460f      	mov	r7, r1
 80125a6:	4640      	mov	r0, r8
 80125a8:	4649      	mov	r1, r9
 80125aa:	f7ed fe85 	bl	80002b8 <__aeabi_dsub>
 80125ae:	9a05      	ldr	r2, [sp, #20]
 80125b0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80125b4:	1ad3      	subs	r3, r2, r3
 80125b6:	2b31      	cmp	r3, #49	; 0x31
 80125b8:	dc20      	bgt.n	80125fc <__ieee754_rem_pio2+0x26c>
 80125ba:	e9c4 0100 	strd	r0, r1, [r4]
 80125be:	46c2      	mov	sl, r8
 80125c0:	46cb      	mov	fp, r9
 80125c2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80125c6:	4650      	mov	r0, sl
 80125c8:	4642      	mov	r2, r8
 80125ca:	464b      	mov	r3, r9
 80125cc:	4659      	mov	r1, fp
 80125ce:	f7ed fe73 	bl	80002b8 <__aeabi_dsub>
 80125d2:	463b      	mov	r3, r7
 80125d4:	4632      	mov	r2, r6
 80125d6:	f7ed fe6f 	bl	80002b8 <__aeabi_dsub>
 80125da:	9b04      	ldr	r3, [sp, #16]
 80125dc:	2b00      	cmp	r3, #0
 80125de:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80125e2:	f6bf af11 	bge.w	8012408 <__ieee754_rem_pio2+0x78>
 80125e6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80125ea:	6063      	str	r3, [r4, #4]
 80125ec:	f8c4 8000 	str.w	r8, [r4]
 80125f0:	60a0      	str	r0, [r4, #8]
 80125f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80125f6:	60e3      	str	r3, [r4, #12]
 80125f8:	426d      	negs	r5, r5
 80125fa:	e705      	b.n	8012408 <__ieee754_rem_pio2+0x78>
 80125fc:	a326      	add	r3, pc, #152	; (adr r3, 8012698 <__ieee754_rem_pio2+0x308>)
 80125fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012602:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012606:	f7ee f80f 	bl	8000628 <__aeabi_dmul>
 801260a:	4606      	mov	r6, r0
 801260c:	460f      	mov	r7, r1
 801260e:	4602      	mov	r2, r0
 8012610:	460b      	mov	r3, r1
 8012612:	4640      	mov	r0, r8
 8012614:	4649      	mov	r1, r9
 8012616:	f7ed fe4f 	bl	80002b8 <__aeabi_dsub>
 801261a:	4602      	mov	r2, r0
 801261c:	460b      	mov	r3, r1
 801261e:	4682      	mov	sl, r0
 8012620:	468b      	mov	fp, r1
 8012622:	4640      	mov	r0, r8
 8012624:	4649      	mov	r1, r9
 8012626:	f7ed fe47 	bl	80002b8 <__aeabi_dsub>
 801262a:	4632      	mov	r2, r6
 801262c:	463b      	mov	r3, r7
 801262e:	f7ed fe43 	bl	80002b8 <__aeabi_dsub>
 8012632:	a31b      	add	r3, pc, #108	; (adr r3, 80126a0 <__ieee754_rem_pio2+0x310>)
 8012634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012638:	4606      	mov	r6, r0
 801263a:	460f      	mov	r7, r1
 801263c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012640:	f7ed fff2 	bl	8000628 <__aeabi_dmul>
 8012644:	4632      	mov	r2, r6
 8012646:	463b      	mov	r3, r7
 8012648:	f7ed fe36 	bl	80002b8 <__aeabi_dsub>
 801264c:	4606      	mov	r6, r0
 801264e:	460f      	mov	r7, r1
 8012650:	e764      	b.n	801251c <__ieee754_rem_pio2+0x18c>
 8012652:	4b1b      	ldr	r3, [pc, #108]	; (80126c0 <__ieee754_rem_pio2+0x330>)
 8012654:	4598      	cmp	r8, r3
 8012656:	dd35      	ble.n	80126c4 <__ieee754_rem_pio2+0x334>
 8012658:	ee10 2a10 	vmov	r2, s0
 801265c:	463b      	mov	r3, r7
 801265e:	4630      	mov	r0, r6
 8012660:	4639      	mov	r1, r7
 8012662:	f7ed fe29 	bl	80002b8 <__aeabi_dsub>
 8012666:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801266a:	e9c4 0100 	strd	r0, r1, [r4]
 801266e:	e6a1      	b.n	80123b4 <__ieee754_rem_pio2+0x24>
 8012670:	54400000 	.word	0x54400000
 8012674:	3ff921fb 	.word	0x3ff921fb
 8012678:	1a626331 	.word	0x1a626331
 801267c:	3dd0b461 	.word	0x3dd0b461
 8012680:	1a600000 	.word	0x1a600000
 8012684:	3dd0b461 	.word	0x3dd0b461
 8012688:	2e037073 	.word	0x2e037073
 801268c:	3ba3198a 	.word	0x3ba3198a
 8012690:	6dc9c883 	.word	0x6dc9c883
 8012694:	3fe45f30 	.word	0x3fe45f30
 8012698:	2e000000 	.word	0x2e000000
 801269c:	3ba3198a 	.word	0x3ba3198a
 80126a0:	252049c1 	.word	0x252049c1
 80126a4:	397b839a 	.word	0x397b839a
 80126a8:	3fe921fb 	.word	0x3fe921fb
 80126ac:	4002d97b 	.word	0x4002d97b
 80126b0:	3ff921fb 	.word	0x3ff921fb
 80126b4:	413921fb 	.word	0x413921fb
 80126b8:	3fe00000 	.word	0x3fe00000
 80126bc:	08017d28 	.word	0x08017d28
 80126c0:	7fefffff 	.word	0x7fefffff
 80126c4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80126c8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80126cc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80126d0:	4630      	mov	r0, r6
 80126d2:	460f      	mov	r7, r1
 80126d4:	f7ee fa58 	bl	8000b88 <__aeabi_d2iz>
 80126d8:	f7ed ff3c 	bl	8000554 <__aeabi_i2d>
 80126dc:	4602      	mov	r2, r0
 80126de:	460b      	mov	r3, r1
 80126e0:	4630      	mov	r0, r6
 80126e2:	4639      	mov	r1, r7
 80126e4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80126e8:	f7ed fde6 	bl	80002b8 <__aeabi_dsub>
 80126ec:	2200      	movs	r2, #0
 80126ee:	4b1f      	ldr	r3, [pc, #124]	; (801276c <__ieee754_rem_pio2+0x3dc>)
 80126f0:	f7ed ff9a 	bl	8000628 <__aeabi_dmul>
 80126f4:	460f      	mov	r7, r1
 80126f6:	4606      	mov	r6, r0
 80126f8:	f7ee fa46 	bl	8000b88 <__aeabi_d2iz>
 80126fc:	f7ed ff2a 	bl	8000554 <__aeabi_i2d>
 8012700:	4602      	mov	r2, r0
 8012702:	460b      	mov	r3, r1
 8012704:	4630      	mov	r0, r6
 8012706:	4639      	mov	r1, r7
 8012708:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801270c:	f7ed fdd4 	bl	80002b8 <__aeabi_dsub>
 8012710:	2200      	movs	r2, #0
 8012712:	4b16      	ldr	r3, [pc, #88]	; (801276c <__ieee754_rem_pio2+0x3dc>)
 8012714:	f7ed ff88 	bl	8000628 <__aeabi_dmul>
 8012718:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801271c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8012720:	f04f 0803 	mov.w	r8, #3
 8012724:	2600      	movs	r6, #0
 8012726:	2700      	movs	r7, #0
 8012728:	4632      	mov	r2, r6
 801272a:	463b      	mov	r3, r7
 801272c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8012730:	f108 3aff 	add.w	sl, r8, #4294967295
 8012734:	f7ee f9e0 	bl	8000af8 <__aeabi_dcmpeq>
 8012738:	b9b0      	cbnz	r0, 8012768 <__ieee754_rem_pio2+0x3d8>
 801273a:	4b0d      	ldr	r3, [pc, #52]	; (8012770 <__ieee754_rem_pio2+0x3e0>)
 801273c:	9301      	str	r3, [sp, #4]
 801273e:	2302      	movs	r3, #2
 8012740:	9300      	str	r3, [sp, #0]
 8012742:	462a      	mov	r2, r5
 8012744:	4643      	mov	r3, r8
 8012746:	4621      	mov	r1, r4
 8012748:	a806      	add	r0, sp, #24
 801274a:	f000 f8dd 	bl	8012908 <__kernel_rem_pio2>
 801274e:	9b04      	ldr	r3, [sp, #16]
 8012750:	2b00      	cmp	r3, #0
 8012752:	4605      	mov	r5, r0
 8012754:	f6bf ae58 	bge.w	8012408 <__ieee754_rem_pio2+0x78>
 8012758:	6863      	ldr	r3, [r4, #4]
 801275a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801275e:	6063      	str	r3, [r4, #4]
 8012760:	68e3      	ldr	r3, [r4, #12]
 8012762:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012766:	e746      	b.n	80125f6 <__ieee754_rem_pio2+0x266>
 8012768:	46d0      	mov	r8, sl
 801276a:	e7dd      	b.n	8012728 <__ieee754_rem_pio2+0x398>
 801276c:	41700000 	.word	0x41700000
 8012770:	08017da8 	.word	0x08017da8
 8012774:	00000000 	.word	0x00000000

08012778 <__kernel_cos>:
 8012778:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801277c:	ec59 8b10 	vmov	r8, r9, d0
 8012780:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8012784:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8012788:	ed2d 8b02 	vpush	{d8}
 801278c:	eeb0 8a41 	vmov.f32	s16, s2
 8012790:	eef0 8a61 	vmov.f32	s17, s3
 8012794:	da07      	bge.n	80127a6 <__kernel_cos+0x2e>
 8012796:	ee10 0a10 	vmov	r0, s0
 801279a:	4649      	mov	r1, r9
 801279c:	f7ee f9f4 	bl	8000b88 <__aeabi_d2iz>
 80127a0:	2800      	cmp	r0, #0
 80127a2:	f000 8089 	beq.w	80128b8 <__kernel_cos+0x140>
 80127a6:	4642      	mov	r2, r8
 80127a8:	464b      	mov	r3, r9
 80127aa:	4640      	mov	r0, r8
 80127ac:	4649      	mov	r1, r9
 80127ae:	f7ed ff3b 	bl	8000628 <__aeabi_dmul>
 80127b2:	2200      	movs	r2, #0
 80127b4:	4b4e      	ldr	r3, [pc, #312]	; (80128f0 <__kernel_cos+0x178>)
 80127b6:	4604      	mov	r4, r0
 80127b8:	460d      	mov	r5, r1
 80127ba:	f7ed ff35 	bl	8000628 <__aeabi_dmul>
 80127be:	a340      	add	r3, pc, #256	; (adr r3, 80128c0 <__kernel_cos+0x148>)
 80127c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127c4:	4682      	mov	sl, r0
 80127c6:	468b      	mov	fp, r1
 80127c8:	4620      	mov	r0, r4
 80127ca:	4629      	mov	r1, r5
 80127cc:	f7ed ff2c 	bl	8000628 <__aeabi_dmul>
 80127d0:	a33d      	add	r3, pc, #244	; (adr r3, 80128c8 <__kernel_cos+0x150>)
 80127d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127d6:	f7ed fd71 	bl	80002bc <__adddf3>
 80127da:	4622      	mov	r2, r4
 80127dc:	462b      	mov	r3, r5
 80127de:	f7ed ff23 	bl	8000628 <__aeabi_dmul>
 80127e2:	a33b      	add	r3, pc, #236	; (adr r3, 80128d0 <__kernel_cos+0x158>)
 80127e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127e8:	f7ed fd66 	bl	80002b8 <__aeabi_dsub>
 80127ec:	4622      	mov	r2, r4
 80127ee:	462b      	mov	r3, r5
 80127f0:	f7ed ff1a 	bl	8000628 <__aeabi_dmul>
 80127f4:	a338      	add	r3, pc, #224	; (adr r3, 80128d8 <__kernel_cos+0x160>)
 80127f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127fa:	f7ed fd5f 	bl	80002bc <__adddf3>
 80127fe:	4622      	mov	r2, r4
 8012800:	462b      	mov	r3, r5
 8012802:	f7ed ff11 	bl	8000628 <__aeabi_dmul>
 8012806:	a336      	add	r3, pc, #216	; (adr r3, 80128e0 <__kernel_cos+0x168>)
 8012808:	e9d3 2300 	ldrd	r2, r3, [r3]
 801280c:	f7ed fd54 	bl	80002b8 <__aeabi_dsub>
 8012810:	4622      	mov	r2, r4
 8012812:	462b      	mov	r3, r5
 8012814:	f7ed ff08 	bl	8000628 <__aeabi_dmul>
 8012818:	a333      	add	r3, pc, #204	; (adr r3, 80128e8 <__kernel_cos+0x170>)
 801281a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801281e:	f7ed fd4d 	bl	80002bc <__adddf3>
 8012822:	4622      	mov	r2, r4
 8012824:	462b      	mov	r3, r5
 8012826:	f7ed feff 	bl	8000628 <__aeabi_dmul>
 801282a:	4622      	mov	r2, r4
 801282c:	462b      	mov	r3, r5
 801282e:	f7ed fefb 	bl	8000628 <__aeabi_dmul>
 8012832:	ec53 2b18 	vmov	r2, r3, d8
 8012836:	4604      	mov	r4, r0
 8012838:	460d      	mov	r5, r1
 801283a:	4640      	mov	r0, r8
 801283c:	4649      	mov	r1, r9
 801283e:	f7ed fef3 	bl	8000628 <__aeabi_dmul>
 8012842:	460b      	mov	r3, r1
 8012844:	4602      	mov	r2, r0
 8012846:	4629      	mov	r1, r5
 8012848:	4620      	mov	r0, r4
 801284a:	f7ed fd35 	bl	80002b8 <__aeabi_dsub>
 801284e:	4b29      	ldr	r3, [pc, #164]	; (80128f4 <__kernel_cos+0x17c>)
 8012850:	429e      	cmp	r6, r3
 8012852:	4680      	mov	r8, r0
 8012854:	4689      	mov	r9, r1
 8012856:	dc11      	bgt.n	801287c <__kernel_cos+0x104>
 8012858:	4602      	mov	r2, r0
 801285a:	460b      	mov	r3, r1
 801285c:	4650      	mov	r0, sl
 801285e:	4659      	mov	r1, fp
 8012860:	f7ed fd2a 	bl	80002b8 <__aeabi_dsub>
 8012864:	460b      	mov	r3, r1
 8012866:	4924      	ldr	r1, [pc, #144]	; (80128f8 <__kernel_cos+0x180>)
 8012868:	4602      	mov	r2, r0
 801286a:	2000      	movs	r0, #0
 801286c:	f7ed fd24 	bl	80002b8 <__aeabi_dsub>
 8012870:	ecbd 8b02 	vpop	{d8}
 8012874:	ec41 0b10 	vmov	d0, r0, r1
 8012878:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801287c:	4b1f      	ldr	r3, [pc, #124]	; (80128fc <__kernel_cos+0x184>)
 801287e:	491e      	ldr	r1, [pc, #120]	; (80128f8 <__kernel_cos+0x180>)
 8012880:	429e      	cmp	r6, r3
 8012882:	bfcc      	ite	gt
 8012884:	4d1e      	ldrgt	r5, [pc, #120]	; (8012900 <__kernel_cos+0x188>)
 8012886:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 801288a:	2400      	movs	r4, #0
 801288c:	4622      	mov	r2, r4
 801288e:	462b      	mov	r3, r5
 8012890:	2000      	movs	r0, #0
 8012892:	f7ed fd11 	bl	80002b8 <__aeabi_dsub>
 8012896:	4622      	mov	r2, r4
 8012898:	4606      	mov	r6, r0
 801289a:	460f      	mov	r7, r1
 801289c:	462b      	mov	r3, r5
 801289e:	4650      	mov	r0, sl
 80128a0:	4659      	mov	r1, fp
 80128a2:	f7ed fd09 	bl	80002b8 <__aeabi_dsub>
 80128a6:	4642      	mov	r2, r8
 80128a8:	464b      	mov	r3, r9
 80128aa:	f7ed fd05 	bl	80002b8 <__aeabi_dsub>
 80128ae:	4602      	mov	r2, r0
 80128b0:	460b      	mov	r3, r1
 80128b2:	4630      	mov	r0, r6
 80128b4:	4639      	mov	r1, r7
 80128b6:	e7d9      	b.n	801286c <__kernel_cos+0xf4>
 80128b8:	2000      	movs	r0, #0
 80128ba:	490f      	ldr	r1, [pc, #60]	; (80128f8 <__kernel_cos+0x180>)
 80128bc:	e7d8      	b.n	8012870 <__kernel_cos+0xf8>
 80128be:	bf00      	nop
 80128c0:	be8838d4 	.word	0xbe8838d4
 80128c4:	bda8fae9 	.word	0xbda8fae9
 80128c8:	bdb4b1c4 	.word	0xbdb4b1c4
 80128cc:	3e21ee9e 	.word	0x3e21ee9e
 80128d0:	809c52ad 	.word	0x809c52ad
 80128d4:	3e927e4f 	.word	0x3e927e4f
 80128d8:	19cb1590 	.word	0x19cb1590
 80128dc:	3efa01a0 	.word	0x3efa01a0
 80128e0:	16c15177 	.word	0x16c15177
 80128e4:	3f56c16c 	.word	0x3f56c16c
 80128e8:	5555554c 	.word	0x5555554c
 80128ec:	3fa55555 	.word	0x3fa55555
 80128f0:	3fe00000 	.word	0x3fe00000
 80128f4:	3fd33332 	.word	0x3fd33332
 80128f8:	3ff00000 	.word	0x3ff00000
 80128fc:	3fe90000 	.word	0x3fe90000
 8012900:	3fd20000 	.word	0x3fd20000
 8012904:	00000000 	.word	0x00000000

08012908 <__kernel_rem_pio2>:
 8012908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801290c:	ed2d 8b02 	vpush	{d8}
 8012910:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8012914:	1ed4      	subs	r4, r2, #3
 8012916:	9308      	str	r3, [sp, #32]
 8012918:	9101      	str	r1, [sp, #4]
 801291a:	4bc5      	ldr	r3, [pc, #788]	; (8012c30 <__kernel_rem_pio2+0x328>)
 801291c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 801291e:	9009      	str	r0, [sp, #36]	; 0x24
 8012920:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012924:	9304      	str	r3, [sp, #16]
 8012926:	9b08      	ldr	r3, [sp, #32]
 8012928:	3b01      	subs	r3, #1
 801292a:	9307      	str	r3, [sp, #28]
 801292c:	2318      	movs	r3, #24
 801292e:	fb94 f4f3 	sdiv	r4, r4, r3
 8012932:	f06f 0317 	mvn.w	r3, #23
 8012936:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801293a:	fb04 3303 	mla	r3, r4, r3, r3
 801293e:	eb03 0a02 	add.w	sl, r3, r2
 8012942:	9b04      	ldr	r3, [sp, #16]
 8012944:	9a07      	ldr	r2, [sp, #28]
 8012946:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8012c20 <__kernel_rem_pio2+0x318>
 801294a:	eb03 0802 	add.w	r8, r3, r2
 801294e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012950:	1aa7      	subs	r7, r4, r2
 8012952:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8012956:	ae22      	add	r6, sp, #136	; 0x88
 8012958:	2500      	movs	r5, #0
 801295a:	4545      	cmp	r5, r8
 801295c:	dd13      	ble.n	8012986 <__kernel_rem_pio2+0x7e>
 801295e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8012c20 <__kernel_rem_pio2+0x318>
 8012962:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8012966:	2600      	movs	r6, #0
 8012968:	9b04      	ldr	r3, [sp, #16]
 801296a:	429e      	cmp	r6, r3
 801296c:	dc32      	bgt.n	80129d4 <__kernel_rem_pio2+0xcc>
 801296e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012970:	9302      	str	r3, [sp, #8]
 8012972:	9b08      	ldr	r3, [sp, #32]
 8012974:	199d      	adds	r5, r3, r6
 8012976:	ab22      	add	r3, sp, #136	; 0x88
 8012978:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801297c:	9306      	str	r3, [sp, #24]
 801297e:	ec59 8b18 	vmov	r8, r9, d8
 8012982:	2700      	movs	r7, #0
 8012984:	e01f      	b.n	80129c6 <__kernel_rem_pio2+0xbe>
 8012986:	42ef      	cmn	r7, r5
 8012988:	d407      	bmi.n	801299a <__kernel_rem_pio2+0x92>
 801298a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801298e:	f7ed fde1 	bl	8000554 <__aeabi_i2d>
 8012992:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012996:	3501      	adds	r5, #1
 8012998:	e7df      	b.n	801295a <__kernel_rem_pio2+0x52>
 801299a:	ec51 0b18 	vmov	r0, r1, d8
 801299e:	e7f8      	b.n	8012992 <__kernel_rem_pio2+0x8a>
 80129a0:	9906      	ldr	r1, [sp, #24]
 80129a2:	9d02      	ldr	r5, [sp, #8]
 80129a4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80129a8:	9106      	str	r1, [sp, #24]
 80129aa:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80129ae:	9502      	str	r5, [sp, #8]
 80129b0:	f7ed fe3a 	bl	8000628 <__aeabi_dmul>
 80129b4:	4602      	mov	r2, r0
 80129b6:	460b      	mov	r3, r1
 80129b8:	4640      	mov	r0, r8
 80129ba:	4649      	mov	r1, r9
 80129bc:	f7ed fc7e 	bl	80002bc <__adddf3>
 80129c0:	3701      	adds	r7, #1
 80129c2:	4680      	mov	r8, r0
 80129c4:	4689      	mov	r9, r1
 80129c6:	9b07      	ldr	r3, [sp, #28]
 80129c8:	429f      	cmp	r7, r3
 80129ca:	dde9      	ble.n	80129a0 <__kernel_rem_pio2+0x98>
 80129cc:	e8eb 8902 	strd	r8, r9, [fp], #8
 80129d0:	3601      	adds	r6, #1
 80129d2:	e7c9      	b.n	8012968 <__kernel_rem_pio2+0x60>
 80129d4:	9b04      	ldr	r3, [sp, #16]
 80129d6:	aa0e      	add	r2, sp, #56	; 0x38
 80129d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80129dc:	930c      	str	r3, [sp, #48]	; 0x30
 80129de:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80129e0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80129e4:	9c04      	ldr	r4, [sp, #16]
 80129e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80129e8:	ab9a      	add	r3, sp, #616	; 0x268
 80129ea:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 80129ee:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80129f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80129f6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80129fa:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80129fe:	ab9a      	add	r3, sp, #616	; 0x268
 8012a00:	445b      	add	r3, fp
 8012a02:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8012a06:	2500      	movs	r5, #0
 8012a08:	1b63      	subs	r3, r4, r5
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	dc78      	bgt.n	8012b00 <__kernel_rem_pio2+0x1f8>
 8012a0e:	4650      	mov	r0, sl
 8012a10:	ec49 8b10 	vmov	d0, r8, r9
 8012a14:	f000 fc00 	bl	8013218 <scalbn>
 8012a18:	ec57 6b10 	vmov	r6, r7, d0
 8012a1c:	2200      	movs	r2, #0
 8012a1e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8012a22:	ee10 0a10 	vmov	r0, s0
 8012a26:	4639      	mov	r1, r7
 8012a28:	f7ed fdfe 	bl	8000628 <__aeabi_dmul>
 8012a2c:	ec41 0b10 	vmov	d0, r0, r1
 8012a30:	f000 fb6e 	bl	8013110 <floor>
 8012a34:	2200      	movs	r2, #0
 8012a36:	ec51 0b10 	vmov	r0, r1, d0
 8012a3a:	4b7e      	ldr	r3, [pc, #504]	; (8012c34 <__kernel_rem_pio2+0x32c>)
 8012a3c:	f7ed fdf4 	bl	8000628 <__aeabi_dmul>
 8012a40:	4602      	mov	r2, r0
 8012a42:	460b      	mov	r3, r1
 8012a44:	4630      	mov	r0, r6
 8012a46:	4639      	mov	r1, r7
 8012a48:	f7ed fc36 	bl	80002b8 <__aeabi_dsub>
 8012a4c:	460f      	mov	r7, r1
 8012a4e:	4606      	mov	r6, r0
 8012a50:	f7ee f89a 	bl	8000b88 <__aeabi_d2iz>
 8012a54:	9006      	str	r0, [sp, #24]
 8012a56:	f7ed fd7d 	bl	8000554 <__aeabi_i2d>
 8012a5a:	4602      	mov	r2, r0
 8012a5c:	460b      	mov	r3, r1
 8012a5e:	4630      	mov	r0, r6
 8012a60:	4639      	mov	r1, r7
 8012a62:	f7ed fc29 	bl	80002b8 <__aeabi_dsub>
 8012a66:	f1ba 0f00 	cmp.w	sl, #0
 8012a6a:	4606      	mov	r6, r0
 8012a6c:	460f      	mov	r7, r1
 8012a6e:	dd6c      	ble.n	8012b4a <__kernel_rem_pio2+0x242>
 8012a70:	1e62      	subs	r2, r4, #1
 8012a72:	ab0e      	add	r3, sp, #56	; 0x38
 8012a74:	f1ca 0118 	rsb	r1, sl, #24
 8012a78:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8012a7c:	9d06      	ldr	r5, [sp, #24]
 8012a7e:	fa40 f301 	asr.w	r3, r0, r1
 8012a82:	441d      	add	r5, r3
 8012a84:	408b      	lsls	r3, r1
 8012a86:	1ac0      	subs	r0, r0, r3
 8012a88:	ab0e      	add	r3, sp, #56	; 0x38
 8012a8a:	9506      	str	r5, [sp, #24]
 8012a8c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012a90:	f1ca 0317 	rsb	r3, sl, #23
 8012a94:	fa40 f303 	asr.w	r3, r0, r3
 8012a98:	9302      	str	r3, [sp, #8]
 8012a9a:	9b02      	ldr	r3, [sp, #8]
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	dd62      	ble.n	8012b66 <__kernel_rem_pio2+0x25e>
 8012aa0:	9b06      	ldr	r3, [sp, #24]
 8012aa2:	2200      	movs	r2, #0
 8012aa4:	3301      	adds	r3, #1
 8012aa6:	9306      	str	r3, [sp, #24]
 8012aa8:	4615      	mov	r5, r2
 8012aaa:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8012aae:	4294      	cmp	r4, r2
 8012ab0:	f300 8095 	bgt.w	8012bde <__kernel_rem_pio2+0x2d6>
 8012ab4:	f1ba 0f00 	cmp.w	sl, #0
 8012ab8:	dd07      	ble.n	8012aca <__kernel_rem_pio2+0x1c2>
 8012aba:	f1ba 0f01 	cmp.w	sl, #1
 8012abe:	f000 80a2 	beq.w	8012c06 <__kernel_rem_pio2+0x2fe>
 8012ac2:	f1ba 0f02 	cmp.w	sl, #2
 8012ac6:	f000 80c1 	beq.w	8012c4c <__kernel_rem_pio2+0x344>
 8012aca:	9b02      	ldr	r3, [sp, #8]
 8012acc:	2b02      	cmp	r3, #2
 8012ace:	d14a      	bne.n	8012b66 <__kernel_rem_pio2+0x25e>
 8012ad0:	4632      	mov	r2, r6
 8012ad2:	463b      	mov	r3, r7
 8012ad4:	2000      	movs	r0, #0
 8012ad6:	4958      	ldr	r1, [pc, #352]	; (8012c38 <__kernel_rem_pio2+0x330>)
 8012ad8:	f7ed fbee 	bl	80002b8 <__aeabi_dsub>
 8012adc:	4606      	mov	r6, r0
 8012ade:	460f      	mov	r7, r1
 8012ae0:	2d00      	cmp	r5, #0
 8012ae2:	d040      	beq.n	8012b66 <__kernel_rem_pio2+0x25e>
 8012ae4:	4650      	mov	r0, sl
 8012ae6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8012c28 <__kernel_rem_pio2+0x320>
 8012aea:	f000 fb95 	bl	8013218 <scalbn>
 8012aee:	4630      	mov	r0, r6
 8012af0:	4639      	mov	r1, r7
 8012af2:	ec53 2b10 	vmov	r2, r3, d0
 8012af6:	f7ed fbdf 	bl	80002b8 <__aeabi_dsub>
 8012afa:	4606      	mov	r6, r0
 8012afc:	460f      	mov	r7, r1
 8012afe:	e032      	b.n	8012b66 <__kernel_rem_pio2+0x25e>
 8012b00:	2200      	movs	r2, #0
 8012b02:	4b4e      	ldr	r3, [pc, #312]	; (8012c3c <__kernel_rem_pio2+0x334>)
 8012b04:	4640      	mov	r0, r8
 8012b06:	4649      	mov	r1, r9
 8012b08:	f7ed fd8e 	bl	8000628 <__aeabi_dmul>
 8012b0c:	f7ee f83c 	bl	8000b88 <__aeabi_d2iz>
 8012b10:	f7ed fd20 	bl	8000554 <__aeabi_i2d>
 8012b14:	2200      	movs	r2, #0
 8012b16:	4b4a      	ldr	r3, [pc, #296]	; (8012c40 <__kernel_rem_pio2+0x338>)
 8012b18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012b1c:	f7ed fd84 	bl	8000628 <__aeabi_dmul>
 8012b20:	4602      	mov	r2, r0
 8012b22:	460b      	mov	r3, r1
 8012b24:	4640      	mov	r0, r8
 8012b26:	4649      	mov	r1, r9
 8012b28:	f7ed fbc6 	bl	80002b8 <__aeabi_dsub>
 8012b2c:	f7ee f82c 	bl	8000b88 <__aeabi_d2iz>
 8012b30:	ab0e      	add	r3, sp, #56	; 0x38
 8012b32:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8012b36:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8012b3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012b3e:	f7ed fbbd 	bl	80002bc <__adddf3>
 8012b42:	3501      	adds	r5, #1
 8012b44:	4680      	mov	r8, r0
 8012b46:	4689      	mov	r9, r1
 8012b48:	e75e      	b.n	8012a08 <__kernel_rem_pio2+0x100>
 8012b4a:	d105      	bne.n	8012b58 <__kernel_rem_pio2+0x250>
 8012b4c:	1e63      	subs	r3, r4, #1
 8012b4e:	aa0e      	add	r2, sp, #56	; 0x38
 8012b50:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8012b54:	15c3      	asrs	r3, r0, #23
 8012b56:	e79f      	b.n	8012a98 <__kernel_rem_pio2+0x190>
 8012b58:	2200      	movs	r2, #0
 8012b5a:	4b3a      	ldr	r3, [pc, #232]	; (8012c44 <__kernel_rem_pio2+0x33c>)
 8012b5c:	f7ed ffea 	bl	8000b34 <__aeabi_dcmpge>
 8012b60:	2800      	cmp	r0, #0
 8012b62:	d139      	bne.n	8012bd8 <__kernel_rem_pio2+0x2d0>
 8012b64:	9002      	str	r0, [sp, #8]
 8012b66:	2200      	movs	r2, #0
 8012b68:	2300      	movs	r3, #0
 8012b6a:	4630      	mov	r0, r6
 8012b6c:	4639      	mov	r1, r7
 8012b6e:	f7ed ffc3 	bl	8000af8 <__aeabi_dcmpeq>
 8012b72:	2800      	cmp	r0, #0
 8012b74:	f000 80c7 	beq.w	8012d06 <__kernel_rem_pio2+0x3fe>
 8012b78:	1e65      	subs	r5, r4, #1
 8012b7a:	462b      	mov	r3, r5
 8012b7c:	2200      	movs	r2, #0
 8012b7e:	9904      	ldr	r1, [sp, #16]
 8012b80:	428b      	cmp	r3, r1
 8012b82:	da6a      	bge.n	8012c5a <__kernel_rem_pio2+0x352>
 8012b84:	2a00      	cmp	r2, #0
 8012b86:	f000 8088 	beq.w	8012c9a <__kernel_rem_pio2+0x392>
 8012b8a:	ab0e      	add	r3, sp, #56	; 0x38
 8012b8c:	f1aa 0a18 	sub.w	sl, sl, #24
 8012b90:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	f000 80b4 	beq.w	8012d02 <__kernel_rem_pio2+0x3fa>
 8012b9a:	4650      	mov	r0, sl
 8012b9c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8012c28 <__kernel_rem_pio2+0x320>
 8012ba0:	f000 fb3a 	bl	8013218 <scalbn>
 8012ba4:	00ec      	lsls	r4, r5, #3
 8012ba6:	ab72      	add	r3, sp, #456	; 0x1c8
 8012ba8:	191e      	adds	r6, r3, r4
 8012baa:	ec59 8b10 	vmov	r8, r9, d0
 8012bae:	f106 0a08 	add.w	sl, r6, #8
 8012bb2:	462f      	mov	r7, r5
 8012bb4:	2f00      	cmp	r7, #0
 8012bb6:	f280 80df 	bge.w	8012d78 <__kernel_rem_pio2+0x470>
 8012bba:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8012c20 <__kernel_rem_pio2+0x318>
 8012bbe:	f04f 0a00 	mov.w	sl, #0
 8012bc2:	eba5 030a 	sub.w	r3, r5, sl
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	f2c0 810a 	blt.w	8012de0 <__kernel_rem_pio2+0x4d8>
 8012bcc:	f8df b078 	ldr.w	fp, [pc, #120]	; 8012c48 <__kernel_rem_pio2+0x340>
 8012bd0:	ec59 8b18 	vmov	r8, r9, d8
 8012bd4:	2700      	movs	r7, #0
 8012bd6:	e0f5      	b.n	8012dc4 <__kernel_rem_pio2+0x4bc>
 8012bd8:	2302      	movs	r3, #2
 8012bda:	9302      	str	r3, [sp, #8]
 8012bdc:	e760      	b.n	8012aa0 <__kernel_rem_pio2+0x198>
 8012bde:	ab0e      	add	r3, sp, #56	; 0x38
 8012be0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012be4:	b94d      	cbnz	r5, 8012bfa <__kernel_rem_pio2+0x2f2>
 8012be6:	b12b      	cbz	r3, 8012bf4 <__kernel_rem_pio2+0x2ec>
 8012be8:	a80e      	add	r0, sp, #56	; 0x38
 8012bea:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8012bee:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012bf2:	2301      	movs	r3, #1
 8012bf4:	3201      	adds	r2, #1
 8012bf6:	461d      	mov	r5, r3
 8012bf8:	e759      	b.n	8012aae <__kernel_rem_pio2+0x1a6>
 8012bfa:	a80e      	add	r0, sp, #56	; 0x38
 8012bfc:	1acb      	subs	r3, r1, r3
 8012bfe:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012c02:	462b      	mov	r3, r5
 8012c04:	e7f6      	b.n	8012bf4 <__kernel_rem_pio2+0x2ec>
 8012c06:	1e62      	subs	r2, r4, #1
 8012c08:	ab0e      	add	r3, sp, #56	; 0x38
 8012c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c0e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012c12:	a90e      	add	r1, sp, #56	; 0x38
 8012c14:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012c18:	e757      	b.n	8012aca <__kernel_rem_pio2+0x1c2>
 8012c1a:	bf00      	nop
 8012c1c:	f3af 8000 	nop.w
	...
 8012c2c:	3ff00000 	.word	0x3ff00000
 8012c30:	08017ef0 	.word	0x08017ef0
 8012c34:	40200000 	.word	0x40200000
 8012c38:	3ff00000 	.word	0x3ff00000
 8012c3c:	3e700000 	.word	0x3e700000
 8012c40:	41700000 	.word	0x41700000
 8012c44:	3fe00000 	.word	0x3fe00000
 8012c48:	08017eb0 	.word	0x08017eb0
 8012c4c:	1e62      	subs	r2, r4, #1
 8012c4e:	ab0e      	add	r3, sp, #56	; 0x38
 8012c50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c54:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012c58:	e7db      	b.n	8012c12 <__kernel_rem_pio2+0x30a>
 8012c5a:	a90e      	add	r1, sp, #56	; 0x38
 8012c5c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012c60:	3b01      	subs	r3, #1
 8012c62:	430a      	orrs	r2, r1
 8012c64:	e78b      	b.n	8012b7e <__kernel_rem_pio2+0x276>
 8012c66:	3301      	adds	r3, #1
 8012c68:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8012c6c:	2900      	cmp	r1, #0
 8012c6e:	d0fa      	beq.n	8012c66 <__kernel_rem_pio2+0x35e>
 8012c70:	9a08      	ldr	r2, [sp, #32]
 8012c72:	4422      	add	r2, r4
 8012c74:	00d2      	lsls	r2, r2, #3
 8012c76:	a922      	add	r1, sp, #136	; 0x88
 8012c78:	18e3      	adds	r3, r4, r3
 8012c7a:	9206      	str	r2, [sp, #24]
 8012c7c:	440a      	add	r2, r1
 8012c7e:	9302      	str	r3, [sp, #8]
 8012c80:	f10b 0108 	add.w	r1, fp, #8
 8012c84:	f102 0308 	add.w	r3, r2, #8
 8012c88:	1c66      	adds	r6, r4, #1
 8012c8a:	910a      	str	r1, [sp, #40]	; 0x28
 8012c8c:	2500      	movs	r5, #0
 8012c8e:	930d      	str	r3, [sp, #52]	; 0x34
 8012c90:	9b02      	ldr	r3, [sp, #8]
 8012c92:	42b3      	cmp	r3, r6
 8012c94:	da04      	bge.n	8012ca0 <__kernel_rem_pio2+0x398>
 8012c96:	461c      	mov	r4, r3
 8012c98:	e6a6      	b.n	80129e8 <__kernel_rem_pio2+0xe0>
 8012c9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012c9c:	2301      	movs	r3, #1
 8012c9e:	e7e3      	b.n	8012c68 <__kernel_rem_pio2+0x360>
 8012ca0:	9b06      	ldr	r3, [sp, #24]
 8012ca2:	18ef      	adds	r7, r5, r3
 8012ca4:	ab22      	add	r3, sp, #136	; 0x88
 8012ca6:	441f      	add	r7, r3
 8012ca8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012caa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012cae:	f7ed fc51 	bl	8000554 <__aeabi_i2d>
 8012cb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012cb4:	461c      	mov	r4, r3
 8012cb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012cb8:	e9c7 0100 	strd	r0, r1, [r7]
 8012cbc:	eb03 0b05 	add.w	fp, r3, r5
 8012cc0:	2700      	movs	r7, #0
 8012cc2:	f04f 0800 	mov.w	r8, #0
 8012cc6:	f04f 0900 	mov.w	r9, #0
 8012cca:	9b07      	ldr	r3, [sp, #28]
 8012ccc:	429f      	cmp	r7, r3
 8012cce:	dd08      	ble.n	8012ce2 <__kernel_rem_pio2+0x3da>
 8012cd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012cd2:	aa72      	add	r2, sp, #456	; 0x1c8
 8012cd4:	18eb      	adds	r3, r5, r3
 8012cd6:	4413      	add	r3, r2
 8012cd8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8012cdc:	3601      	adds	r6, #1
 8012cde:	3508      	adds	r5, #8
 8012ce0:	e7d6      	b.n	8012c90 <__kernel_rem_pio2+0x388>
 8012ce2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012ce6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8012cea:	f7ed fc9d 	bl	8000628 <__aeabi_dmul>
 8012cee:	4602      	mov	r2, r0
 8012cf0:	460b      	mov	r3, r1
 8012cf2:	4640      	mov	r0, r8
 8012cf4:	4649      	mov	r1, r9
 8012cf6:	f7ed fae1 	bl	80002bc <__adddf3>
 8012cfa:	3701      	adds	r7, #1
 8012cfc:	4680      	mov	r8, r0
 8012cfe:	4689      	mov	r9, r1
 8012d00:	e7e3      	b.n	8012cca <__kernel_rem_pio2+0x3c2>
 8012d02:	3d01      	subs	r5, #1
 8012d04:	e741      	b.n	8012b8a <__kernel_rem_pio2+0x282>
 8012d06:	f1ca 0000 	rsb	r0, sl, #0
 8012d0a:	ec47 6b10 	vmov	d0, r6, r7
 8012d0e:	f000 fa83 	bl	8013218 <scalbn>
 8012d12:	ec57 6b10 	vmov	r6, r7, d0
 8012d16:	2200      	movs	r2, #0
 8012d18:	4b99      	ldr	r3, [pc, #612]	; (8012f80 <__kernel_rem_pio2+0x678>)
 8012d1a:	ee10 0a10 	vmov	r0, s0
 8012d1e:	4639      	mov	r1, r7
 8012d20:	f7ed ff08 	bl	8000b34 <__aeabi_dcmpge>
 8012d24:	b1f8      	cbz	r0, 8012d66 <__kernel_rem_pio2+0x45e>
 8012d26:	2200      	movs	r2, #0
 8012d28:	4b96      	ldr	r3, [pc, #600]	; (8012f84 <__kernel_rem_pio2+0x67c>)
 8012d2a:	4630      	mov	r0, r6
 8012d2c:	4639      	mov	r1, r7
 8012d2e:	f7ed fc7b 	bl	8000628 <__aeabi_dmul>
 8012d32:	f7ed ff29 	bl	8000b88 <__aeabi_d2iz>
 8012d36:	4680      	mov	r8, r0
 8012d38:	f7ed fc0c 	bl	8000554 <__aeabi_i2d>
 8012d3c:	2200      	movs	r2, #0
 8012d3e:	4b90      	ldr	r3, [pc, #576]	; (8012f80 <__kernel_rem_pio2+0x678>)
 8012d40:	f7ed fc72 	bl	8000628 <__aeabi_dmul>
 8012d44:	460b      	mov	r3, r1
 8012d46:	4602      	mov	r2, r0
 8012d48:	4639      	mov	r1, r7
 8012d4a:	4630      	mov	r0, r6
 8012d4c:	f7ed fab4 	bl	80002b8 <__aeabi_dsub>
 8012d50:	f7ed ff1a 	bl	8000b88 <__aeabi_d2iz>
 8012d54:	1c65      	adds	r5, r4, #1
 8012d56:	ab0e      	add	r3, sp, #56	; 0x38
 8012d58:	f10a 0a18 	add.w	sl, sl, #24
 8012d5c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012d60:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8012d64:	e719      	b.n	8012b9a <__kernel_rem_pio2+0x292>
 8012d66:	4630      	mov	r0, r6
 8012d68:	4639      	mov	r1, r7
 8012d6a:	f7ed ff0d 	bl	8000b88 <__aeabi_d2iz>
 8012d6e:	ab0e      	add	r3, sp, #56	; 0x38
 8012d70:	4625      	mov	r5, r4
 8012d72:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012d76:	e710      	b.n	8012b9a <__kernel_rem_pio2+0x292>
 8012d78:	ab0e      	add	r3, sp, #56	; 0x38
 8012d7a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8012d7e:	f7ed fbe9 	bl	8000554 <__aeabi_i2d>
 8012d82:	4642      	mov	r2, r8
 8012d84:	464b      	mov	r3, r9
 8012d86:	f7ed fc4f 	bl	8000628 <__aeabi_dmul>
 8012d8a:	2200      	movs	r2, #0
 8012d8c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8012d90:	4b7c      	ldr	r3, [pc, #496]	; (8012f84 <__kernel_rem_pio2+0x67c>)
 8012d92:	4640      	mov	r0, r8
 8012d94:	4649      	mov	r1, r9
 8012d96:	f7ed fc47 	bl	8000628 <__aeabi_dmul>
 8012d9a:	3f01      	subs	r7, #1
 8012d9c:	4680      	mov	r8, r0
 8012d9e:	4689      	mov	r9, r1
 8012da0:	e708      	b.n	8012bb4 <__kernel_rem_pio2+0x2ac>
 8012da2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8012da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012daa:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8012dae:	f7ed fc3b 	bl	8000628 <__aeabi_dmul>
 8012db2:	4602      	mov	r2, r0
 8012db4:	460b      	mov	r3, r1
 8012db6:	4640      	mov	r0, r8
 8012db8:	4649      	mov	r1, r9
 8012dba:	f7ed fa7f 	bl	80002bc <__adddf3>
 8012dbe:	3701      	adds	r7, #1
 8012dc0:	4680      	mov	r8, r0
 8012dc2:	4689      	mov	r9, r1
 8012dc4:	9b04      	ldr	r3, [sp, #16]
 8012dc6:	429f      	cmp	r7, r3
 8012dc8:	dc01      	bgt.n	8012dce <__kernel_rem_pio2+0x4c6>
 8012dca:	45ba      	cmp	sl, r7
 8012dcc:	dae9      	bge.n	8012da2 <__kernel_rem_pio2+0x49a>
 8012dce:	ab4a      	add	r3, sp, #296	; 0x128
 8012dd0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012dd4:	e9c3 8900 	strd	r8, r9, [r3]
 8012dd8:	f10a 0a01 	add.w	sl, sl, #1
 8012ddc:	3e08      	subs	r6, #8
 8012dde:	e6f0      	b.n	8012bc2 <__kernel_rem_pio2+0x2ba>
 8012de0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012de2:	2b03      	cmp	r3, #3
 8012de4:	d85b      	bhi.n	8012e9e <__kernel_rem_pio2+0x596>
 8012de6:	e8df f003 	tbb	[pc, r3]
 8012dea:	264a      	.short	0x264a
 8012dec:	0226      	.short	0x0226
 8012dee:	ab9a      	add	r3, sp, #616	; 0x268
 8012df0:	441c      	add	r4, r3
 8012df2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012df6:	46a2      	mov	sl, r4
 8012df8:	46ab      	mov	fp, r5
 8012dfa:	f1bb 0f00 	cmp.w	fp, #0
 8012dfe:	dc6c      	bgt.n	8012eda <__kernel_rem_pio2+0x5d2>
 8012e00:	46a2      	mov	sl, r4
 8012e02:	46ab      	mov	fp, r5
 8012e04:	f1bb 0f01 	cmp.w	fp, #1
 8012e08:	f300 8086 	bgt.w	8012f18 <__kernel_rem_pio2+0x610>
 8012e0c:	2000      	movs	r0, #0
 8012e0e:	2100      	movs	r1, #0
 8012e10:	2d01      	cmp	r5, #1
 8012e12:	f300 80a0 	bgt.w	8012f56 <__kernel_rem_pio2+0x64e>
 8012e16:	9b02      	ldr	r3, [sp, #8]
 8012e18:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8012e1c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	f040 809e 	bne.w	8012f62 <__kernel_rem_pio2+0x65a>
 8012e26:	9b01      	ldr	r3, [sp, #4]
 8012e28:	e9c3 7800 	strd	r7, r8, [r3]
 8012e2c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8012e30:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8012e34:	e033      	b.n	8012e9e <__kernel_rem_pio2+0x596>
 8012e36:	3408      	adds	r4, #8
 8012e38:	ab4a      	add	r3, sp, #296	; 0x128
 8012e3a:	441c      	add	r4, r3
 8012e3c:	462e      	mov	r6, r5
 8012e3e:	2000      	movs	r0, #0
 8012e40:	2100      	movs	r1, #0
 8012e42:	2e00      	cmp	r6, #0
 8012e44:	da3a      	bge.n	8012ebc <__kernel_rem_pio2+0x5b4>
 8012e46:	9b02      	ldr	r3, [sp, #8]
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	d03d      	beq.n	8012ec8 <__kernel_rem_pio2+0x5c0>
 8012e4c:	4602      	mov	r2, r0
 8012e4e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012e52:	9c01      	ldr	r4, [sp, #4]
 8012e54:	e9c4 2300 	strd	r2, r3, [r4]
 8012e58:	4602      	mov	r2, r0
 8012e5a:	460b      	mov	r3, r1
 8012e5c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8012e60:	f7ed fa2a 	bl	80002b8 <__aeabi_dsub>
 8012e64:	ae4c      	add	r6, sp, #304	; 0x130
 8012e66:	2401      	movs	r4, #1
 8012e68:	42a5      	cmp	r5, r4
 8012e6a:	da30      	bge.n	8012ece <__kernel_rem_pio2+0x5c6>
 8012e6c:	9b02      	ldr	r3, [sp, #8]
 8012e6e:	b113      	cbz	r3, 8012e76 <__kernel_rem_pio2+0x56e>
 8012e70:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012e74:	4619      	mov	r1, r3
 8012e76:	9b01      	ldr	r3, [sp, #4]
 8012e78:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8012e7c:	e00f      	b.n	8012e9e <__kernel_rem_pio2+0x596>
 8012e7e:	ab9a      	add	r3, sp, #616	; 0x268
 8012e80:	441c      	add	r4, r3
 8012e82:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012e86:	2000      	movs	r0, #0
 8012e88:	2100      	movs	r1, #0
 8012e8a:	2d00      	cmp	r5, #0
 8012e8c:	da10      	bge.n	8012eb0 <__kernel_rem_pio2+0x5a8>
 8012e8e:	9b02      	ldr	r3, [sp, #8]
 8012e90:	b113      	cbz	r3, 8012e98 <__kernel_rem_pio2+0x590>
 8012e92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012e96:	4619      	mov	r1, r3
 8012e98:	9b01      	ldr	r3, [sp, #4]
 8012e9a:	e9c3 0100 	strd	r0, r1, [r3]
 8012e9e:	9b06      	ldr	r3, [sp, #24]
 8012ea0:	f003 0007 	and.w	r0, r3, #7
 8012ea4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012ea8:	ecbd 8b02 	vpop	{d8}
 8012eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012eb0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012eb4:	f7ed fa02 	bl	80002bc <__adddf3>
 8012eb8:	3d01      	subs	r5, #1
 8012eba:	e7e6      	b.n	8012e8a <__kernel_rem_pio2+0x582>
 8012ebc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012ec0:	f7ed f9fc 	bl	80002bc <__adddf3>
 8012ec4:	3e01      	subs	r6, #1
 8012ec6:	e7bc      	b.n	8012e42 <__kernel_rem_pio2+0x53a>
 8012ec8:	4602      	mov	r2, r0
 8012eca:	460b      	mov	r3, r1
 8012ecc:	e7c1      	b.n	8012e52 <__kernel_rem_pio2+0x54a>
 8012ece:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012ed2:	f7ed f9f3 	bl	80002bc <__adddf3>
 8012ed6:	3401      	adds	r4, #1
 8012ed8:	e7c6      	b.n	8012e68 <__kernel_rem_pio2+0x560>
 8012eda:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8012ede:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012ee2:	4640      	mov	r0, r8
 8012ee4:	ec53 2b17 	vmov	r2, r3, d7
 8012ee8:	4649      	mov	r1, r9
 8012eea:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012eee:	f7ed f9e5 	bl	80002bc <__adddf3>
 8012ef2:	4602      	mov	r2, r0
 8012ef4:	460b      	mov	r3, r1
 8012ef6:	4606      	mov	r6, r0
 8012ef8:	460f      	mov	r7, r1
 8012efa:	4640      	mov	r0, r8
 8012efc:	4649      	mov	r1, r9
 8012efe:	f7ed f9db 	bl	80002b8 <__aeabi_dsub>
 8012f02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f06:	f7ed f9d9 	bl	80002bc <__adddf3>
 8012f0a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012f0e:	e9ca 0100 	strd	r0, r1, [sl]
 8012f12:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8012f16:	e770      	b.n	8012dfa <__kernel_rem_pio2+0x4f2>
 8012f18:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8012f1c:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012f20:	4630      	mov	r0, r6
 8012f22:	ec53 2b17 	vmov	r2, r3, d7
 8012f26:	4639      	mov	r1, r7
 8012f28:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012f2c:	f7ed f9c6 	bl	80002bc <__adddf3>
 8012f30:	4602      	mov	r2, r0
 8012f32:	460b      	mov	r3, r1
 8012f34:	4680      	mov	r8, r0
 8012f36:	4689      	mov	r9, r1
 8012f38:	4630      	mov	r0, r6
 8012f3a:	4639      	mov	r1, r7
 8012f3c:	f7ed f9bc 	bl	80002b8 <__aeabi_dsub>
 8012f40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f44:	f7ed f9ba 	bl	80002bc <__adddf3>
 8012f48:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012f4c:	e9ca 0100 	strd	r0, r1, [sl]
 8012f50:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8012f54:	e756      	b.n	8012e04 <__kernel_rem_pio2+0x4fc>
 8012f56:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012f5a:	f7ed f9af 	bl	80002bc <__adddf3>
 8012f5e:	3d01      	subs	r5, #1
 8012f60:	e756      	b.n	8012e10 <__kernel_rem_pio2+0x508>
 8012f62:	9b01      	ldr	r3, [sp, #4]
 8012f64:	9a01      	ldr	r2, [sp, #4]
 8012f66:	601f      	str	r7, [r3, #0]
 8012f68:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8012f6c:	605c      	str	r4, [r3, #4]
 8012f6e:	609d      	str	r5, [r3, #8]
 8012f70:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012f74:	60d3      	str	r3, [r2, #12]
 8012f76:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012f7a:	6110      	str	r0, [r2, #16]
 8012f7c:	6153      	str	r3, [r2, #20]
 8012f7e:	e78e      	b.n	8012e9e <__kernel_rem_pio2+0x596>
 8012f80:	41700000 	.word	0x41700000
 8012f84:	3e700000 	.word	0x3e700000

08012f88 <__kernel_sin>:
 8012f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f8c:	ec55 4b10 	vmov	r4, r5, d0
 8012f90:	b085      	sub	sp, #20
 8012f92:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012f96:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8012f9a:	ed8d 1b00 	vstr	d1, [sp]
 8012f9e:	9002      	str	r0, [sp, #8]
 8012fa0:	da06      	bge.n	8012fb0 <__kernel_sin+0x28>
 8012fa2:	ee10 0a10 	vmov	r0, s0
 8012fa6:	4629      	mov	r1, r5
 8012fa8:	f7ed fdee 	bl	8000b88 <__aeabi_d2iz>
 8012fac:	2800      	cmp	r0, #0
 8012fae:	d051      	beq.n	8013054 <__kernel_sin+0xcc>
 8012fb0:	4622      	mov	r2, r4
 8012fb2:	462b      	mov	r3, r5
 8012fb4:	4620      	mov	r0, r4
 8012fb6:	4629      	mov	r1, r5
 8012fb8:	f7ed fb36 	bl	8000628 <__aeabi_dmul>
 8012fbc:	4682      	mov	sl, r0
 8012fbe:	468b      	mov	fp, r1
 8012fc0:	4602      	mov	r2, r0
 8012fc2:	460b      	mov	r3, r1
 8012fc4:	4620      	mov	r0, r4
 8012fc6:	4629      	mov	r1, r5
 8012fc8:	f7ed fb2e 	bl	8000628 <__aeabi_dmul>
 8012fcc:	a341      	add	r3, pc, #260	; (adr r3, 80130d4 <__kernel_sin+0x14c>)
 8012fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fd2:	4680      	mov	r8, r0
 8012fd4:	4689      	mov	r9, r1
 8012fd6:	4650      	mov	r0, sl
 8012fd8:	4659      	mov	r1, fp
 8012fda:	f7ed fb25 	bl	8000628 <__aeabi_dmul>
 8012fde:	a33f      	add	r3, pc, #252	; (adr r3, 80130dc <__kernel_sin+0x154>)
 8012fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fe4:	f7ed f968 	bl	80002b8 <__aeabi_dsub>
 8012fe8:	4652      	mov	r2, sl
 8012fea:	465b      	mov	r3, fp
 8012fec:	f7ed fb1c 	bl	8000628 <__aeabi_dmul>
 8012ff0:	a33c      	add	r3, pc, #240	; (adr r3, 80130e4 <__kernel_sin+0x15c>)
 8012ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ff6:	f7ed f961 	bl	80002bc <__adddf3>
 8012ffa:	4652      	mov	r2, sl
 8012ffc:	465b      	mov	r3, fp
 8012ffe:	f7ed fb13 	bl	8000628 <__aeabi_dmul>
 8013002:	a33a      	add	r3, pc, #232	; (adr r3, 80130ec <__kernel_sin+0x164>)
 8013004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013008:	f7ed f956 	bl	80002b8 <__aeabi_dsub>
 801300c:	4652      	mov	r2, sl
 801300e:	465b      	mov	r3, fp
 8013010:	f7ed fb0a 	bl	8000628 <__aeabi_dmul>
 8013014:	a337      	add	r3, pc, #220	; (adr r3, 80130f4 <__kernel_sin+0x16c>)
 8013016:	e9d3 2300 	ldrd	r2, r3, [r3]
 801301a:	f7ed f94f 	bl	80002bc <__adddf3>
 801301e:	9b02      	ldr	r3, [sp, #8]
 8013020:	4606      	mov	r6, r0
 8013022:	460f      	mov	r7, r1
 8013024:	b9db      	cbnz	r3, 801305e <__kernel_sin+0xd6>
 8013026:	4602      	mov	r2, r0
 8013028:	460b      	mov	r3, r1
 801302a:	4650      	mov	r0, sl
 801302c:	4659      	mov	r1, fp
 801302e:	f7ed fafb 	bl	8000628 <__aeabi_dmul>
 8013032:	a325      	add	r3, pc, #148	; (adr r3, 80130c8 <__kernel_sin+0x140>)
 8013034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013038:	f7ed f93e 	bl	80002b8 <__aeabi_dsub>
 801303c:	4642      	mov	r2, r8
 801303e:	464b      	mov	r3, r9
 8013040:	f7ed faf2 	bl	8000628 <__aeabi_dmul>
 8013044:	4602      	mov	r2, r0
 8013046:	460b      	mov	r3, r1
 8013048:	4620      	mov	r0, r4
 801304a:	4629      	mov	r1, r5
 801304c:	f7ed f936 	bl	80002bc <__adddf3>
 8013050:	4604      	mov	r4, r0
 8013052:	460d      	mov	r5, r1
 8013054:	ec45 4b10 	vmov	d0, r4, r5
 8013058:	b005      	add	sp, #20
 801305a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801305e:	2200      	movs	r2, #0
 8013060:	4b1b      	ldr	r3, [pc, #108]	; (80130d0 <__kernel_sin+0x148>)
 8013062:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013066:	f7ed fadf 	bl	8000628 <__aeabi_dmul>
 801306a:	4632      	mov	r2, r6
 801306c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013070:	463b      	mov	r3, r7
 8013072:	4640      	mov	r0, r8
 8013074:	4649      	mov	r1, r9
 8013076:	f7ed fad7 	bl	8000628 <__aeabi_dmul>
 801307a:	4602      	mov	r2, r0
 801307c:	460b      	mov	r3, r1
 801307e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013082:	f7ed f919 	bl	80002b8 <__aeabi_dsub>
 8013086:	4652      	mov	r2, sl
 8013088:	465b      	mov	r3, fp
 801308a:	f7ed facd 	bl	8000628 <__aeabi_dmul>
 801308e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013092:	f7ed f911 	bl	80002b8 <__aeabi_dsub>
 8013096:	a30c      	add	r3, pc, #48	; (adr r3, 80130c8 <__kernel_sin+0x140>)
 8013098:	e9d3 2300 	ldrd	r2, r3, [r3]
 801309c:	4606      	mov	r6, r0
 801309e:	460f      	mov	r7, r1
 80130a0:	4640      	mov	r0, r8
 80130a2:	4649      	mov	r1, r9
 80130a4:	f7ed fac0 	bl	8000628 <__aeabi_dmul>
 80130a8:	4602      	mov	r2, r0
 80130aa:	460b      	mov	r3, r1
 80130ac:	4630      	mov	r0, r6
 80130ae:	4639      	mov	r1, r7
 80130b0:	f7ed f904 	bl	80002bc <__adddf3>
 80130b4:	4602      	mov	r2, r0
 80130b6:	460b      	mov	r3, r1
 80130b8:	4620      	mov	r0, r4
 80130ba:	4629      	mov	r1, r5
 80130bc:	f7ed f8fc 	bl	80002b8 <__aeabi_dsub>
 80130c0:	e7c6      	b.n	8013050 <__kernel_sin+0xc8>
 80130c2:	bf00      	nop
 80130c4:	f3af 8000 	nop.w
 80130c8:	55555549 	.word	0x55555549
 80130cc:	3fc55555 	.word	0x3fc55555
 80130d0:	3fe00000 	.word	0x3fe00000
 80130d4:	5acfd57c 	.word	0x5acfd57c
 80130d8:	3de5d93a 	.word	0x3de5d93a
 80130dc:	8a2b9ceb 	.word	0x8a2b9ceb
 80130e0:	3e5ae5e6 	.word	0x3e5ae5e6
 80130e4:	57b1fe7d 	.word	0x57b1fe7d
 80130e8:	3ec71de3 	.word	0x3ec71de3
 80130ec:	19c161d5 	.word	0x19c161d5
 80130f0:	3f2a01a0 	.word	0x3f2a01a0
 80130f4:	1110f8a6 	.word	0x1110f8a6
 80130f8:	3f811111 	.word	0x3f811111

080130fc <fabs>:
 80130fc:	ec51 0b10 	vmov	r0, r1, d0
 8013100:	ee10 2a10 	vmov	r2, s0
 8013104:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013108:	ec43 2b10 	vmov	d0, r2, r3
 801310c:	4770      	bx	lr
	...

08013110 <floor>:
 8013110:	ec51 0b10 	vmov	r0, r1, d0
 8013114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013118:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801311c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8013120:	2e13      	cmp	r6, #19
 8013122:	460c      	mov	r4, r1
 8013124:	ee10 5a10 	vmov	r5, s0
 8013128:	4680      	mov	r8, r0
 801312a:	dc34      	bgt.n	8013196 <floor+0x86>
 801312c:	2e00      	cmp	r6, #0
 801312e:	da16      	bge.n	801315e <floor+0x4e>
 8013130:	a335      	add	r3, pc, #212	; (adr r3, 8013208 <floor+0xf8>)
 8013132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013136:	f7ed f8c1 	bl	80002bc <__adddf3>
 801313a:	2200      	movs	r2, #0
 801313c:	2300      	movs	r3, #0
 801313e:	f7ed fd03 	bl	8000b48 <__aeabi_dcmpgt>
 8013142:	b148      	cbz	r0, 8013158 <floor+0x48>
 8013144:	2c00      	cmp	r4, #0
 8013146:	da59      	bge.n	80131fc <floor+0xec>
 8013148:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801314c:	4a30      	ldr	r2, [pc, #192]	; (8013210 <floor+0x100>)
 801314e:	432b      	orrs	r3, r5
 8013150:	2500      	movs	r5, #0
 8013152:	42ab      	cmp	r3, r5
 8013154:	bf18      	it	ne
 8013156:	4614      	movne	r4, r2
 8013158:	4621      	mov	r1, r4
 801315a:	4628      	mov	r0, r5
 801315c:	e025      	b.n	80131aa <floor+0x9a>
 801315e:	4f2d      	ldr	r7, [pc, #180]	; (8013214 <floor+0x104>)
 8013160:	4137      	asrs	r7, r6
 8013162:	ea01 0307 	and.w	r3, r1, r7
 8013166:	4303      	orrs	r3, r0
 8013168:	d01f      	beq.n	80131aa <floor+0x9a>
 801316a:	a327      	add	r3, pc, #156	; (adr r3, 8013208 <floor+0xf8>)
 801316c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013170:	f7ed f8a4 	bl	80002bc <__adddf3>
 8013174:	2200      	movs	r2, #0
 8013176:	2300      	movs	r3, #0
 8013178:	f7ed fce6 	bl	8000b48 <__aeabi_dcmpgt>
 801317c:	2800      	cmp	r0, #0
 801317e:	d0eb      	beq.n	8013158 <floor+0x48>
 8013180:	2c00      	cmp	r4, #0
 8013182:	bfbe      	ittt	lt
 8013184:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8013188:	fa43 f606 	asrlt.w	r6, r3, r6
 801318c:	19a4      	addlt	r4, r4, r6
 801318e:	ea24 0407 	bic.w	r4, r4, r7
 8013192:	2500      	movs	r5, #0
 8013194:	e7e0      	b.n	8013158 <floor+0x48>
 8013196:	2e33      	cmp	r6, #51	; 0x33
 8013198:	dd0b      	ble.n	80131b2 <floor+0xa2>
 801319a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801319e:	d104      	bne.n	80131aa <floor+0x9a>
 80131a0:	ee10 2a10 	vmov	r2, s0
 80131a4:	460b      	mov	r3, r1
 80131a6:	f7ed f889 	bl	80002bc <__adddf3>
 80131aa:	ec41 0b10 	vmov	d0, r0, r1
 80131ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80131b2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80131b6:	f04f 33ff 	mov.w	r3, #4294967295
 80131ba:	fa23 f707 	lsr.w	r7, r3, r7
 80131be:	4207      	tst	r7, r0
 80131c0:	d0f3      	beq.n	80131aa <floor+0x9a>
 80131c2:	a311      	add	r3, pc, #68	; (adr r3, 8013208 <floor+0xf8>)
 80131c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131c8:	f7ed f878 	bl	80002bc <__adddf3>
 80131cc:	2200      	movs	r2, #0
 80131ce:	2300      	movs	r3, #0
 80131d0:	f7ed fcba 	bl	8000b48 <__aeabi_dcmpgt>
 80131d4:	2800      	cmp	r0, #0
 80131d6:	d0bf      	beq.n	8013158 <floor+0x48>
 80131d8:	2c00      	cmp	r4, #0
 80131da:	da02      	bge.n	80131e2 <floor+0xd2>
 80131dc:	2e14      	cmp	r6, #20
 80131de:	d103      	bne.n	80131e8 <floor+0xd8>
 80131e0:	3401      	adds	r4, #1
 80131e2:	ea25 0507 	bic.w	r5, r5, r7
 80131e6:	e7b7      	b.n	8013158 <floor+0x48>
 80131e8:	2301      	movs	r3, #1
 80131ea:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80131ee:	fa03 f606 	lsl.w	r6, r3, r6
 80131f2:	4435      	add	r5, r6
 80131f4:	4545      	cmp	r5, r8
 80131f6:	bf38      	it	cc
 80131f8:	18e4      	addcc	r4, r4, r3
 80131fa:	e7f2      	b.n	80131e2 <floor+0xd2>
 80131fc:	2500      	movs	r5, #0
 80131fe:	462c      	mov	r4, r5
 8013200:	e7aa      	b.n	8013158 <floor+0x48>
 8013202:	bf00      	nop
 8013204:	f3af 8000 	nop.w
 8013208:	8800759c 	.word	0x8800759c
 801320c:	7e37e43c 	.word	0x7e37e43c
 8013210:	bff00000 	.word	0xbff00000
 8013214:	000fffff 	.word	0x000fffff

08013218 <scalbn>:
 8013218:	b570      	push	{r4, r5, r6, lr}
 801321a:	ec55 4b10 	vmov	r4, r5, d0
 801321e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8013222:	4606      	mov	r6, r0
 8013224:	462b      	mov	r3, r5
 8013226:	b9aa      	cbnz	r2, 8013254 <scalbn+0x3c>
 8013228:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801322c:	4323      	orrs	r3, r4
 801322e:	d03b      	beq.n	80132a8 <scalbn+0x90>
 8013230:	4b31      	ldr	r3, [pc, #196]	; (80132f8 <scalbn+0xe0>)
 8013232:	4629      	mov	r1, r5
 8013234:	2200      	movs	r2, #0
 8013236:	ee10 0a10 	vmov	r0, s0
 801323a:	f7ed f9f5 	bl	8000628 <__aeabi_dmul>
 801323e:	4b2f      	ldr	r3, [pc, #188]	; (80132fc <scalbn+0xe4>)
 8013240:	429e      	cmp	r6, r3
 8013242:	4604      	mov	r4, r0
 8013244:	460d      	mov	r5, r1
 8013246:	da12      	bge.n	801326e <scalbn+0x56>
 8013248:	a327      	add	r3, pc, #156	; (adr r3, 80132e8 <scalbn+0xd0>)
 801324a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801324e:	f7ed f9eb 	bl	8000628 <__aeabi_dmul>
 8013252:	e009      	b.n	8013268 <scalbn+0x50>
 8013254:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013258:	428a      	cmp	r2, r1
 801325a:	d10c      	bne.n	8013276 <scalbn+0x5e>
 801325c:	ee10 2a10 	vmov	r2, s0
 8013260:	4620      	mov	r0, r4
 8013262:	4629      	mov	r1, r5
 8013264:	f7ed f82a 	bl	80002bc <__adddf3>
 8013268:	4604      	mov	r4, r0
 801326a:	460d      	mov	r5, r1
 801326c:	e01c      	b.n	80132a8 <scalbn+0x90>
 801326e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013272:	460b      	mov	r3, r1
 8013274:	3a36      	subs	r2, #54	; 0x36
 8013276:	4432      	add	r2, r6
 8013278:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801327c:	428a      	cmp	r2, r1
 801327e:	dd0b      	ble.n	8013298 <scalbn+0x80>
 8013280:	ec45 4b11 	vmov	d1, r4, r5
 8013284:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80132f0 <scalbn+0xd8>
 8013288:	f000 f83c 	bl	8013304 <copysign>
 801328c:	a318      	add	r3, pc, #96	; (adr r3, 80132f0 <scalbn+0xd8>)
 801328e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013292:	ec51 0b10 	vmov	r0, r1, d0
 8013296:	e7da      	b.n	801324e <scalbn+0x36>
 8013298:	2a00      	cmp	r2, #0
 801329a:	dd08      	ble.n	80132ae <scalbn+0x96>
 801329c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80132a0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80132a4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80132a8:	ec45 4b10 	vmov	d0, r4, r5
 80132ac:	bd70      	pop	{r4, r5, r6, pc}
 80132ae:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80132b2:	da0d      	bge.n	80132d0 <scalbn+0xb8>
 80132b4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80132b8:	429e      	cmp	r6, r3
 80132ba:	ec45 4b11 	vmov	d1, r4, r5
 80132be:	dce1      	bgt.n	8013284 <scalbn+0x6c>
 80132c0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80132e8 <scalbn+0xd0>
 80132c4:	f000 f81e 	bl	8013304 <copysign>
 80132c8:	a307      	add	r3, pc, #28	; (adr r3, 80132e8 <scalbn+0xd0>)
 80132ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132ce:	e7e0      	b.n	8013292 <scalbn+0x7a>
 80132d0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80132d4:	3236      	adds	r2, #54	; 0x36
 80132d6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80132da:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80132de:	4620      	mov	r0, r4
 80132e0:	4629      	mov	r1, r5
 80132e2:	2200      	movs	r2, #0
 80132e4:	4b06      	ldr	r3, [pc, #24]	; (8013300 <scalbn+0xe8>)
 80132e6:	e7b2      	b.n	801324e <scalbn+0x36>
 80132e8:	c2f8f359 	.word	0xc2f8f359
 80132ec:	01a56e1f 	.word	0x01a56e1f
 80132f0:	8800759c 	.word	0x8800759c
 80132f4:	7e37e43c 	.word	0x7e37e43c
 80132f8:	43500000 	.word	0x43500000
 80132fc:	ffff3cb0 	.word	0xffff3cb0
 8013300:	3c900000 	.word	0x3c900000

08013304 <copysign>:
 8013304:	ec51 0b10 	vmov	r0, r1, d0
 8013308:	ee11 0a90 	vmov	r0, s3
 801330c:	ee10 2a10 	vmov	r2, s0
 8013310:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8013314:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8013318:	ea41 0300 	orr.w	r3, r1, r0
 801331c:	ec43 2b10 	vmov	d0, r2, r3
 8013320:	4770      	bx	lr
	...

08013324 <__errno>:
 8013324:	4b01      	ldr	r3, [pc, #4]	; (801332c <__errno+0x8>)
 8013326:	6818      	ldr	r0, [r3, #0]
 8013328:	4770      	bx	lr
 801332a:	bf00      	nop
 801332c:	2000000c 	.word	0x2000000c

08013330 <__libc_init_array>:
 8013330:	b570      	push	{r4, r5, r6, lr}
 8013332:	4e0d      	ldr	r6, [pc, #52]	; (8013368 <__libc_init_array+0x38>)
 8013334:	4c0d      	ldr	r4, [pc, #52]	; (801336c <__libc_init_array+0x3c>)
 8013336:	1ba4      	subs	r4, r4, r6
 8013338:	10a4      	asrs	r4, r4, #2
 801333a:	2500      	movs	r5, #0
 801333c:	42a5      	cmp	r5, r4
 801333e:	d109      	bne.n	8013354 <__libc_init_array+0x24>
 8013340:	4e0b      	ldr	r6, [pc, #44]	; (8013370 <__libc_init_array+0x40>)
 8013342:	4c0c      	ldr	r4, [pc, #48]	; (8013374 <__libc_init_array+0x44>)
 8013344:	f004 f9e8 	bl	8017718 <_init>
 8013348:	1ba4      	subs	r4, r4, r6
 801334a:	10a4      	asrs	r4, r4, #2
 801334c:	2500      	movs	r5, #0
 801334e:	42a5      	cmp	r5, r4
 8013350:	d105      	bne.n	801335e <__libc_init_array+0x2e>
 8013352:	bd70      	pop	{r4, r5, r6, pc}
 8013354:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013358:	4798      	blx	r3
 801335a:	3501      	adds	r5, #1
 801335c:	e7ee      	b.n	801333c <__libc_init_array+0xc>
 801335e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013362:	4798      	blx	r3
 8013364:	3501      	adds	r5, #1
 8013366:	e7f2      	b.n	801334e <__libc_init_array+0x1e>
 8013368:	0801823c 	.word	0x0801823c
 801336c:	0801823c 	.word	0x0801823c
 8013370:	0801823c 	.word	0x0801823c
 8013374:	08018244 	.word	0x08018244

08013378 <memcpy>:
 8013378:	b510      	push	{r4, lr}
 801337a:	1e43      	subs	r3, r0, #1
 801337c:	440a      	add	r2, r1
 801337e:	4291      	cmp	r1, r2
 8013380:	d100      	bne.n	8013384 <memcpy+0xc>
 8013382:	bd10      	pop	{r4, pc}
 8013384:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013388:	f803 4f01 	strb.w	r4, [r3, #1]!
 801338c:	e7f7      	b.n	801337e <memcpy+0x6>

0801338e <memset>:
 801338e:	4402      	add	r2, r0
 8013390:	4603      	mov	r3, r0
 8013392:	4293      	cmp	r3, r2
 8013394:	d100      	bne.n	8013398 <memset+0xa>
 8013396:	4770      	bx	lr
 8013398:	f803 1b01 	strb.w	r1, [r3], #1
 801339c:	e7f9      	b.n	8013392 <memset+0x4>

0801339e <__cvt>:
 801339e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80133a2:	ec55 4b10 	vmov	r4, r5, d0
 80133a6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80133a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80133ac:	2d00      	cmp	r5, #0
 80133ae:	460e      	mov	r6, r1
 80133b0:	4691      	mov	r9, r2
 80133b2:	4619      	mov	r1, r3
 80133b4:	bfb8      	it	lt
 80133b6:	4622      	movlt	r2, r4
 80133b8:	462b      	mov	r3, r5
 80133ba:	f027 0720 	bic.w	r7, r7, #32
 80133be:	bfbb      	ittet	lt
 80133c0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80133c4:	461d      	movlt	r5, r3
 80133c6:	2300      	movge	r3, #0
 80133c8:	232d      	movlt	r3, #45	; 0x2d
 80133ca:	bfb8      	it	lt
 80133cc:	4614      	movlt	r4, r2
 80133ce:	2f46      	cmp	r7, #70	; 0x46
 80133d0:	700b      	strb	r3, [r1, #0]
 80133d2:	d004      	beq.n	80133de <__cvt+0x40>
 80133d4:	2f45      	cmp	r7, #69	; 0x45
 80133d6:	d100      	bne.n	80133da <__cvt+0x3c>
 80133d8:	3601      	adds	r6, #1
 80133da:	2102      	movs	r1, #2
 80133dc:	e000      	b.n	80133e0 <__cvt+0x42>
 80133de:	2103      	movs	r1, #3
 80133e0:	ab03      	add	r3, sp, #12
 80133e2:	9301      	str	r3, [sp, #4]
 80133e4:	ab02      	add	r3, sp, #8
 80133e6:	9300      	str	r3, [sp, #0]
 80133e8:	4632      	mov	r2, r6
 80133ea:	4653      	mov	r3, sl
 80133ec:	ec45 4b10 	vmov	d0, r4, r5
 80133f0:	f001 fdfe 	bl	8014ff0 <_dtoa_r>
 80133f4:	2f47      	cmp	r7, #71	; 0x47
 80133f6:	4680      	mov	r8, r0
 80133f8:	d102      	bne.n	8013400 <__cvt+0x62>
 80133fa:	f019 0f01 	tst.w	r9, #1
 80133fe:	d026      	beq.n	801344e <__cvt+0xb0>
 8013400:	2f46      	cmp	r7, #70	; 0x46
 8013402:	eb08 0906 	add.w	r9, r8, r6
 8013406:	d111      	bne.n	801342c <__cvt+0x8e>
 8013408:	f898 3000 	ldrb.w	r3, [r8]
 801340c:	2b30      	cmp	r3, #48	; 0x30
 801340e:	d10a      	bne.n	8013426 <__cvt+0x88>
 8013410:	2200      	movs	r2, #0
 8013412:	2300      	movs	r3, #0
 8013414:	4620      	mov	r0, r4
 8013416:	4629      	mov	r1, r5
 8013418:	f7ed fb6e 	bl	8000af8 <__aeabi_dcmpeq>
 801341c:	b918      	cbnz	r0, 8013426 <__cvt+0x88>
 801341e:	f1c6 0601 	rsb	r6, r6, #1
 8013422:	f8ca 6000 	str.w	r6, [sl]
 8013426:	f8da 3000 	ldr.w	r3, [sl]
 801342a:	4499      	add	r9, r3
 801342c:	2200      	movs	r2, #0
 801342e:	2300      	movs	r3, #0
 8013430:	4620      	mov	r0, r4
 8013432:	4629      	mov	r1, r5
 8013434:	f7ed fb60 	bl	8000af8 <__aeabi_dcmpeq>
 8013438:	b938      	cbnz	r0, 801344a <__cvt+0xac>
 801343a:	2230      	movs	r2, #48	; 0x30
 801343c:	9b03      	ldr	r3, [sp, #12]
 801343e:	454b      	cmp	r3, r9
 8013440:	d205      	bcs.n	801344e <__cvt+0xb0>
 8013442:	1c59      	adds	r1, r3, #1
 8013444:	9103      	str	r1, [sp, #12]
 8013446:	701a      	strb	r2, [r3, #0]
 8013448:	e7f8      	b.n	801343c <__cvt+0x9e>
 801344a:	f8cd 900c 	str.w	r9, [sp, #12]
 801344e:	9b03      	ldr	r3, [sp, #12]
 8013450:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013452:	eba3 0308 	sub.w	r3, r3, r8
 8013456:	4640      	mov	r0, r8
 8013458:	6013      	str	r3, [r2, #0]
 801345a:	b004      	add	sp, #16
 801345c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08013460 <__exponent>:
 8013460:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013462:	2900      	cmp	r1, #0
 8013464:	4604      	mov	r4, r0
 8013466:	bfba      	itte	lt
 8013468:	4249      	neglt	r1, r1
 801346a:	232d      	movlt	r3, #45	; 0x2d
 801346c:	232b      	movge	r3, #43	; 0x2b
 801346e:	2909      	cmp	r1, #9
 8013470:	f804 2b02 	strb.w	r2, [r4], #2
 8013474:	7043      	strb	r3, [r0, #1]
 8013476:	dd20      	ble.n	80134ba <__exponent+0x5a>
 8013478:	f10d 0307 	add.w	r3, sp, #7
 801347c:	461f      	mov	r7, r3
 801347e:	260a      	movs	r6, #10
 8013480:	fb91 f5f6 	sdiv	r5, r1, r6
 8013484:	fb06 1115 	mls	r1, r6, r5, r1
 8013488:	3130      	adds	r1, #48	; 0x30
 801348a:	2d09      	cmp	r5, #9
 801348c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013490:	f103 32ff 	add.w	r2, r3, #4294967295
 8013494:	4629      	mov	r1, r5
 8013496:	dc09      	bgt.n	80134ac <__exponent+0x4c>
 8013498:	3130      	adds	r1, #48	; 0x30
 801349a:	3b02      	subs	r3, #2
 801349c:	f802 1c01 	strb.w	r1, [r2, #-1]
 80134a0:	42bb      	cmp	r3, r7
 80134a2:	4622      	mov	r2, r4
 80134a4:	d304      	bcc.n	80134b0 <__exponent+0x50>
 80134a6:	1a10      	subs	r0, r2, r0
 80134a8:	b003      	add	sp, #12
 80134aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80134ac:	4613      	mov	r3, r2
 80134ae:	e7e7      	b.n	8013480 <__exponent+0x20>
 80134b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80134b4:	f804 2b01 	strb.w	r2, [r4], #1
 80134b8:	e7f2      	b.n	80134a0 <__exponent+0x40>
 80134ba:	2330      	movs	r3, #48	; 0x30
 80134bc:	4419      	add	r1, r3
 80134be:	7083      	strb	r3, [r0, #2]
 80134c0:	1d02      	adds	r2, r0, #4
 80134c2:	70c1      	strb	r1, [r0, #3]
 80134c4:	e7ef      	b.n	80134a6 <__exponent+0x46>
	...

080134c8 <_printf_float>:
 80134c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134cc:	b08d      	sub	sp, #52	; 0x34
 80134ce:	460c      	mov	r4, r1
 80134d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80134d4:	4616      	mov	r6, r2
 80134d6:	461f      	mov	r7, r3
 80134d8:	4605      	mov	r5, r0
 80134da:	f002 fe7b 	bl	80161d4 <_localeconv_r>
 80134de:	6803      	ldr	r3, [r0, #0]
 80134e0:	9304      	str	r3, [sp, #16]
 80134e2:	4618      	mov	r0, r3
 80134e4:	f7ec fe8c 	bl	8000200 <strlen>
 80134e8:	2300      	movs	r3, #0
 80134ea:	930a      	str	r3, [sp, #40]	; 0x28
 80134ec:	f8d8 3000 	ldr.w	r3, [r8]
 80134f0:	9005      	str	r0, [sp, #20]
 80134f2:	3307      	adds	r3, #7
 80134f4:	f023 0307 	bic.w	r3, r3, #7
 80134f8:	f103 0208 	add.w	r2, r3, #8
 80134fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013500:	f8d4 b000 	ldr.w	fp, [r4]
 8013504:	f8c8 2000 	str.w	r2, [r8]
 8013508:	e9d3 2300 	ldrd	r2, r3, [r3]
 801350c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013510:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8013514:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013518:	9307      	str	r3, [sp, #28]
 801351a:	f8cd 8018 	str.w	r8, [sp, #24]
 801351e:	f04f 32ff 	mov.w	r2, #4294967295
 8013522:	4ba7      	ldr	r3, [pc, #668]	; (80137c0 <_printf_float+0x2f8>)
 8013524:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013528:	f7ed fb18 	bl	8000b5c <__aeabi_dcmpun>
 801352c:	bb70      	cbnz	r0, 801358c <_printf_float+0xc4>
 801352e:	f04f 32ff 	mov.w	r2, #4294967295
 8013532:	4ba3      	ldr	r3, [pc, #652]	; (80137c0 <_printf_float+0x2f8>)
 8013534:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013538:	f7ed faf2 	bl	8000b20 <__aeabi_dcmple>
 801353c:	bb30      	cbnz	r0, 801358c <_printf_float+0xc4>
 801353e:	2200      	movs	r2, #0
 8013540:	2300      	movs	r3, #0
 8013542:	4640      	mov	r0, r8
 8013544:	4649      	mov	r1, r9
 8013546:	f7ed fae1 	bl	8000b0c <__aeabi_dcmplt>
 801354a:	b110      	cbz	r0, 8013552 <_printf_float+0x8a>
 801354c:	232d      	movs	r3, #45	; 0x2d
 801354e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013552:	4a9c      	ldr	r2, [pc, #624]	; (80137c4 <_printf_float+0x2fc>)
 8013554:	4b9c      	ldr	r3, [pc, #624]	; (80137c8 <_printf_float+0x300>)
 8013556:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801355a:	bf8c      	ite	hi
 801355c:	4690      	movhi	r8, r2
 801355e:	4698      	movls	r8, r3
 8013560:	2303      	movs	r3, #3
 8013562:	f02b 0204 	bic.w	r2, fp, #4
 8013566:	6123      	str	r3, [r4, #16]
 8013568:	6022      	str	r2, [r4, #0]
 801356a:	f04f 0900 	mov.w	r9, #0
 801356e:	9700      	str	r7, [sp, #0]
 8013570:	4633      	mov	r3, r6
 8013572:	aa0b      	add	r2, sp, #44	; 0x2c
 8013574:	4621      	mov	r1, r4
 8013576:	4628      	mov	r0, r5
 8013578:	f000 f9e6 	bl	8013948 <_printf_common>
 801357c:	3001      	adds	r0, #1
 801357e:	f040 808d 	bne.w	801369c <_printf_float+0x1d4>
 8013582:	f04f 30ff 	mov.w	r0, #4294967295
 8013586:	b00d      	add	sp, #52	; 0x34
 8013588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801358c:	4642      	mov	r2, r8
 801358e:	464b      	mov	r3, r9
 8013590:	4640      	mov	r0, r8
 8013592:	4649      	mov	r1, r9
 8013594:	f7ed fae2 	bl	8000b5c <__aeabi_dcmpun>
 8013598:	b110      	cbz	r0, 80135a0 <_printf_float+0xd8>
 801359a:	4a8c      	ldr	r2, [pc, #560]	; (80137cc <_printf_float+0x304>)
 801359c:	4b8c      	ldr	r3, [pc, #560]	; (80137d0 <_printf_float+0x308>)
 801359e:	e7da      	b.n	8013556 <_printf_float+0x8e>
 80135a0:	6861      	ldr	r1, [r4, #4]
 80135a2:	1c4b      	adds	r3, r1, #1
 80135a4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80135a8:	a80a      	add	r0, sp, #40	; 0x28
 80135aa:	d13e      	bne.n	801362a <_printf_float+0x162>
 80135ac:	2306      	movs	r3, #6
 80135ae:	6063      	str	r3, [r4, #4]
 80135b0:	2300      	movs	r3, #0
 80135b2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80135b6:	ab09      	add	r3, sp, #36	; 0x24
 80135b8:	9300      	str	r3, [sp, #0]
 80135ba:	ec49 8b10 	vmov	d0, r8, r9
 80135be:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80135c2:	6022      	str	r2, [r4, #0]
 80135c4:	f8cd a004 	str.w	sl, [sp, #4]
 80135c8:	6861      	ldr	r1, [r4, #4]
 80135ca:	4628      	mov	r0, r5
 80135cc:	f7ff fee7 	bl	801339e <__cvt>
 80135d0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80135d4:	2b47      	cmp	r3, #71	; 0x47
 80135d6:	4680      	mov	r8, r0
 80135d8:	d109      	bne.n	80135ee <_printf_float+0x126>
 80135da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80135dc:	1cd8      	adds	r0, r3, #3
 80135de:	db02      	blt.n	80135e6 <_printf_float+0x11e>
 80135e0:	6862      	ldr	r2, [r4, #4]
 80135e2:	4293      	cmp	r3, r2
 80135e4:	dd47      	ble.n	8013676 <_printf_float+0x1ae>
 80135e6:	f1aa 0a02 	sub.w	sl, sl, #2
 80135ea:	fa5f fa8a 	uxtb.w	sl, sl
 80135ee:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80135f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80135f4:	d824      	bhi.n	8013640 <_printf_float+0x178>
 80135f6:	3901      	subs	r1, #1
 80135f8:	4652      	mov	r2, sl
 80135fa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80135fe:	9109      	str	r1, [sp, #36]	; 0x24
 8013600:	f7ff ff2e 	bl	8013460 <__exponent>
 8013604:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013606:	1813      	adds	r3, r2, r0
 8013608:	2a01      	cmp	r2, #1
 801360a:	4681      	mov	r9, r0
 801360c:	6123      	str	r3, [r4, #16]
 801360e:	dc02      	bgt.n	8013616 <_printf_float+0x14e>
 8013610:	6822      	ldr	r2, [r4, #0]
 8013612:	07d1      	lsls	r1, r2, #31
 8013614:	d501      	bpl.n	801361a <_printf_float+0x152>
 8013616:	3301      	adds	r3, #1
 8013618:	6123      	str	r3, [r4, #16]
 801361a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801361e:	2b00      	cmp	r3, #0
 8013620:	d0a5      	beq.n	801356e <_printf_float+0xa6>
 8013622:	232d      	movs	r3, #45	; 0x2d
 8013624:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013628:	e7a1      	b.n	801356e <_printf_float+0xa6>
 801362a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801362e:	f000 8177 	beq.w	8013920 <_printf_float+0x458>
 8013632:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8013636:	d1bb      	bne.n	80135b0 <_printf_float+0xe8>
 8013638:	2900      	cmp	r1, #0
 801363a:	d1b9      	bne.n	80135b0 <_printf_float+0xe8>
 801363c:	2301      	movs	r3, #1
 801363e:	e7b6      	b.n	80135ae <_printf_float+0xe6>
 8013640:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8013644:	d119      	bne.n	801367a <_printf_float+0x1b2>
 8013646:	2900      	cmp	r1, #0
 8013648:	6863      	ldr	r3, [r4, #4]
 801364a:	dd0c      	ble.n	8013666 <_printf_float+0x19e>
 801364c:	6121      	str	r1, [r4, #16]
 801364e:	b913      	cbnz	r3, 8013656 <_printf_float+0x18e>
 8013650:	6822      	ldr	r2, [r4, #0]
 8013652:	07d2      	lsls	r2, r2, #31
 8013654:	d502      	bpl.n	801365c <_printf_float+0x194>
 8013656:	3301      	adds	r3, #1
 8013658:	440b      	add	r3, r1
 801365a:	6123      	str	r3, [r4, #16]
 801365c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801365e:	65a3      	str	r3, [r4, #88]	; 0x58
 8013660:	f04f 0900 	mov.w	r9, #0
 8013664:	e7d9      	b.n	801361a <_printf_float+0x152>
 8013666:	b913      	cbnz	r3, 801366e <_printf_float+0x1a6>
 8013668:	6822      	ldr	r2, [r4, #0]
 801366a:	07d0      	lsls	r0, r2, #31
 801366c:	d501      	bpl.n	8013672 <_printf_float+0x1aa>
 801366e:	3302      	adds	r3, #2
 8013670:	e7f3      	b.n	801365a <_printf_float+0x192>
 8013672:	2301      	movs	r3, #1
 8013674:	e7f1      	b.n	801365a <_printf_float+0x192>
 8013676:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801367a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801367e:	4293      	cmp	r3, r2
 8013680:	db05      	blt.n	801368e <_printf_float+0x1c6>
 8013682:	6822      	ldr	r2, [r4, #0]
 8013684:	6123      	str	r3, [r4, #16]
 8013686:	07d1      	lsls	r1, r2, #31
 8013688:	d5e8      	bpl.n	801365c <_printf_float+0x194>
 801368a:	3301      	adds	r3, #1
 801368c:	e7e5      	b.n	801365a <_printf_float+0x192>
 801368e:	2b00      	cmp	r3, #0
 8013690:	bfd4      	ite	le
 8013692:	f1c3 0302 	rsble	r3, r3, #2
 8013696:	2301      	movgt	r3, #1
 8013698:	4413      	add	r3, r2
 801369a:	e7de      	b.n	801365a <_printf_float+0x192>
 801369c:	6823      	ldr	r3, [r4, #0]
 801369e:	055a      	lsls	r2, r3, #21
 80136a0:	d407      	bmi.n	80136b2 <_printf_float+0x1ea>
 80136a2:	6923      	ldr	r3, [r4, #16]
 80136a4:	4642      	mov	r2, r8
 80136a6:	4631      	mov	r1, r6
 80136a8:	4628      	mov	r0, r5
 80136aa:	47b8      	blx	r7
 80136ac:	3001      	adds	r0, #1
 80136ae:	d12b      	bne.n	8013708 <_printf_float+0x240>
 80136b0:	e767      	b.n	8013582 <_printf_float+0xba>
 80136b2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80136b6:	f240 80dc 	bls.w	8013872 <_printf_float+0x3aa>
 80136ba:	2200      	movs	r2, #0
 80136bc:	2300      	movs	r3, #0
 80136be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80136c2:	f7ed fa19 	bl	8000af8 <__aeabi_dcmpeq>
 80136c6:	2800      	cmp	r0, #0
 80136c8:	d033      	beq.n	8013732 <_printf_float+0x26a>
 80136ca:	2301      	movs	r3, #1
 80136cc:	4a41      	ldr	r2, [pc, #260]	; (80137d4 <_printf_float+0x30c>)
 80136ce:	4631      	mov	r1, r6
 80136d0:	4628      	mov	r0, r5
 80136d2:	47b8      	blx	r7
 80136d4:	3001      	adds	r0, #1
 80136d6:	f43f af54 	beq.w	8013582 <_printf_float+0xba>
 80136da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80136de:	429a      	cmp	r2, r3
 80136e0:	db02      	blt.n	80136e8 <_printf_float+0x220>
 80136e2:	6823      	ldr	r3, [r4, #0]
 80136e4:	07d8      	lsls	r0, r3, #31
 80136e6:	d50f      	bpl.n	8013708 <_printf_float+0x240>
 80136e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80136ec:	4631      	mov	r1, r6
 80136ee:	4628      	mov	r0, r5
 80136f0:	47b8      	blx	r7
 80136f2:	3001      	adds	r0, #1
 80136f4:	f43f af45 	beq.w	8013582 <_printf_float+0xba>
 80136f8:	f04f 0800 	mov.w	r8, #0
 80136fc:	f104 091a 	add.w	r9, r4, #26
 8013700:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013702:	3b01      	subs	r3, #1
 8013704:	4543      	cmp	r3, r8
 8013706:	dc09      	bgt.n	801371c <_printf_float+0x254>
 8013708:	6823      	ldr	r3, [r4, #0]
 801370a:	079b      	lsls	r3, r3, #30
 801370c:	f100 8103 	bmi.w	8013916 <_printf_float+0x44e>
 8013710:	68e0      	ldr	r0, [r4, #12]
 8013712:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013714:	4298      	cmp	r0, r3
 8013716:	bfb8      	it	lt
 8013718:	4618      	movlt	r0, r3
 801371a:	e734      	b.n	8013586 <_printf_float+0xbe>
 801371c:	2301      	movs	r3, #1
 801371e:	464a      	mov	r2, r9
 8013720:	4631      	mov	r1, r6
 8013722:	4628      	mov	r0, r5
 8013724:	47b8      	blx	r7
 8013726:	3001      	adds	r0, #1
 8013728:	f43f af2b 	beq.w	8013582 <_printf_float+0xba>
 801372c:	f108 0801 	add.w	r8, r8, #1
 8013730:	e7e6      	b.n	8013700 <_printf_float+0x238>
 8013732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013734:	2b00      	cmp	r3, #0
 8013736:	dc2b      	bgt.n	8013790 <_printf_float+0x2c8>
 8013738:	2301      	movs	r3, #1
 801373a:	4a26      	ldr	r2, [pc, #152]	; (80137d4 <_printf_float+0x30c>)
 801373c:	4631      	mov	r1, r6
 801373e:	4628      	mov	r0, r5
 8013740:	47b8      	blx	r7
 8013742:	3001      	adds	r0, #1
 8013744:	f43f af1d 	beq.w	8013582 <_printf_float+0xba>
 8013748:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801374a:	b923      	cbnz	r3, 8013756 <_printf_float+0x28e>
 801374c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801374e:	b913      	cbnz	r3, 8013756 <_printf_float+0x28e>
 8013750:	6823      	ldr	r3, [r4, #0]
 8013752:	07d9      	lsls	r1, r3, #31
 8013754:	d5d8      	bpl.n	8013708 <_printf_float+0x240>
 8013756:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801375a:	4631      	mov	r1, r6
 801375c:	4628      	mov	r0, r5
 801375e:	47b8      	blx	r7
 8013760:	3001      	adds	r0, #1
 8013762:	f43f af0e 	beq.w	8013582 <_printf_float+0xba>
 8013766:	f04f 0900 	mov.w	r9, #0
 801376a:	f104 0a1a 	add.w	sl, r4, #26
 801376e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013770:	425b      	negs	r3, r3
 8013772:	454b      	cmp	r3, r9
 8013774:	dc01      	bgt.n	801377a <_printf_float+0x2b2>
 8013776:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013778:	e794      	b.n	80136a4 <_printf_float+0x1dc>
 801377a:	2301      	movs	r3, #1
 801377c:	4652      	mov	r2, sl
 801377e:	4631      	mov	r1, r6
 8013780:	4628      	mov	r0, r5
 8013782:	47b8      	blx	r7
 8013784:	3001      	adds	r0, #1
 8013786:	f43f aefc 	beq.w	8013582 <_printf_float+0xba>
 801378a:	f109 0901 	add.w	r9, r9, #1
 801378e:	e7ee      	b.n	801376e <_printf_float+0x2a6>
 8013790:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013792:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013794:	429a      	cmp	r2, r3
 8013796:	bfa8      	it	ge
 8013798:	461a      	movge	r2, r3
 801379a:	2a00      	cmp	r2, #0
 801379c:	4691      	mov	r9, r2
 801379e:	dd07      	ble.n	80137b0 <_printf_float+0x2e8>
 80137a0:	4613      	mov	r3, r2
 80137a2:	4631      	mov	r1, r6
 80137a4:	4642      	mov	r2, r8
 80137a6:	4628      	mov	r0, r5
 80137a8:	47b8      	blx	r7
 80137aa:	3001      	adds	r0, #1
 80137ac:	f43f aee9 	beq.w	8013582 <_printf_float+0xba>
 80137b0:	f104 031a 	add.w	r3, r4, #26
 80137b4:	f04f 0b00 	mov.w	fp, #0
 80137b8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80137bc:	9306      	str	r3, [sp, #24]
 80137be:	e015      	b.n	80137ec <_printf_float+0x324>
 80137c0:	7fefffff 	.word	0x7fefffff
 80137c4:	08017f04 	.word	0x08017f04
 80137c8:	08017f00 	.word	0x08017f00
 80137cc:	08017f0c 	.word	0x08017f0c
 80137d0:	08017f08 	.word	0x08017f08
 80137d4:	0801812b 	.word	0x0801812b
 80137d8:	2301      	movs	r3, #1
 80137da:	9a06      	ldr	r2, [sp, #24]
 80137dc:	4631      	mov	r1, r6
 80137de:	4628      	mov	r0, r5
 80137e0:	47b8      	blx	r7
 80137e2:	3001      	adds	r0, #1
 80137e4:	f43f aecd 	beq.w	8013582 <_printf_float+0xba>
 80137e8:	f10b 0b01 	add.w	fp, fp, #1
 80137ec:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80137f0:	ebaa 0309 	sub.w	r3, sl, r9
 80137f4:	455b      	cmp	r3, fp
 80137f6:	dcef      	bgt.n	80137d8 <_printf_float+0x310>
 80137f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80137fc:	429a      	cmp	r2, r3
 80137fe:	44d0      	add	r8, sl
 8013800:	db15      	blt.n	801382e <_printf_float+0x366>
 8013802:	6823      	ldr	r3, [r4, #0]
 8013804:	07da      	lsls	r2, r3, #31
 8013806:	d412      	bmi.n	801382e <_printf_float+0x366>
 8013808:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801380a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801380c:	eba3 020a 	sub.w	r2, r3, sl
 8013810:	eba3 0a01 	sub.w	sl, r3, r1
 8013814:	4592      	cmp	sl, r2
 8013816:	bfa8      	it	ge
 8013818:	4692      	movge	sl, r2
 801381a:	f1ba 0f00 	cmp.w	sl, #0
 801381e:	dc0e      	bgt.n	801383e <_printf_float+0x376>
 8013820:	f04f 0800 	mov.w	r8, #0
 8013824:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013828:	f104 091a 	add.w	r9, r4, #26
 801382c:	e019      	b.n	8013862 <_printf_float+0x39a>
 801382e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013832:	4631      	mov	r1, r6
 8013834:	4628      	mov	r0, r5
 8013836:	47b8      	blx	r7
 8013838:	3001      	adds	r0, #1
 801383a:	d1e5      	bne.n	8013808 <_printf_float+0x340>
 801383c:	e6a1      	b.n	8013582 <_printf_float+0xba>
 801383e:	4653      	mov	r3, sl
 8013840:	4642      	mov	r2, r8
 8013842:	4631      	mov	r1, r6
 8013844:	4628      	mov	r0, r5
 8013846:	47b8      	blx	r7
 8013848:	3001      	adds	r0, #1
 801384a:	d1e9      	bne.n	8013820 <_printf_float+0x358>
 801384c:	e699      	b.n	8013582 <_printf_float+0xba>
 801384e:	2301      	movs	r3, #1
 8013850:	464a      	mov	r2, r9
 8013852:	4631      	mov	r1, r6
 8013854:	4628      	mov	r0, r5
 8013856:	47b8      	blx	r7
 8013858:	3001      	adds	r0, #1
 801385a:	f43f ae92 	beq.w	8013582 <_printf_float+0xba>
 801385e:	f108 0801 	add.w	r8, r8, #1
 8013862:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013866:	1a9b      	subs	r3, r3, r2
 8013868:	eba3 030a 	sub.w	r3, r3, sl
 801386c:	4543      	cmp	r3, r8
 801386e:	dcee      	bgt.n	801384e <_printf_float+0x386>
 8013870:	e74a      	b.n	8013708 <_printf_float+0x240>
 8013872:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013874:	2a01      	cmp	r2, #1
 8013876:	dc01      	bgt.n	801387c <_printf_float+0x3b4>
 8013878:	07db      	lsls	r3, r3, #31
 801387a:	d53a      	bpl.n	80138f2 <_printf_float+0x42a>
 801387c:	2301      	movs	r3, #1
 801387e:	4642      	mov	r2, r8
 8013880:	4631      	mov	r1, r6
 8013882:	4628      	mov	r0, r5
 8013884:	47b8      	blx	r7
 8013886:	3001      	adds	r0, #1
 8013888:	f43f ae7b 	beq.w	8013582 <_printf_float+0xba>
 801388c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013890:	4631      	mov	r1, r6
 8013892:	4628      	mov	r0, r5
 8013894:	47b8      	blx	r7
 8013896:	3001      	adds	r0, #1
 8013898:	f108 0801 	add.w	r8, r8, #1
 801389c:	f43f ae71 	beq.w	8013582 <_printf_float+0xba>
 80138a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80138a2:	2200      	movs	r2, #0
 80138a4:	f103 3aff 	add.w	sl, r3, #4294967295
 80138a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80138ac:	2300      	movs	r3, #0
 80138ae:	f7ed f923 	bl	8000af8 <__aeabi_dcmpeq>
 80138b2:	b9c8      	cbnz	r0, 80138e8 <_printf_float+0x420>
 80138b4:	4653      	mov	r3, sl
 80138b6:	4642      	mov	r2, r8
 80138b8:	4631      	mov	r1, r6
 80138ba:	4628      	mov	r0, r5
 80138bc:	47b8      	blx	r7
 80138be:	3001      	adds	r0, #1
 80138c0:	d10e      	bne.n	80138e0 <_printf_float+0x418>
 80138c2:	e65e      	b.n	8013582 <_printf_float+0xba>
 80138c4:	2301      	movs	r3, #1
 80138c6:	4652      	mov	r2, sl
 80138c8:	4631      	mov	r1, r6
 80138ca:	4628      	mov	r0, r5
 80138cc:	47b8      	blx	r7
 80138ce:	3001      	adds	r0, #1
 80138d0:	f43f ae57 	beq.w	8013582 <_printf_float+0xba>
 80138d4:	f108 0801 	add.w	r8, r8, #1
 80138d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80138da:	3b01      	subs	r3, #1
 80138dc:	4543      	cmp	r3, r8
 80138de:	dcf1      	bgt.n	80138c4 <_printf_float+0x3fc>
 80138e0:	464b      	mov	r3, r9
 80138e2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80138e6:	e6de      	b.n	80136a6 <_printf_float+0x1de>
 80138e8:	f04f 0800 	mov.w	r8, #0
 80138ec:	f104 0a1a 	add.w	sl, r4, #26
 80138f0:	e7f2      	b.n	80138d8 <_printf_float+0x410>
 80138f2:	2301      	movs	r3, #1
 80138f4:	e7df      	b.n	80138b6 <_printf_float+0x3ee>
 80138f6:	2301      	movs	r3, #1
 80138f8:	464a      	mov	r2, r9
 80138fa:	4631      	mov	r1, r6
 80138fc:	4628      	mov	r0, r5
 80138fe:	47b8      	blx	r7
 8013900:	3001      	adds	r0, #1
 8013902:	f43f ae3e 	beq.w	8013582 <_printf_float+0xba>
 8013906:	f108 0801 	add.w	r8, r8, #1
 801390a:	68e3      	ldr	r3, [r4, #12]
 801390c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801390e:	1a9b      	subs	r3, r3, r2
 8013910:	4543      	cmp	r3, r8
 8013912:	dcf0      	bgt.n	80138f6 <_printf_float+0x42e>
 8013914:	e6fc      	b.n	8013710 <_printf_float+0x248>
 8013916:	f04f 0800 	mov.w	r8, #0
 801391a:	f104 0919 	add.w	r9, r4, #25
 801391e:	e7f4      	b.n	801390a <_printf_float+0x442>
 8013920:	2900      	cmp	r1, #0
 8013922:	f43f ae8b 	beq.w	801363c <_printf_float+0x174>
 8013926:	2300      	movs	r3, #0
 8013928:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801392c:	ab09      	add	r3, sp, #36	; 0x24
 801392e:	9300      	str	r3, [sp, #0]
 8013930:	ec49 8b10 	vmov	d0, r8, r9
 8013934:	6022      	str	r2, [r4, #0]
 8013936:	f8cd a004 	str.w	sl, [sp, #4]
 801393a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801393e:	4628      	mov	r0, r5
 8013940:	f7ff fd2d 	bl	801339e <__cvt>
 8013944:	4680      	mov	r8, r0
 8013946:	e648      	b.n	80135da <_printf_float+0x112>

08013948 <_printf_common>:
 8013948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801394c:	4691      	mov	r9, r2
 801394e:	461f      	mov	r7, r3
 8013950:	688a      	ldr	r2, [r1, #8]
 8013952:	690b      	ldr	r3, [r1, #16]
 8013954:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013958:	4293      	cmp	r3, r2
 801395a:	bfb8      	it	lt
 801395c:	4613      	movlt	r3, r2
 801395e:	f8c9 3000 	str.w	r3, [r9]
 8013962:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013966:	4606      	mov	r6, r0
 8013968:	460c      	mov	r4, r1
 801396a:	b112      	cbz	r2, 8013972 <_printf_common+0x2a>
 801396c:	3301      	adds	r3, #1
 801396e:	f8c9 3000 	str.w	r3, [r9]
 8013972:	6823      	ldr	r3, [r4, #0]
 8013974:	0699      	lsls	r1, r3, #26
 8013976:	bf42      	ittt	mi
 8013978:	f8d9 3000 	ldrmi.w	r3, [r9]
 801397c:	3302      	addmi	r3, #2
 801397e:	f8c9 3000 	strmi.w	r3, [r9]
 8013982:	6825      	ldr	r5, [r4, #0]
 8013984:	f015 0506 	ands.w	r5, r5, #6
 8013988:	d107      	bne.n	801399a <_printf_common+0x52>
 801398a:	f104 0a19 	add.w	sl, r4, #25
 801398e:	68e3      	ldr	r3, [r4, #12]
 8013990:	f8d9 2000 	ldr.w	r2, [r9]
 8013994:	1a9b      	subs	r3, r3, r2
 8013996:	42ab      	cmp	r3, r5
 8013998:	dc28      	bgt.n	80139ec <_printf_common+0xa4>
 801399a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801399e:	6822      	ldr	r2, [r4, #0]
 80139a0:	3300      	adds	r3, #0
 80139a2:	bf18      	it	ne
 80139a4:	2301      	movne	r3, #1
 80139a6:	0692      	lsls	r2, r2, #26
 80139a8:	d42d      	bmi.n	8013a06 <_printf_common+0xbe>
 80139aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80139ae:	4639      	mov	r1, r7
 80139b0:	4630      	mov	r0, r6
 80139b2:	47c0      	blx	r8
 80139b4:	3001      	adds	r0, #1
 80139b6:	d020      	beq.n	80139fa <_printf_common+0xb2>
 80139b8:	6823      	ldr	r3, [r4, #0]
 80139ba:	68e5      	ldr	r5, [r4, #12]
 80139bc:	f8d9 2000 	ldr.w	r2, [r9]
 80139c0:	f003 0306 	and.w	r3, r3, #6
 80139c4:	2b04      	cmp	r3, #4
 80139c6:	bf08      	it	eq
 80139c8:	1aad      	subeq	r5, r5, r2
 80139ca:	68a3      	ldr	r3, [r4, #8]
 80139cc:	6922      	ldr	r2, [r4, #16]
 80139ce:	bf0c      	ite	eq
 80139d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80139d4:	2500      	movne	r5, #0
 80139d6:	4293      	cmp	r3, r2
 80139d8:	bfc4      	itt	gt
 80139da:	1a9b      	subgt	r3, r3, r2
 80139dc:	18ed      	addgt	r5, r5, r3
 80139de:	f04f 0900 	mov.w	r9, #0
 80139e2:	341a      	adds	r4, #26
 80139e4:	454d      	cmp	r5, r9
 80139e6:	d11a      	bne.n	8013a1e <_printf_common+0xd6>
 80139e8:	2000      	movs	r0, #0
 80139ea:	e008      	b.n	80139fe <_printf_common+0xb6>
 80139ec:	2301      	movs	r3, #1
 80139ee:	4652      	mov	r2, sl
 80139f0:	4639      	mov	r1, r7
 80139f2:	4630      	mov	r0, r6
 80139f4:	47c0      	blx	r8
 80139f6:	3001      	adds	r0, #1
 80139f8:	d103      	bne.n	8013a02 <_printf_common+0xba>
 80139fa:	f04f 30ff 	mov.w	r0, #4294967295
 80139fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a02:	3501      	adds	r5, #1
 8013a04:	e7c3      	b.n	801398e <_printf_common+0x46>
 8013a06:	18e1      	adds	r1, r4, r3
 8013a08:	1c5a      	adds	r2, r3, #1
 8013a0a:	2030      	movs	r0, #48	; 0x30
 8013a0c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013a10:	4422      	add	r2, r4
 8013a12:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013a16:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013a1a:	3302      	adds	r3, #2
 8013a1c:	e7c5      	b.n	80139aa <_printf_common+0x62>
 8013a1e:	2301      	movs	r3, #1
 8013a20:	4622      	mov	r2, r4
 8013a22:	4639      	mov	r1, r7
 8013a24:	4630      	mov	r0, r6
 8013a26:	47c0      	blx	r8
 8013a28:	3001      	adds	r0, #1
 8013a2a:	d0e6      	beq.n	80139fa <_printf_common+0xb2>
 8013a2c:	f109 0901 	add.w	r9, r9, #1
 8013a30:	e7d8      	b.n	80139e4 <_printf_common+0x9c>
	...

08013a34 <_printf_i>:
 8013a34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013a38:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8013a3c:	460c      	mov	r4, r1
 8013a3e:	7e09      	ldrb	r1, [r1, #24]
 8013a40:	b085      	sub	sp, #20
 8013a42:	296e      	cmp	r1, #110	; 0x6e
 8013a44:	4617      	mov	r7, r2
 8013a46:	4606      	mov	r6, r0
 8013a48:	4698      	mov	r8, r3
 8013a4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013a4c:	f000 80b3 	beq.w	8013bb6 <_printf_i+0x182>
 8013a50:	d822      	bhi.n	8013a98 <_printf_i+0x64>
 8013a52:	2963      	cmp	r1, #99	; 0x63
 8013a54:	d036      	beq.n	8013ac4 <_printf_i+0x90>
 8013a56:	d80a      	bhi.n	8013a6e <_printf_i+0x3a>
 8013a58:	2900      	cmp	r1, #0
 8013a5a:	f000 80b9 	beq.w	8013bd0 <_printf_i+0x19c>
 8013a5e:	2958      	cmp	r1, #88	; 0x58
 8013a60:	f000 8083 	beq.w	8013b6a <_printf_i+0x136>
 8013a64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013a68:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8013a6c:	e032      	b.n	8013ad4 <_printf_i+0xa0>
 8013a6e:	2964      	cmp	r1, #100	; 0x64
 8013a70:	d001      	beq.n	8013a76 <_printf_i+0x42>
 8013a72:	2969      	cmp	r1, #105	; 0x69
 8013a74:	d1f6      	bne.n	8013a64 <_printf_i+0x30>
 8013a76:	6820      	ldr	r0, [r4, #0]
 8013a78:	6813      	ldr	r3, [r2, #0]
 8013a7a:	0605      	lsls	r5, r0, #24
 8013a7c:	f103 0104 	add.w	r1, r3, #4
 8013a80:	d52a      	bpl.n	8013ad8 <_printf_i+0xa4>
 8013a82:	681b      	ldr	r3, [r3, #0]
 8013a84:	6011      	str	r1, [r2, #0]
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	da03      	bge.n	8013a92 <_printf_i+0x5e>
 8013a8a:	222d      	movs	r2, #45	; 0x2d
 8013a8c:	425b      	negs	r3, r3
 8013a8e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8013a92:	486f      	ldr	r0, [pc, #444]	; (8013c50 <_printf_i+0x21c>)
 8013a94:	220a      	movs	r2, #10
 8013a96:	e039      	b.n	8013b0c <_printf_i+0xd8>
 8013a98:	2973      	cmp	r1, #115	; 0x73
 8013a9a:	f000 809d 	beq.w	8013bd8 <_printf_i+0x1a4>
 8013a9e:	d808      	bhi.n	8013ab2 <_printf_i+0x7e>
 8013aa0:	296f      	cmp	r1, #111	; 0x6f
 8013aa2:	d020      	beq.n	8013ae6 <_printf_i+0xb2>
 8013aa4:	2970      	cmp	r1, #112	; 0x70
 8013aa6:	d1dd      	bne.n	8013a64 <_printf_i+0x30>
 8013aa8:	6823      	ldr	r3, [r4, #0]
 8013aaa:	f043 0320 	orr.w	r3, r3, #32
 8013aae:	6023      	str	r3, [r4, #0]
 8013ab0:	e003      	b.n	8013aba <_printf_i+0x86>
 8013ab2:	2975      	cmp	r1, #117	; 0x75
 8013ab4:	d017      	beq.n	8013ae6 <_printf_i+0xb2>
 8013ab6:	2978      	cmp	r1, #120	; 0x78
 8013ab8:	d1d4      	bne.n	8013a64 <_printf_i+0x30>
 8013aba:	2378      	movs	r3, #120	; 0x78
 8013abc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013ac0:	4864      	ldr	r0, [pc, #400]	; (8013c54 <_printf_i+0x220>)
 8013ac2:	e055      	b.n	8013b70 <_printf_i+0x13c>
 8013ac4:	6813      	ldr	r3, [r2, #0]
 8013ac6:	1d19      	adds	r1, r3, #4
 8013ac8:	681b      	ldr	r3, [r3, #0]
 8013aca:	6011      	str	r1, [r2, #0]
 8013acc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013ad0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013ad4:	2301      	movs	r3, #1
 8013ad6:	e08c      	b.n	8013bf2 <_printf_i+0x1be>
 8013ad8:	681b      	ldr	r3, [r3, #0]
 8013ada:	6011      	str	r1, [r2, #0]
 8013adc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013ae0:	bf18      	it	ne
 8013ae2:	b21b      	sxthne	r3, r3
 8013ae4:	e7cf      	b.n	8013a86 <_printf_i+0x52>
 8013ae6:	6813      	ldr	r3, [r2, #0]
 8013ae8:	6825      	ldr	r5, [r4, #0]
 8013aea:	1d18      	adds	r0, r3, #4
 8013aec:	6010      	str	r0, [r2, #0]
 8013aee:	0628      	lsls	r0, r5, #24
 8013af0:	d501      	bpl.n	8013af6 <_printf_i+0xc2>
 8013af2:	681b      	ldr	r3, [r3, #0]
 8013af4:	e002      	b.n	8013afc <_printf_i+0xc8>
 8013af6:	0668      	lsls	r0, r5, #25
 8013af8:	d5fb      	bpl.n	8013af2 <_printf_i+0xbe>
 8013afa:	881b      	ldrh	r3, [r3, #0]
 8013afc:	4854      	ldr	r0, [pc, #336]	; (8013c50 <_printf_i+0x21c>)
 8013afe:	296f      	cmp	r1, #111	; 0x6f
 8013b00:	bf14      	ite	ne
 8013b02:	220a      	movne	r2, #10
 8013b04:	2208      	moveq	r2, #8
 8013b06:	2100      	movs	r1, #0
 8013b08:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013b0c:	6865      	ldr	r5, [r4, #4]
 8013b0e:	60a5      	str	r5, [r4, #8]
 8013b10:	2d00      	cmp	r5, #0
 8013b12:	f2c0 8095 	blt.w	8013c40 <_printf_i+0x20c>
 8013b16:	6821      	ldr	r1, [r4, #0]
 8013b18:	f021 0104 	bic.w	r1, r1, #4
 8013b1c:	6021      	str	r1, [r4, #0]
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	d13d      	bne.n	8013b9e <_printf_i+0x16a>
 8013b22:	2d00      	cmp	r5, #0
 8013b24:	f040 808e 	bne.w	8013c44 <_printf_i+0x210>
 8013b28:	4665      	mov	r5, ip
 8013b2a:	2a08      	cmp	r2, #8
 8013b2c:	d10b      	bne.n	8013b46 <_printf_i+0x112>
 8013b2e:	6823      	ldr	r3, [r4, #0]
 8013b30:	07db      	lsls	r3, r3, #31
 8013b32:	d508      	bpl.n	8013b46 <_printf_i+0x112>
 8013b34:	6923      	ldr	r3, [r4, #16]
 8013b36:	6862      	ldr	r2, [r4, #4]
 8013b38:	429a      	cmp	r2, r3
 8013b3a:	bfde      	ittt	le
 8013b3c:	2330      	movle	r3, #48	; 0x30
 8013b3e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013b42:	f105 35ff 	addle.w	r5, r5, #4294967295
 8013b46:	ebac 0305 	sub.w	r3, ip, r5
 8013b4a:	6123      	str	r3, [r4, #16]
 8013b4c:	f8cd 8000 	str.w	r8, [sp]
 8013b50:	463b      	mov	r3, r7
 8013b52:	aa03      	add	r2, sp, #12
 8013b54:	4621      	mov	r1, r4
 8013b56:	4630      	mov	r0, r6
 8013b58:	f7ff fef6 	bl	8013948 <_printf_common>
 8013b5c:	3001      	adds	r0, #1
 8013b5e:	d14d      	bne.n	8013bfc <_printf_i+0x1c8>
 8013b60:	f04f 30ff 	mov.w	r0, #4294967295
 8013b64:	b005      	add	sp, #20
 8013b66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013b6a:	4839      	ldr	r0, [pc, #228]	; (8013c50 <_printf_i+0x21c>)
 8013b6c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8013b70:	6813      	ldr	r3, [r2, #0]
 8013b72:	6821      	ldr	r1, [r4, #0]
 8013b74:	1d1d      	adds	r5, r3, #4
 8013b76:	681b      	ldr	r3, [r3, #0]
 8013b78:	6015      	str	r5, [r2, #0]
 8013b7a:	060a      	lsls	r2, r1, #24
 8013b7c:	d50b      	bpl.n	8013b96 <_printf_i+0x162>
 8013b7e:	07ca      	lsls	r2, r1, #31
 8013b80:	bf44      	itt	mi
 8013b82:	f041 0120 	orrmi.w	r1, r1, #32
 8013b86:	6021      	strmi	r1, [r4, #0]
 8013b88:	b91b      	cbnz	r3, 8013b92 <_printf_i+0x15e>
 8013b8a:	6822      	ldr	r2, [r4, #0]
 8013b8c:	f022 0220 	bic.w	r2, r2, #32
 8013b90:	6022      	str	r2, [r4, #0]
 8013b92:	2210      	movs	r2, #16
 8013b94:	e7b7      	b.n	8013b06 <_printf_i+0xd2>
 8013b96:	064d      	lsls	r5, r1, #25
 8013b98:	bf48      	it	mi
 8013b9a:	b29b      	uxthmi	r3, r3
 8013b9c:	e7ef      	b.n	8013b7e <_printf_i+0x14a>
 8013b9e:	4665      	mov	r5, ip
 8013ba0:	fbb3 f1f2 	udiv	r1, r3, r2
 8013ba4:	fb02 3311 	mls	r3, r2, r1, r3
 8013ba8:	5cc3      	ldrb	r3, [r0, r3]
 8013baa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8013bae:	460b      	mov	r3, r1
 8013bb0:	2900      	cmp	r1, #0
 8013bb2:	d1f5      	bne.n	8013ba0 <_printf_i+0x16c>
 8013bb4:	e7b9      	b.n	8013b2a <_printf_i+0xf6>
 8013bb6:	6813      	ldr	r3, [r2, #0]
 8013bb8:	6825      	ldr	r5, [r4, #0]
 8013bba:	6961      	ldr	r1, [r4, #20]
 8013bbc:	1d18      	adds	r0, r3, #4
 8013bbe:	6010      	str	r0, [r2, #0]
 8013bc0:	0628      	lsls	r0, r5, #24
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	d501      	bpl.n	8013bca <_printf_i+0x196>
 8013bc6:	6019      	str	r1, [r3, #0]
 8013bc8:	e002      	b.n	8013bd0 <_printf_i+0x19c>
 8013bca:	066a      	lsls	r2, r5, #25
 8013bcc:	d5fb      	bpl.n	8013bc6 <_printf_i+0x192>
 8013bce:	8019      	strh	r1, [r3, #0]
 8013bd0:	2300      	movs	r3, #0
 8013bd2:	6123      	str	r3, [r4, #16]
 8013bd4:	4665      	mov	r5, ip
 8013bd6:	e7b9      	b.n	8013b4c <_printf_i+0x118>
 8013bd8:	6813      	ldr	r3, [r2, #0]
 8013bda:	1d19      	adds	r1, r3, #4
 8013bdc:	6011      	str	r1, [r2, #0]
 8013bde:	681d      	ldr	r5, [r3, #0]
 8013be0:	6862      	ldr	r2, [r4, #4]
 8013be2:	2100      	movs	r1, #0
 8013be4:	4628      	mov	r0, r5
 8013be6:	f7ec fb13 	bl	8000210 <memchr>
 8013bea:	b108      	cbz	r0, 8013bf0 <_printf_i+0x1bc>
 8013bec:	1b40      	subs	r0, r0, r5
 8013bee:	6060      	str	r0, [r4, #4]
 8013bf0:	6863      	ldr	r3, [r4, #4]
 8013bf2:	6123      	str	r3, [r4, #16]
 8013bf4:	2300      	movs	r3, #0
 8013bf6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013bfa:	e7a7      	b.n	8013b4c <_printf_i+0x118>
 8013bfc:	6923      	ldr	r3, [r4, #16]
 8013bfe:	462a      	mov	r2, r5
 8013c00:	4639      	mov	r1, r7
 8013c02:	4630      	mov	r0, r6
 8013c04:	47c0      	blx	r8
 8013c06:	3001      	adds	r0, #1
 8013c08:	d0aa      	beq.n	8013b60 <_printf_i+0x12c>
 8013c0a:	6823      	ldr	r3, [r4, #0]
 8013c0c:	079b      	lsls	r3, r3, #30
 8013c0e:	d413      	bmi.n	8013c38 <_printf_i+0x204>
 8013c10:	68e0      	ldr	r0, [r4, #12]
 8013c12:	9b03      	ldr	r3, [sp, #12]
 8013c14:	4298      	cmp	r0, r3
 8013c16:	bfb8      	it	lt
 8013c18:	4618      	movlt	r0, r3
 8013c1a:	e7a3      	b.n	8013b64 <_printf_i+0x130>
 8013c1c:	2301      	movs	r3, #1
 8013c1e:	464a      	mov	r2, r9
 8013c20:	4639      	mov	r1, r7
 8013c22:	4630      	mov	r0, r6
 8013c24:	47c0      	blx	r8
 8013c26:	3001      	adds	r0, #1
 8013c28:	d09a      	beq.n	8013b60 <_printf_i+0x12c>
 8013c2a:	3501      	adds	r5, #1
 8013c2c:	68e3      	ldr	r3, [r4, #12]
 8013c2e:	9a03      	ldr	r2, [sp, #12]
 8013c30:	1a9b      	subs	r3, r3, r2
 8013c32:	42ab      	cmp	r3, r5
 8013c34:	dcf2      	bgt.n	8013c1c <_printf_i+0x1e8>
 8013c36:	e7eb      	b.n	8013c10 <_printf_i+0x1dc>
 8013c38:	2500      	movs	r5, #0
 8013c3a:	f104 0919 	add.w	r9, r4, #25
 8013c3e:	e7f5      	b.n	8013c2c <_printf_i+0x1f8>
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d1ac      	bne.n	8013b9e <_printf_i+0x16a>
 8013c44:	7803      	ldrb	r3, [r0, #0]
 8013c46:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013c4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013c4e:	e76c      	b.n	8013b2a <_printf_i+0xf6>
 8013c50:	08017f10 	.word	0x08017f10
 8013c54:	08017f21 	.word	0x08017f21

08013c58 <_scanf_float>:
 8013c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c5c:	469a      	mov	sl, r3
 8013c5e:	688b      	ldr	r3, [r1, #8]
 8013c60:	4616      	mov	r6, r2
 8013c62:	1e5a      	subs	r2, r3, #1
 8013c64:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013c68:	b087      	sub	sp, #28
 8013c6a:	bf83      	ittte	hi
 8013c6c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8013c70:	189b      	addhi	r3, r3, r2
 8013c72:	9301      	strhi	r3, [sp, #4]
 8013c74:	2300      	movls	r3, #0
 8013c76:	bf86      	itte	hi
 8013c78:	f240 135d 	movwhi	r3, #349	; 0x15d
 8013c7c:	608b      	strhi	r3, [r1, #8]
 8013c7e:	9301      	strls	r3, [sp, #4]
 8013c80:	680b      	ldr	r3, [r1, #0]
 8013c82:	4688      	mov	r8, r1
 8013c84:	f04f 0b00 	mov.w	fp, #0
 8013c88:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8013c8c:	f848 3b1c 	str.w	r3, [r8], #28
 8013c90:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8013c94:	4607      	mov	r7, r0
 8013c96:	460c      	mov	r4, r1
 8013c98:	4645      	mov	r5, r8
 8013c9a:	465a      	mov	r2, fp
 8013c9c:	46d9      	mov	r9, fp
 8013c9e:	f8cd b008 	str.w	fp, [sp, #8]
 8013ca2:	68a1      	ldr	r1, [r4, #8]
 8013ca4:	b181      	cbz	r1, 8013cc8 <_scanf_float+0x70>
 8013ca6:	6833      	ldr	r3, [r6, #0]
 8013ca8:	781b      	ldrb	r3, [r3, #0]
 8013caa:	2b49      	cmp	r3, #73	; 0x49
 8013cac:	d071      	beq.n	8013d92 <_scanf_float+0x13a>
 8013cae:	d84d      	bhi.n	8013d4c <_scanf_float+0xf4>
 8013cb0:	2b39      	cmp	r3, #57	; 0x39
 8013cb2:	d840      	bhi.n	8013d36 <_scanf_float+0xde>
 8013cb4:	2b31      	cmp	r3, #49	; 0x31
 8013cb6:	f080 8088 	bcs.w	8013dca <_scanf_float+0x172>
 8013cba:	2b2d      	cmp	r3, #45	; 0x2d
 8013cbc:	f000 8090 	beq.w	8013de0 <_scanf_float+0x188>
 8013cc0:	d815      	bhi.n	8013cee <_scanf_float+0x96>
 8013cc2:	2b2b      	cmp	r3, #43	; 0x2b
 8013cc4:	f000 808c 	beq.w	8013de0 <_scanf_float+0x188>
 8013cc8:	f1b9 0f00 	cmp.w	r9, #0
 8013ccc:	d003      	beq.n	8013cd6 <_scanf_float+0x7e>
 8013cce:	6823      	ldr	r3, [r4, #0]
 8013cd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013cd4:	6023      	str	r3, [r4, #0]
 8013cd6:	3a01      	subs	r2, #1
 8013cd8:	2a01      	cmp	r2, #1
 8013cda:	f200 80ea 	bhi.w	8013eb2 <_scanf_float+0x25a>
 8013cde:	4545      	cmp	r5, r8
 8013ce0:	f200 80dc 	bhi.w	8013e9c <_scanf_float+0x244>
 8013ce4:	2601      	movs	r6, #1
 8013ce6:	4630      	mov	r0, r6
 8013ce8:	b007      	add	sp, #28
 8013cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013cee:	2b2e      	cmp	r3, #46	; 0x2e
 8013cf0:	f000 809f 	beq.w	8013e32 <_scanf_float+0x1da>
 8013cf4:	2b30      	cmp	r3, #48	; 0x30
 8013cf6:	d1e7      	bne.n	8013cc8 <_scanf_float+0x70>
 8013cf8:	6820      	ldr	r0, [r4, #0]
 8013cfa:	f410 7f80 	tst.w	r0, #256	; 0x100
 8013cfe:	d064      	beq.n	8013dca <_scanf_float+0x172>
 8013d00:	9b01      	ldr	r3, [sp, #4]
 8013d02:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8013d06:	6020      	str	r0, [r4, #0]
 8013d08:	f109 0901 	add.w	r9, r9, #1
 8013d0c:	b11b      	cbz	r3, 8013d16 <_scanf_float+0xbe>
 8013d0e:	3b01      	subs	r3, #1
 8013d10:	3101      	adds	r1, #1
 8013d12:	9301      	str	r3, [sp, #4]
 8013d14:	60a1      	str	r1, [r4, #8]
 8013d16:	68a3      	ldr	r3, [r4, #8]
 8013d18:	3b01      	subs	r3, #1
 8013d1a:	60a3      	str	r3, [r4, #8]
 8013d1c:	6923      	ldr	r3, [r4, #16]
 8013d1e:	3301      	adds	r3, #1
 8013d20:	6123      	str	r3, [r4, #16]
 8013d22:	6873      	ldr	r3, [r6, #4]
 8013d24:	3b01      	subs	r3, #1
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	6073      	str	r3, [r6, #4]
 8013d2a:	f340 80ac 	ble.w	8013e86 <_scanf_float+0x22e>
 8013d2e:	6833      	ldr	r3, [r6, #0]
 8013d30:	3301      	adds	r3, #1
 8013d32:	6033      	str	r3, [r6, #0]
 8013d34:	e7b5      	b.n	8013ca2 <_scanf_float+0x4a>
 8013d36:	2b45      	cmp	r3, #69	; 0x45
 8013d38:	f000 8085 	beq.w	8013e46 <_scanf_float+0x1ee>
 8013d3c:	2b46      	cmp	r3, #70	; 0x46
 8013d3e:	d06a      	beq.n	8013e16 <_scanf_float+0x1be>
 8013d40:	2b41      	cmp	r3, #65	; 0x41
 8013d42:	d1c1      	bne.n	8013cc8 <_scanf_float+0x70>
 8013d44:	2a01      	cmp	r2, #1
 8013d46:	d1bf      	bne.n	8013cc8 <_scanf_float+0x70>
 8013d48:	2202      	movs	r2, #2
 8013d4a:	e046      	b.n	8013dda <_scanf_float+0x182>
 8013d4c:	2b65      	cmp	r3, #101	; 0x65
 8013d4e:	d07a      	beq.n	8013e46 <_scanf_float+0x1ee>
 8013d50:	d818      	bhi.n	8013d84 <_scanf_float+0x12c>
 8013d52:	2b54      	cmp	r3, #84	; 0x54
 8013d54:	d066      	beq.n	8013e24 <_scanf_float+0x1cc>
 8013d56:	d811      	bhi.n	8013d7c <_scanf_float+0x124>
 8013d58:	2b4e      	cmp	r3, #78	; 0x4e
 8013d5a:	d1b5      	bne.n	8013cc8 <_scanf_float+0x70>
 8013d5c:	2a00      	cmp	r2, #0
 8013d5e:	d146      	bne.n	8013dee <_scanf_float+0x196>
 8013d60:	f1b9 0f00 	cmp.w	r9, #0
 8013d64:	d145      	bne.n	8013df2 <_scanf_float+0x19a>
 8013d66:	6821      	ldr	r1, [r4, #0]
 8013d68:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8013d6c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013d70:	d13f      	bne.n	8013df2 <_scanf_float+0x19a>
 8013d72:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013d76:	6021      	str	r1, [r4, #0]
 8013d78:	2201      	movs	r2, #1
 8013d7a:	e02e      	b.n	8013dda <_scanf_float+0x182>
 8013d7c:	2b59      	cmp	r3, #89	; 0x59
 8013d7e:	d01e      	beq.n	8013dbe <_scanf_float+0x166>
 8013d80:	2b61      	cmp	r3, #97	; 0x61
 8013d82:	e7de      	b.n	8013d42 <_scanf_float+0xea>
 8013d84:	2b6e      	cmp	r3, #110	; 0x6e
 8013d86:	d0e9      	beq.n	8013d5c <_scanf_float+0x104>
 8013d88:	d815      	bhi.n	8013db6 <_scanf_float+0x15e>
 8013d8a:	2b66      	cmp	r3, #102	; 0x66
 8013d8c:	d043      	beq.n	8013e16 <_scanf_float+0x1be>
 8013d8e:	2b69      	cmp	r3, #105	; 0x69
 8013d90:	d19a      	bne.n	8013cc8 <_scanf_float+0x70>
 8013d92:	f1bb 0f00 	cmp.w	fp, #0
 8013d96:	d138      	bne.n	8013e0a <_scanf_float+0x1b2>
 8013d98:	f1b9 0f00 	cmp.w	r9, #0
 8013d9c:	d197      	bne.n	8013cce <_scanf_float+0x76>
 8013d9e:	6821      	ldr	r1, [r4, #0]
 8013da0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8013da4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013da8:	d195      	bne.n	8013cd6 <_scanf_float+0x7e>
 8013daa:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013dae:	6021      	str	r1, [r4, #0]
 8013db0:	f04f 0b01 	mov.w	fp, #1
 8013db4:	e011      	b.n	8013dda <_scanf_float+0x182>
 8013db6:	2b74      	cmp	r3, #116	; 0x74
 8013db8:	d034      	beq.n	8013e24 <_scanf_float+0x1cc>
 8013dba:	2b79      	cmp	r3, #121	; 0x79
 8013dbc:	d184      	bne.n	8013cc8 <_scanf_float+0x70>
 8013dbe:	f1bb 0f07 	cmp.w	fp, #7
 8013dc2:	d181      	bne.n	8013cc8 <_scanf_float+0x70>
 8013dc4:	f04f 0b08 	mov.w	fp, #8
 8013dc8:	e007      	b.n	8013dda <_scanf_float+0x182>
 8013dca:	eb12 0f0b 	cmn.w	r2, fp
 8013dce:	f47f af7b 	bne.w	8013cc8 <_scanf_float+0x70>
 8013dd2:	6821      	ldr	r1, [r4, #0]
 8013dd4:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8013dd8:	6021      	str	r1, [r4, #0]
 8013dda:	702b      	strb	r3, [r5, #0]
 8013ddc:	3501      	adds	r5, #1
 8013dde:	e79a      	b.n	8013d16 <_scanf_float+0xbe>
 8013de0:	6821      	ldr	r1, [r4, #0]
 8013de2:	0608      	lsls	r0, r1, #24
 8013de4:	f57f af70 	bpl.w	8013cc8 <_scanf_float+0x70>
 8013de8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8013dec:	e7f4      	b.n	8013dd8 <_scanf_float+0x180>
 8013dee:	2a02      	cmp	r2, #2
 8013df0:	d047      	beq.n	8013e82 <_scanf_float+0x22a>
 8013df2:	f1bb 0f01 	cmp.w	fp, #1
 8013df6:	d003      	beq.n	8013e00 <_scanf_float+0x1a8>
 8013df8:	f1bb 0f04 	cmp.w	fp, #4
 8013dfc:	f47f af64 	bne.w	8013cc8 <_scanf_float+0x70>
 8013e00:	f10b 0b01 	add.w	fp, fp, #1
 8013e04:	fa5f fb8b 	uxtb.w	fp, fp
 8013e08:	e7e7      	b.n	8013dda <_scanf_float+0x182>
 8013e0a:	f1bb 0f03 	cmp.w	fp, #3
 8013e0e:	d0f7      	beq.n	8013e00 <_scanf_float+0x1a8>
 8013e10:	f1bb 0f05 	cmp.w	fp, #5
 8013e14:	e7f2      	b.n	8013dfc <_scanf_float+0x1a4>
 8013e16:	f1bb 0f02 	cmp.w	fp, #2
 8013e1a:	f47f af55 	bne.w	8013cc8 <_scanf_float+0x70>
 8013e1e:	f04f 0b03 	mov.w	fp, #3
 8013e22:	e7da      	b.n	8013dda <_scanf_float+0x182>
 8013e24:	f1bb 0f06 	cmp.w	fp, #6
 8013e28:	f47f af4e 	bne.w	8013cc8 <_scanf_float+0x70>
 8013e2c:	f04f 0b07 	mov.w	fp, #7
 8013e30:	e7d3      	b.n	8013dda <_scanf_float+0x182>
 8013e32:	6821      	ldr	r1, [r4, #0]
 8013e34:	0588      	lsls	r0, r1, #22
 8013e36:	f57f af47 	bpl.w	8013cc8 <_scanf_float+0x70>
 8013e3a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8013e3e:	6021      	str	r1, [r4, #0]
 8013e40:	f8cd 9008 	str.w	r9, [sp, #8]
 8013e44:	e7c9      	b.n	8013dda <_scanf_float+0x182>
 8013e46:	6821      	ldr	r1, [r4, #0]
 8013e48:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8013e4c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8013e50:	d006      	beq.n	8013e60 <_scanf_float+0x208>
 8013e52:	0548      	lsls	r0, r1, #21
 8013e54:	f57f af38 	bpl.w	8013cc8 <_scanf_float+0x70>
 8013e58:	f1b9 0f00 	cmp.w	r9, #0
 8013e5c:	f43f af3b 	beq.w	8013cd6 <_scanf_float+0x7e>
 8013e60:	0588      	lsls	r0, r1, #22
 8013e62:	bf58      	it	pl
 8013e64:	9802      	ldrpl	r0, [sp, #8]
 8013e66:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013e6a:	bf58      	it	pl
 8013e6c:	eba9 0000 	subpl.w	r0, r9, r0
 8013e70:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8013e74:	bf58      	it	pl
 8013e76:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8013e7a:	6021      	str	r1, [r4, #0]
 8013e7c:	f04f 0900 	mov.w	r9, #0
 8013e80:	e7ab      	b.n	8013dda <_scanf_float+0x182>
 8013e82:	2203      	movs	r2, #3
 8013e84:	e7a9      	b.n	8013dda <_scanf_float+0x182>
 8013e86:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013e8a:	9205      	str	r2, [sp, #20]
 8013e8c:	4631      	mov	r1, r6
 8013e8e:	4638      	mov	r0, r7
 8013e90:	4798      	blx	r3
 8013e92:	9a05      	ldr	r2, [sp, #20]
 8013e94:	2800      	cmp	r0, #0
 8013e96:	f43f af04 	beq.w	8013ca2 <_scanf_float+0x4a>
 8013e9a:	e715      	b.n	8013cc8 <_scanf_float+0x70>
 8013e9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013ea0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013ea4:	4632      	mov	r2, r6
 8013ea6:	4638      	mov	r0, r7
 8013ea8:	4798      	blx	r3
 8013eaa:	6923      	ldr	r3, [r4, #16]
 8013eac:	3b01      	subs	r3, #1
 8013eae:	6123      	str	r3, [r4, #16]
 8013eb0:	e715      	b.n	8013cde <_scanf_float+0x86>
 8013eb2:	f10b 33ff 	add.w	r3, fp, #4294967295
 8013eb6:	2b06      	cmp	r3, #6
 8013eb8:	d80a      	bhi.n	8013ed0 <_scanf_float+0x278>
 8013eba:	f1bb 0f02 	cmp.w	fp, #2
 8013ebe:	d968      	bls.n	8013f92 <_scanf_float+0x33a>
 8013ec0:	f1ab 0b03 	sub.w	fp, fp, #3
 8013ec4:	fa5f fb8b 	uxtb.w	fp, fp
 8013ec8:	eba5 0b0b 	sub.w	fp, r5, fp
 8013ecc:	455d      	cmp	r5, fp
 8013ece:	d14b      	bne.n	8013f68 <_scanf_float+0x310>
 8013ed0:	6823      	ldr	r3, [r4, #0]
 8013ed2:	05da      	lsls	r2, r3, #23
 8013ed4:	d51f      	bpl.n	8013f16 <_scanf_float+0x2be>
 8013ed6:	055b      	lsls	r3, r3, #21
 8013ed8:	d468      	bmi.n	8013fac <_scanf_float+0x354>
 8013eda:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013ede:	6923      	ldr	r3, [r4, #16]
 8013ee0:	2965      	cmp	r1, #101	; 0x65
 8013ee2:	f103 33ff 	add.w	r3, r3, #4294967295
 8013ee6:	f105 3bff 	add.w	fp, r5, #4294967295
 8013eea:	6123      	str	r3, [r4, #16]
 8013eec:	d00d      	beq.n	8013f0a <_scanf_float+0x2b2>
 8013eee:	2945      	cmp	r1, #69	; 0x45
 8013ef0:	d00b      	beq.n	8013f0a <_scanf_float+0x2b2>
 8013ef2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013ef6:	4632      	mov	r2, r6
 8013ef8:	4638      	mov	r0, r7
 8013efa:	4798      	blx	r3
 8013efc:	6923      	ldr	r3, [r4, #16]
 8013efe:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8013f02:	3b01      	subs	r3, #1
 8013f04:	f1a5 0b02 	sub.w	fp, r5, #2
 8013f08:	6123      	str	r3, [r4, #16]
 8013f0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013f0e:	4632      	mov	r2, r6
 8013f10:	4638      	mov	r0, r7
 8013f12:	4798      	blx	r3
 8013f14:	465d      	mov	r5, fp
 8013f16:	6826      	ldr	r6, [r4, #0]
 8013f18:	f016 0610 	ands.w	r6, r6, #16
 8013f1c:	d17a      	bne.n	8014014 <_scanf_float+0x3bc>
 8013f1e:	702e      	strb	r6, [r5, #0]
 8013f20:	6823      	ldr	r3, [r4, #0]
 8013f22:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8013f26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013f2a:	d142      	bne.n	8013fb2 <_scanf_float+0x35a>
 8013f2c:	9b02      	ldr	r3, [sp, #8]
 8013f2e:	eba9 0303 	sub.w	r3, r9, r3
 8013f32:	425a      	negs	r2, r3
 8013f34:	2b00      	cmp	r3, #0
 8013f36:	d149      	bne.n	8013fcc <_scanf_float+0x374>
 8013f38:	2200      	movs	r2, #0
 8013f3a:	4641      	mov	r1, r8
 8013f3c:	4638      	mov	r0, r7
 8013f3e:	f000 ff0b 	bl	8014d58 <_strtod_r>
 8013f42:	6825      	ldr	r5, [r4, #0]
 8013f44:	f8da 3000 	ldr.w	r3, [sl]
 8013f48:	f015 0f02 	tst.w	r5, #2
 8013f4c:	f103 0204 	add.w	r2, r3, #4
 8013f50:	ec59 8b10 	vmov	r8, r9, d0
 8013f54:	f8ca 2000 	str.w	r2, [sl]
 8013f58:	d043      	beq.n	8013fe2 <_scanf_float+0x38a>
 8013f5a:	681b      	ldr	r3, [r3, #0]
 8013f5c:	e9c3 8900 	strd	r8, r9, [r3]
 8013f60:	68e3      	ldr	r3, [r4, #12]
 8013f62:	3301      	adds	r3, #1
 8013f64:	60e3      	str	r3, [r4, #12]
 8013f66:	e6be      	b.n	8013ce6 <_scanf_float+0x8e>
 8013f68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013f6c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013f70:	4632      	mov	r2, r6
 8013f72:	4638      	mov	r0, r7
 8013f74:	4798      	blx	r3
 8013f76:	6923      	ldr	r3, [r4, #16]
 8013f78:	3b01      	subs	r3, #1
 8013f7a:	6123      	str	r3, [r4, #16]
 8013f7c:	e7a6      	b.n	8013ecc <_scanf_float+0x274>
 8013f7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013f82:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013f86:	4632      	mov	r2, r6
 8013f88:	4638      	mov	r0, r7
 8013f8a:	4798      	blx	r3
 8013f8c:	6923      	ldr	r3, [r4, #16]
 8013f8e:	3b01      	subs	r3, #1
 8013f90:	6123      	str	r3, [r4, #16]
 8013f92:	4545      	cmp	r5, r8
 8013f94:	d8f3      	bhi.n	8013f7e <_scanf_float+0x326>
 8013f96:	e6a5      	b.n	8013ce4 <_scanf_float+0x8c>
 8013f98:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013f9c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013fa0:	4632      	mov	r2, r6
 8013fa2:	4638      	mov	r0, r7
 8013fa4:	4798      	blx	r3
 8013fa6:	6923      	ldr	r3, [r4, #16]
 8013fa8:	3b01      	subs	r3, #1
 8013faa:	6123      	str	r3, [r4, #16]
 8013fac:	4545      	cmp	r5, r8
 8013fae:	d8f3      	bhi.n	8013f98 <_scanf_float+0x340>
 8013fb0:	e698      	b.n	8013ce4 <_scanf_float+0x8c>
 8013fb2:	9b03      	ldr	r3, [sp, #12]
 8013fb4:	2b00      	cmp	r3, #0
 8013fb6:	d0bf      	beq.n	8013f38 <_scanf_float+0x2e0>
 8013fb8:	9904      	ldr	r1, [sp, #16]
 8013fba:	230a      	movs	r3, #10
 8013fbc:	4632      	mov	r2, r6
 8013fbe:	3101      	adds	r1, #1
 8013fc0:	4638      	mov	r0, r7
 8013fc2:	f000 ff55 	bl	8014e70 <_strtol_r>
 8013fc6:	9b03      	ldr	r3, [sp, #12]
 8013fc8:	9d04      	ldr	r5, [sp, #16]
 8013fca:	1ac2      	subs	r2, r0, r3
 8013fcc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8013fd0:	429d      	cmp	r5, r3
 8013fd2:	bf28      	it	cs
 8013fd4:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8013fd8:	490f      	ldr	r1, [pc, #60]	; (8014018 <_scanf_float+0x3c0>)
 8013fda:	4628      	mov	r0, r5
 8013fdc:	f000 f858 	bl	8014090 <siprintf>
 8013fe0:	e7aa      	b.n	8013f38 <_scanf_float+0x2e0>
 8013fe2:	f015 0504 	ands.w	r5, r5, #4
 8013fe6:	d1b8      	bne.n	8013f5a <_scanf_float+0x302>
 8013fe8:	681f      	ldr	r7, [r3, #0]
 8013fea:	ee10 2a10 	vmov	r2, s0
 8013fee:	464b      	mov	r3, r9
 8013ff0:	ee10 0a10 	vmov	r0, s0
 8013ff4:	4649      	mov	r1, r9
 8013ff6:	f7ec fdb1 	bl	8000b5c <__aeabi_dcmpun>
 8013ffa:	b128      	cbz	r0, 8014008 <_scanf_float+0x3b0>
 8013ffc:	4628      	mov	r0, r5
 8013ffe:	f000 f80d 	bl	801401c <nanf>
 8014002:	ed87 0a00 	vstr	s0, [r7]
 8014006:	e7ab      	b.n	8013f60 <_scanf_float+0x308>
 8014008:	4640      	mov	r0, r8
 801400a:	4649      	mov	r1, r9
 801400c:	f7ec fe04 	bl	8000c18 <__aeabi_d2f>
 8014010:	6038      	str	r0, [r7, #0]
 8014012:	e7a5      	b.n	8013f60 <_scanf_float+0x308>
 8014014:	2600      	movs	r6, #0
 8014016:	e666      	b.n	8013ce6 <_scanf_float+0x8e>
 8014018:	08017f32 	.word	0x08017f32

0801401c <nanf>:
 801401c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014024 <nanf+0x8>
 8014020:	4770      	bx	lr
 8014022:	bf00      	nop
 8014024:	7fc00000 	.word	0x7fc00000

08014028 <sniprintf>:
 8014028:	b40c      	push	{r2, r3}
 801402a:	b530      	push	{r4, r5, lr}
 801402c:	4b17      	ldr	r3, [pc, #92]	; (801408c <sniprintf+0x64>)
 801402e:	1e0c      	subs	r4, r1, #0
 8014030:	b09d      	sub	sp, #116	; 0x74
 8014032:	681d      	ldr	r5, [r3, #0]
 8014034:	da08      	bge.n	8014048 <sniprintf+0x20>
 8014036:	238b      	movs	r3, #139	; 0x8b
 8014038:	602b      	str	r3, [r5, #0]
 801403a:	f04f 30ff 	mov.w	r0, #4294967295
 801403e:	b01d      	add	sp, #116	; 0x74
 8014040:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014044:	b002      	add	sp, #8
 8014046:	4770      	bx	lr
 8014048:	f44f 7302 	mov.w	r3, #520	; 0x208
 801404c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014050:	bf14      	ite	ne
 8014052:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014056:	4623      	moveq	r3, r4
 8014058:	9304      	str	r3, [sp, #16]
 801405a:	9307      	str	r3, [sp, #28]
 801405c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014060:	9002      	str	r0, [sp, #8]
 8014062:	9006      	str	r0, [sp, #24]
 8014064:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014068:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801406a:	ab21      	add	r3, sp, #132	; 0x84
 801406c:	a902      	add	r1, sp, #8
 801406e:	4628      	mov	r0, r5
 8014070:	9301      	str	r3, [sp, #4]
 8014072:	f002 fde7 	bl	8016c44 <_svfiprintf_r>
 8014076:	1c43      	adds	r3, r0, #1
 8014078:	bfbc      	itt	lt
 801407a:	238b      	movlt	r3, #139	; 0x8b
 801407c:	602b      	strlt	r3, [r5, #0]
 801407e:	2c00      	cmp	r4, #0
 8014080:	d0dd      	beq.n	801403e <sniprintf+0x16>
 8014082:	9b02      	ldr	r3, [sp, #8]
 8014084:	2200      	movs	r2, #0
 8014086:	701a      	strb	r2, [r3, #0]
 8014088:	e7d9      	b.n	801403e <sniprintf+0x16>
 801408a:	bf00      	nop
 801408c:	2000000c 	.word	0x2000000c

08014090 <siprintf>:
 8014090:	b40e      	push	{r1, r2, r3}
 8014092:	b500      	push	{lr}
 8014094:	b09c      	sub	sp, #112	; 0x70
 8014096:	ab1d      	add	r3, sp, #116	; 0x74
 8014098:	9002      	str	r0, [sp, #8]
 801409a:	9006      	str	r0, [sp, #24]
 801409c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80140a0:	4809      	ldr	r0, [pc, #36]	; (80140c8 <siprintf+0x38>)
 80140a2:	9107      	str	r1, [sp, #28]
 80140a4:	9104      	str	r1, [sp, #16]
 80140a6:	4909      	ldr	r1, [pc, #36]	; (80140cc <siprintf+0x3c>)
 80140a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80140ac:	9105      	str	r1, [sp, #20]
 80140ae:	6800      	ldr	r0, [r0, #0]
 80140b0:	9301      	str	r3, [sp, #4]
 80140b2:	a902      	add	r1, sp, #8
 80140b4:	f002 fdc6 	bl	8016c44 <_svfiprintf_r>
 80140b8:	9b02      	ldr	r3, [sp, #8]
 80140ba:	2200      	movs	r2, #0
 80140bc:	701a      	strb	r2, [r3, #0]
 80140be:	b01c      	add	sp, #112	; 0x70
 80140c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80140c4:	b003      	add	sp, #12
 80140c6:	4770      	bx	lr
 80140c8:	2000000c 	.word	0x2000000c
 80140cc:	ffff0208 	.word	0xffff0208

080140d0 <siscanf>:
 80140d0:	b40e      	push	{r1, r2, r3}
 80140d2:	b530      	push	{r4, r5, lr}
 80140d4:	b09c      	sub	sp, #112	; 0x70
 80140d6:	ac1f      	add	r4, sp, #124	; 0x7c
 80140d8:	f44f 7201 	mov.w	r2, #516	; 0x204
 80140dc:	f854 5b04 	ldr.w	r5, [r4], #4
 80140e0:	f8ad 2014 	strh.w	r2, [sp, #20]
 80140e4:	9002      	str	r0, [sp, #8]
 80140e6:	9006      	str	r0, [sp, #24]
 80140e8:	f7ec f88a 	bl	8000200 <strlen>
 80140ec:	4b0b      	ldr	r3, [pc, #44]	; (801411c <siscanf+0x4c>)
 80140ee:	9003      	str	r0, [sp, #12]
 80140f0:	9007      	str	r0, [sp, #28]
 80140f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80140f4:	480a      	ldr	r0, [pc, #40]	; (8014120 <siscanf+0x50>)
 80140f6:	9401      	str	r4, [sp, #4]
 80140f8:	2300      	movs	r3, #0
 80140fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80140fc:	9314      	str	r3, [sp, #80]	; 0x50
 80140fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014102:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014106:	462a      	mov	r2, r5
 8014108:	4623      	mov	r3, r4
 801410a:	a902      	add	r1, sp, #8
 801410c:	6800      	ldr	r0, [r0, #0]
 801410e:	f002 feeb 	bl	8016ee8 <__ssvfiscanf_r>
 8014112:	b01c      	add	sp, #112	; 0x70
 8014114:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014118:	b003      	add	sp, #12
 801411a:	4770      	bx	lr
 801411c:	08014125 	.word	0x08014125
 8014120:	2000000c 	.word	0x2000000c

08014124 <__seofread>:
 8014124:	2000      	movs	r0, #0
 8014126:	4770      	bx	lr

08014128 <strcpy>:
 8014128:	4603      	mov	r3, r0
 801412a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801412e:	f803 2b01 	strb.w	r2, [r3], #1
 8014132:	2a00      	cmp	r2, #0
 8014134:	d1f9      	bne.n	801412a <strcpy+0x2>
 8014136:	4770      	bx	lr

08014138 <sulp>:
 8014138:	b570      	push	{r4, r5, r6, lr}
 801413a:	4604      	mov	r4, r0
 801413c:	460d      	mov	r5, r1
 801413e:	ec45 4b10 	vmov	d0, r4, r5
 8014142:	4616      	mov	r6, r2
 8014144:	f002 fb3a 	bl	80167bc <__ulp>
 8014148:	ec51 0b10 	vmov	r0, r1, d0
 801414c:	b17e      	cbz	r6, 801416e <sulp+0x36>
 801414e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014152:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014156:	2b00      	cmp	r3, #0
 8014158:	dd09      	ble.n	801416e <sulp+0x36>
 801415a:	051b      	lsls	r3, r3, #20
 801415c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8014160:	2400      	movs	r4, #0
 8014162:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8014166:	4622      	mov	r2, r4
 8014168:	462b      	mov	r3, r5
 801416a:	f7ec fa5d 	bl	8000628 <__aeabi_dmul>
 801416e:	bd70      	pop	{r4, r5, r6, pc}

08014170 <_strtod_l>:
 8014170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014174:	461f      	mov	r7, r3
 8014176:	b0a1      	sub	sp, #132	; 0x84
 8014178:	2300      	movs	r3, #0
 801417a:	4681      	mov	r9, r0
 801417c:	4638      	mov	r0, r7
 801417e:	460e      	mov	r6, r1
 8014180:	9217      	str	r2, [sp, #92]	; 0x5c
 8014182:	931c      	str	r3, [sp, #112]	; 0x70
 8014184:	f002 f824 	bl	80161d0 <__localeconv_l>
 8014188:	4680      	mov	r8, r0
 801418a:	6800      	ldr	r0, [r0, #0]
 801418c:	f7ec f838 	bl	8000200 <strlen>
 8014190:	f04f 0a00 	mov.w	sl, #0
 8014194:	4604      	mov	r4, r0
 8014196:	f04f 0b00 	mov.w	fp, #0
 801419a:	961b      	str	r6, [sp, #108]	; 0x6c
 801419c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801419e:	781a      	ldrb	r2, [r3, #0]
 80141a0:	2a0d      	cmp	r2, #13
 80141a2:	d832      	bhi.n	801420a <_strtod_l+0x9a>
 80141a4:	2a09      	cmp	r2, #9
 80141a6:	d236      	bcs.n	8014216 <_strtod_l+0xa6>
 80141a8:	2a00      	cmp	r2, #0
 80141aa:	d03e      	beq.n	801422a <_strtod_l+0xba>
 80141ac:	2300      	movs	r3, #0
 80141ae:	930d      	str	r3, [sp, #52]	; 0x34
 80141b0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80141b2:	782b      	ldrb	r3, [r5, #0]
 80141b4:	2b30      	cmp	r3, #48	; 0x30
 80141b6:	f040 80ac 	bne.w	8014312 <_strtod_l+0x1a2>
 80141ba:	786b      	ldrb	r3, [r5, #1]
 80141bc:	2b58      	cmp	r3, #88	; 0x58
 80141be:	d001      	beq.n	80141c4 <_strtod_l+0x54>
 80141c0:	2b78      	cmp	r3, #120	; 0x78
 80141c2:	d167      	bne.n	8014294 <_strtod_l+0x124>
 80141c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80141c6:	9301      	str	r3, [sp, #4]
 80141c8:	ab1c      	add	r3, sp, #112	; 0x70
 80141ca:	9300      	str	r3, [sp, #0]
 80141cc:	9702      	str	r7, [sp, #8]
 80141ce:	ab1d      	add	r3, sp, #116	; 0x74
 80141d0:	4a88      	ldr	r2, [pc, #544]	; (80143f4 <_strtod_l+0x284>)
 80141d2:	a91b      	add	r1, sp, #108	; 0x6c
 80141d4:	4648      	mov	r0, r9
 80141d6:	f001 fd12 	bl	8015bfe <__gethex>
 80141da:	f010 0407 	ands.w	r4, r0, #7
 80141de:	4606      	mov	r6, r0
 80141e0:	d005      	beq.n	80141ee <_strtod_l+0x7e>
 80141e2:	2c06      	cmp	r4, #6
 80141e4:	d12b      	bne.n	801423e <_strtod_l+0xce>
 80141e6:	3501      	adds	r5, #1
 80141e8:	2300      	movs	r3, #0
 80141ea:	951b      	str	r5, [sp, #108]	; 0x6c
 80141ec:	930d      	str	r3, [sp, #52]	; 0x34
 80141ee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	f040 859a 	bne.w	8014d2a <_strtod_l+0xbba>
 80141f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80141f8:	b1e3      	cbz	r3, 8014234 <_strtod_l+0xc4>
 80141fa:	4652      	mov	r2, sl
 80141fc:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8014200:	ec43 2b10 	vmov	d0, r2, r3
 8014204:	b021      	add	sp, #132	; 0x84
 8014206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801420a:	2a2b      	cmp	r2, #43	; 0x2b
 801420c:	d015      	beq.n	801423a <_strtod_l+0xca>
 801420e:	2a2d      	cmp	r2, #45	; 0x2d
 8014210:	d004      	beq.n	801421c <_strtod_l+0xac>
 8014212:	2a20      	cmp	r2, #32
 8014214:	d1ca      	bne.n	80141ac <_strtod_l+0x3c>
 8014216:	3301      	adds	r3, #1
 8014218:	931b      	str	r3, [sp, #108]	; 0x6c
 801421a:	e7bf      	b.n	801419c <_strtod_l+0x2c>
 801421c:	2201      	movs	r2, #1
 801421e:	920d      	str	r2, [sp, #52]	; 0x34
 8014220:	1c5a      	adds	r2, r3, #1
 8014222:	921b      	str	r2, [sp, #108]	; 0x6c
 8014224:	785b      	ldrb	r3, [r3, #1]
 8014226:	2b00      	cmp	r3, #0
 8014228:	d1c2      	bne.n	80141b0 <_strtod_l+0x40>
 801422a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801422c:	961b      	str	r6, [sp, #108]	; 0x6c
 801422e:	2b00      	cmp	r3, #0
 8014230:	f040 8579 	bne.w	8014d26 <_strtod_l+0xbb6>
 8014234:	4652      	mov	r2, sl
 8014236:	465b      	mov	r3, fp
 8014238:	e7e2      	b.n	8014200 <_strtod_l+0x90>
 801423a:	2200      	movs	r2, #0
 801423c:	e7ef      	b.n	801421e <_strtod_l+0xae>
 801423e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8014240:	b13a      	cbz	r2, 8014252 <_strtod_l+0xe2>
 8014242:	2135      	movs	r1, #53	; 0x35
 8014244:	a81e      	add	r0, sp, #120	; 0x78
 8014246:	f002 fbb1 	bl	80169ac <__copybits>
 801424a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801424c:	4648      	mov	r0, r9
 801424e:	f002 f81d 	bl	801628c <_Bfree>
 8014252:	3c01      	subs	r4, #1
 8014254:	2c04      	cmp	r4, #4
 8014256:	d806      	bhi.n	8014266 <_strtod_l+0xf6>
 8014258:	e8df f004 	tbb	[pc, r4]
 801425c:	1714030a 	.word	0x1714030a
 8014260:	0a          	.byte	0x0a
 8014261:	00          	.byte	0x00
 8014262:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8014266:	0730      	lsls	r0, r6, #28
 8014268:	d5c1      	bpl.n	80141ee <_strtod_l+0x7e>
 801426a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801426e:	e7be      	b.n	80141ee <_strtod_l+0x7e>
 8014270:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8014274:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8014276:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801427a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801427e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8014282:	e7f0      	b.n	8014266 <_strtod_l+0xf6>
 8014284:	f8df b170 	ldr.w	fp, [pc, #368]	; 80143f8 <_strtod_l+0x288>
 8014288:	e7ed      	b.n	8014266 <_strtod_l+0xf6>
 801428a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801428e:	f04f 3aff 	mov.w	sl, #4294967295
 8014292:	e7e8      	b.n	8014266 <_strtod_l+0xf6>
 8014294:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014296:	1c5a      	adds	r2, r3, #1
 8014298:	921b      	str	r2, [sp, #108]	; 0x6c
 801429a:	785b      	ldrb	r3, [r3, #1]
 801429c:	2b30      	cmp	r3, #48	; 0x30
 801429e:	d0f9      	beq.n	8014294 <_strtod_l+0x124>
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	d0a4      	beq.n	80141ee <_strtod_l+0x7e>
 80142a4:	2301      	movs	r3, #1
 80142a6:	2500      	movs	r5, #0
 80142a8:	9306      	str	r3, [sp, #24]
 80142aa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80142ac:	9308      	str	r3, [sp, #32]
 80142ae:	9507      	str	r5, [sp, #28]
 80142b0:	9505      	str	r5, [sp, #20]
 80142b2:	220a      	movs	r2, #10
 80142b4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80142b6:	7807      	ldrb	r7, [r0, #0]
 80142b8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80142bc:	b2d9      	uxtb	r1, r3
 80142be:	2909      	cmp	r1, #9
 80142c0:	d929      	bls.n	8014316 <_strtod_l+0x1a6>
 80142c2:	4622      	mov	r2, r4
 80142c4:	f8d8 1000 	ldr.w	r1, [r8]
 80142c8:	f003 f8f8 	bl	80174bc <strncmp>
 80142cc:	2800      	cmp	r0, #0
 80142ce:	d031      	beq.n	8014334 <_strtod_l+0x1c4>
 80142d0:	2000      	movs	r0, #0
 80142d2:	9c05      	ldr	r4, [sp, #20]
 80142d4:	9004      	str	r0, [sp, #16]
 80142d6:	463b      	mov	r3, r7
 80142d8:	4602      	mov	r2, r0
 80142da:	2b65      	cmp	r3, #101	; 0x65
 80142dc:	d001      	beq.n	80142e2 <_strtod_l+0x172>
 80142de:	2b45      	cmp	r3, #69	; 0x45
 80142e0:	d114      	bne.n	801430c <_strtod_l+0x19c>
 80142e2:	b924      	cbnz	r4, 80142ee <_strtod_l+0x17e>
 80142e4:	b910      	cbnz	r0, 80142ec <_strtod_l+0x17c>
 80142e6:	9b06      	ldr	r3, [sp, #24]
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	d09e      	beq.n	801422a <_strtod_l+0xba>
 80142ec:	2400      	movs	r4, #0
 80142ee:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80142f0:	1c73      	adds	r3, r6, #1
 80142f2:	931b      	str	r3, [sp, #108]	; 0x6c
 80142f4:	7873      	ldrb	r3, [r6, #1]
 80142f6:	2b2b      	cmp	r3, #43	; 0x2b
 80142f8:	d078      	beq.n	80143ec <_strtod_l+0x27c>
 80142fa:	2b2d      	cmp	r3, #45	; 0x2d
 80142fc:	d070      	beq.n	80143e0 <_strtod_l+0x270>
 80142fe:	f04f 0c00 	mov.w	ip, #0
 8014302:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8014306:	2f09      	cmp	r7, #9
 8014308:	d97c      	bls.n	8014404 <_strtod_l+0x294>
 801430a:	961b      	str	r6, [sp, #108]	; 0x6c
 801430c:	f04f 0e00 	mov.w	lr, #0
 8014310:	e09a      	b.n	8014448 <_strtod_l+0x2d8>
 8014312:	2300      	movs	r3, #0
 8014314:	e7c7      	b.n	80142a6 <_strtod_l+0x136>
 8014316:	9905      	ldr	r1, [sp, #20]
 8014318:	2908      	cmp	r1, #8
 801431a:	bfdd      	ittte	le
 801431c:	9907      	ldrle	r1, [sp, #28]
 801431e:	fb02 3301 	mlale	r3, r2, r1, r3
 8014322:	9307      	strle	r3, [sp, #28]
 8014324:	fb02 3505 	mlagt	r5, r2, r5, r3
 8014328:	9b05      	ldr	r3, [sp, #20]
 801432a:	3001      	adds	r0, #1
 801432c:	3301      	adds	r3, #1
 801432e:	9305      	str	r3, [sp, #20]
 8014330:	901b      	str	r0, [sp, #108]	; 0x6c
 8014332:	e7bf      	b.n	80142b4 <_strtod_l+0x144>
 8014334:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014336:	191a      	adds	r2, r3, r4
 8014338:	921b      	str	r2, [sp, #108]	; 0x6c
 801433a:	9a05      	ldr	r2, [sp, #20]
 801433c:	5d1b      	ldrb	r3, [r3, r4]
 801433e:	2a00      	cmp	r2, #0
 8014340:	d037      	beq.n	80143b2 <_strtod_l+0x242>
 8014342:	9c05      	ldr	r4, [sp, #20]
 8014344:	4602      	mov	r2, r0
 8014346:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801434a:	2909      	cmp	r1, #9
 801434c:	d913      	bls.n	8014376 <_strtod_l+0x206>
 801434e:	2101      	movs	r1, #1
 8014350:	9104      	str	r1, [sp, #16]
 8014352:	e7c2      	b.n	80142da <_strtod_l+0x16a>
 8014354:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014356:	1c5a      	adds	r2, r3, #1
 8014358:	921b      	str	r2, [sp, #108]	; 0x6c
 801435a:	785b      	ldrb	r3, [r3, #1]
 801435c:	3001      	adds	r0, #1
 801435e:	2b30      	cmp	r3, #48	; 0x30
 8014360:	d0f8      	beq.n	8014354 <_strtod_l+0x1e4>
 8014362:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8014366:	2a08      	cmp	r2, #8
 8014368:	f200 84e4 	bhi.w	8014d34 <_strtod_l+0xbc4>
 801436c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801436e:	9208      	str	r2, [sp, #32]
 8014370:	4602      	mov	r2, r0
 8014372:	2000      	movs	r0, #0
 8014374:	4604      	mov	r4, r0
 8014376:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 801437a:	f100 0101 	add.w	r1, r0, #1
 801437e:	d012      	beq.n	80143a6 <_strtod_l+0x236>
 8014380:	440a      	add	r2, r1
 8014382:	eb00 0c04 	add.w	ip, r0, r4
 8014386:	4621      	mov	r1, r4
 8014388:	270a      	movs	r7, #10
 801438a:	458c      	cmp	ip, r1
 801438c:	d113      	bne.n	80143b6 <_strtod_l+0x246>
 801438e:	1821      	adds	r1, r4, r0
 8014390:	2908      	cmp	r1, #8
 8014392:	f104 0401 	add.w	r4, r4, #1
 8014396:	4404      	add	r4, r0
 8014398:	dc19      	bgt.n	80143ce <_strtod_l+0x25e>
 801439a:	9b07      	ldr	r3, [sp, #28]
 801439c:	210a      	movs	r1, #10
 801439e:	fb01 e303 	mla	r3, r1, r3, lr
 80143a2:	9307      	str	r3, [sp, #28]
 80143a4:	2100      	movs	r1, #0
 80143a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80143a8:	1c58      	adds	r0, r3, #1
 80143aa:	901b      	str	r0, [sp, #108]	; 0x6c
 80143ac:	785b      	ldrb	r3, [r3, #1]
 80143ae:	4608      	mov	r0, r1
 80143b0:	e7c9      	b.n	8014346 <_strtod_l+0x1d6>
 80143b2:	9805      	ldr	r0, [sp, #20]
 80143b4:	e7d3      	b.n	801435e <_strtod_l+0x1ee>
 80143b6:	2908      	cmp	r1, #8
 80143b8:	f101 0101 	add.w	r1, r1, #1
 80143bc:	dc03      	bgt.n	80143c6 <_strtod_l+0x256>
 80143be:	9b07      	ldr	r3, [sp, #28]
 80143c0:	437b      	muls	r3, r7
 80143c2:	9307      	str	r3, [sp, #28]
 80143c4:	e7e1      	b.n	801438a <_strtod_l+0x21a>
 80143c6:	2910      	cmp	r1, #16
 80143c8:	bfd8      	it	le
 80143ca:	437d      	mulle	r5, r7
 80143cc:	e7dd      	b.n	801438a <_strtod_l+0x21a>
 80143ce:	2c10      	cmp	r4, #16
 80143d0:	bfdc      	itt	le
 80143d2:	210a      	movle	r1, #10
 80143d4:	fb01 e505 	mlale	r5, r1, r5, lr
 80143d8:	e7e4      	b.n	80143a4 <_strtod_l+0x234>
 80143da:	2301      	movs	r3, #1
 80143dc:	9304      	str	r3, [sp, #16]
 80143de:	e781      	b.n	80142e4 <_strtod_l+0x174>
 80143e0:	f04f 0c01 	mov.w	ip, #1
 80143e4:	1cb3      	adds	r3, r6, #2
 80143e6:	931b      	str	r3, [sp, #108]	; 0x6c
 80143e8:	78b3      	ldrb	r3, [r6, #2]
 80143ea:	e78a      	b.n	8014302 <_strtod_l+0x192>
 80143ec:	f04f 0c00 	mov.w	ip, #0
 80143f0:	e7f8      	b.n	80143e4 <_strtod_l+0x274>
 80143f2:	bf00      	nop
 80143f4:	08017f38 	.word	0x08017f38
 80143f8:	7ff00000 	.word	0x7ff00000
 80143fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80143fe:	1c5f      	adds	r7, r3, #1
 8014400:	971b      	str	r7, [sp, #108]	; 0x6c
 8014402:	785b      	ldrb	r3, [r3, #1]
 8014404:	2b30      	cmp	r3, #48	; 0x30
 8014406:	d0f9      	beq.n	80143fc <_strtod_l+0x28c>
 8014408:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 801440c:	2f08      	cmp	r7, #8
 801440e:	f63f af7d 	bhi.w	801430c <_strtod_l+0x19c>
 8014412:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8014416:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014418:	930a      	str	r3, [sp, #40]	; 0x28
 801441a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801441c:	1c5f      	adds	r7, r3, #1
 801441e:	971b      	str	r7, [sp, #108]	; 0x6c
 8014420:	785b      	ldrb	r3, [r3, #1]
 8014422:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8014426:	f1b8 0f09 	cmp.w	r8, #9
 801442a:	d937      	bls.n	801449c <_strtod_l+0x32c>
 801442c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801442e:	1a7f      	subs	r7, r7, r1
 8014430:	2f08      	cmp	r7, #8
 8014432:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8014436:	dc37      	bgt.n	80144a8 <_strtod_l+0x338>
 8014438:	45be      	cmp	lr, r7
 801443a:	bfa8      	it	ge
 801443c:	46be      	movge	lr, r7
 801443e:	f1bc 0f00 	cmp.w	ip, #0
 8014442:	d001      	beq.n	8014448 <_strtod_l+0x2d8>
 8014444:	f1ce 0e00 	rsb	lr, lr, #0
 8014448:	2c00      	cmp	r4, #0
 801444a:	d151      	bne.n	80144f0 <_strtod_l+0x380>
 801444c:	2800      	cmp	r0, #0
 801444e:	f47f aece 	bne.w	80141ee <_strtod_l+0x7e>
 8014452:	9a06      	ldr	r2, [sp, #24]
 8014454:	2a00      	cmp	r2, #0
 8014456:	f47f aeca 	bne.w	80141ee <_strtod_l+0x7e>
 801445a:	9a04      	ldr	r2, [sp, #16]
 801445c:	2a00      	cmp	r2, #0
 801445e:	f47f aee4 	bne.w	801422a <_strtod_l+0xba>
 8014462:	2b4e      	cmp	r3, #78	; 0x4e
 8014464:	d027      	beq.n	80144b6 <_strtod_l+0x346>
 8014466:	dc21      	bgt.n	80144ac <_strtod_l+0x33c>
 8014468:	2b49      	cmp	r3, #73	; 0x49
 801446a:	f47f aede 	bne.w	801422a <_strtod_l+0xba>
 801446e:	49a0      	ldr	r1, [pc, #640]	; (80146f0 <_strtod_l+0x580>)
 8014470:	a81b      	add	r0, sp, #108	; 0x6c
 8014472:	f001 fdf7 	bl	8016064 <__match>
 8014476:	2800      	cmp	r0, #0
 8014478:	f43f aed7 	beq.w	801422a <_strtod_l+0xba>
 801447c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801447e:	499d      	ldr	r1, [pc, #628]	; (80146f4 <_strtod_l+0x584>)
 8014480:	3b01      	subs	r3, #1
 8014482:	a81b      	add	r0, sp, #108	; 0x6c
 8014484:	931b      	str	r3, [sp, #108]	; 0x6c
 8014486:	f001 fded 	bl	8016064 <__match>
 801448a:	b910      	cbnz	r0, 8014492 <_strtod_l+0x322>
 801448c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801448e:	3301      	adds	r3, #1
 8014490:	931b      	str	r3, [sp, #108]	; 0x6c
 8014492:	f8df b274 	ldr.w	fp, [pc, #628]	; 8014708 <_strtod_l+0x598>
 8014496:	f04f 0a00 	mov.w	sl, #0
 801449a:	e6a8      	b.n	80141ee <_strtod_l+0x7e>
 801449c:	210a      	movs	r1, #10
 801449e:	fb01 3e0e 	mla	lr, r1, lr, r3
 80144a2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80144a6:	e7b8      	b.n	801441a <_strtod_l+0x2aa>
 80144a8:	46be      	mov	lr, r7
 80144aa:	e7c8      	b.n	801443e <_strtod_l+0x2ce>
 80144ac:	2b69      	cmp	r3, #105	; 0x69
 80144ae:	d0de      	beq.n	801446e <_strtod_l+0x2fe>
 80144b0:	2b6e      	cmp	r3, #110	; 0x6e
 80144b2:	f47f aeba 	bne.w	801422a <_strtod_l+0xba>
 80144b6:	4990      	ldr	r1, [pc, #576]	; (80146f8 <_strtod_l+0x588>)
 80144b8:	a81b      	add	r0, sp, #108	; 0x6c
 80144ba:	f001 fdd3 	bl	8016064 <__match>
 80144be:	2800      	cmp	r0, #0
 80144c0:	f43f aeb3 	beq.w	801422a <_strtod_l+0xba>
 80144c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80144c6:	781b      	ldrb	r3, [r3, #0]
 80144c8:	2b28      	cmp	r3, #40	; 0x28
 80144ca:	d10e      	bne.n	80144ea <_strtod_l+0x37a>
 80144cc:	aa1e      	add	r2, sp, #120	; 0x78
 80144ce:	498b      	ldr	r1, [pc, #556]	; (80146fc <_strtod_l+0x58c>)
 80144d0:	a81b      	add	r0, sp, #108	; 0x6c
 80144d2:	f001 fddb 	bl	801608c <__hexnan>
 80144d6:	2805      	cmp	r0, #5
 80144d8:	d107      	bne.n	80144ea <_strtod_l+0x37a>
 80144da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80144dc:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80144e0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80144e4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80144e8:	e681      	b.n	80141ee <_strtod_l+0x7e>
 80144ea:	f8df b224 	ldr.w	fp, [pc, #548]	; 8014710 <_strtod_l+0x5a0>
 80144ee:	e7d2      	b.n	8014496 <_strtod_l+0x326>
 80144f0:	ebae 0302 	sub.w	r3, lr, r2
 80144f4:	9306      	str	r3, [sp, #24]
 80144f6:	9b05      	ldr	r3, [sp, #20]
 80144f8:	9807      	ldr	r0, [sp, #28]
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	bf08      	it	eq
 80144fe:	4623      	moveq	r3, r4
 8014500:	2c10      	cmp	r4, #16
 8014502:	9305      	str	r3, [sp, #20]
 8014504:	46a0      	mov	r8, r4
 8014506:	bfa8      	it	ge
 8014508:	f04f 0810 	movge.w	r8, #16
 801450c:	f7ec f812 	bl	8000534 <__aeabi_ui2d>
 8014510:	2c09      	cmp	r4, #9
 8014512:	4682      	mov	sl, r0
 8014514:	468b      	mov	fp, r1
 8014516:	dc13      	bgt.n	8014540 <_strtod_l+0x3d0>
 8014518:	9b06      	ldr	r3, [sp, #24]
 801451a:	2b00      	cmp	r3, #0
 801451c:	f43f ae67 	beq.w	80141ee <_strtod_l+0x7e>
 8014520:	9b06      	ldr	r3, [sp, #24]
 8014522:	dd7a      	ble.n	801461a <_strtod_l+0x4aa>
 8014524:	2b16      	cmp	r3, #22
 8014526:	dc61      	bgt.n	80145ec <_strtod_l+0x47c>
 8014528:	4a75      	ldr	r2, [pc, #468]	; (8014700 <_strtod_l+0x590>)
 801452a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 801452e:	e9de 0100 	ldrd	r0, r1, [lr]
 8014532:	4652      	mov	r2, sl
 8014534:	465b      	mov	r3, fp
 8014536:	f7ec f877 	bl	8000628 <__aeabi_dmul>
 801453a:	4682      	mov	sl, r0
 801453c:	468b      	mov	fp, r1
 801453e:	e656      	b.n	80141ee <_strtod_l+0x7e>
 8014540:	4b6f      	ldr	r3, [pc, #444]	; (8014700 <_strtod_l+0x590>)
 8014542:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8014546:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801454a:	f7ec f86d 	bl	8000628 <__aeabi_dmul>
 801454e:	4606      	mov	r6, r0
 8014550:	4628      	mov	r0, r5
 8014552:	460f      	mov	r7, r1
 8014554:	f7eb ffee 	bl	8000534 <__aeabi_ui2d>
 8014558:	4602      	mov	r2, r0
 801455a:	460b      	mov	r3, r1
 801455c:	4630      	mov	r0, r6
 801455e:	4639      	mov	r1, r7
 8014560:	f7eb feac 	bl	80002bc <__adddf3>
 8014564:	2c0f      	cmp	r4, #15
 8014566:	4682      	mov	sl, r0
 8014568:	468b      	mov	fp, r1
 801456a:	ddd5      	ble.n	8014518 <_strtod_l+0x3a8>
 801456c:	9b06      	ldr	r3, [sp, #24]
 801456e:	eba4 0808 	sub.w	r8, r4, r8
 8014572:	4498      	add	r8, r3
 8014574:	f1b8 0f00 	cmp.w	r8, #0
 8014578:	f340 8096 	ble.w	80146a8 <_strtod_l+0x538>
 801457c:	f018 030f 	ands.w	r3, r8, #15
 8014580:	d00a      	beq.n	8014598 <_strtod_l+0x428>
 8014582:	495f      	ldr	r1, [pc, #380]	; (8014700 <_strtod_l+0x590>)
 8014584:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014588:	4652      	mov	r2, sl
 801458a:	465b      	mov	r3, fp
 801458c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014590:	f7ec f84a 	bl	8000628 <__aeabi_dmul>
 8014594:	4682      	mov	sl, r0
 8014596:	468b      	mov	fp, r1
 8014598:	f038 080f 	bics.w	r8, r8, #15
 801459c:	d073      	beq.n	8014686 <_strtod_l+0x516>
 801459e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80145a2:	dd47      	ble.n	8014634 <_strtod_l+0x4c4>
 80145a4:	2400      	movs	r4, #0
 80145a6:	46a0      	mov	r8, r4
 80145a8:	9407      	str	r4, [sp, #28]
 80145aa:	9405      	str	r4, [sp, #20]
 80145ac:	2322      	movs	r3, #34	; 0x22
 80145ae:	f8df b158 	ldr.w	fp, [pc, #344]	; 8014708 <_strtod_l+0x598>
 80145b2:	f8c9 3000 	str.w	r3, [r9]
 80145b6:	f04f 0a00 	mov.w	sl, #0
 80145ba:	9b07      	ldr	r3, [sp, #28]
 80145bc:	2b00      	cmp	r3, #0
 80145be:	f43f ae16 	beq.w	80141ee <_strtod_l+0x7e>
 80145c2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80145c4:	4648      	mov	r0, r9
 80145c6:	f001 fe61 	bl	801628c <_Bfree>
 80145ca:	9905      	ldr	r1, [sp, #20]
 80145cc:	4648      	mov	r0, r9
 80145ce:	f001 fe5d 	bl	801628c <_Bfree>
 80145d2:	4641      	mov	r1, r8
 80145d4:	4648      	mov	r0, r9
 80145d6:	f001 fe59 	bl	801628c <_Bfree>
 80145da:	9907      	ldr	r1, [sp, #28]
 80145dc:	4648      	mov	r0, r9
 80145de:	f001 fe55 	bl	801628c <_Bfree>
 80145e2:	4621      	mov	r1, r4
 80145e4:	4648      	mov	r0, r9
 80145e6:	f001 fe51 	bl	801628c <_Bfree>
 80145ea:	e600      	b.n	80141ee <_strtod_l+0x7e>
 80145ec:	9a06      	ldr	r2, [sp, #24]
 80145ee:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80145f2:	4293      	cmp	r3, r2
 80145f4:	dbba      	blt.n	801456c <_strtod_l+0x3fc>
 80145f6:	4d42      	ldr	r5, [pc, #264]	; (8014700 <_strtod_l+0x590>)
 80145f8:	f1c4 040f 	rsb	r4, r4, #15
 80145fc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8014600:	4652      	mov	r2, sl
 8014602:	465b      	mov	r3, fp
 8014604:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014608:	f7ec f80e 	bl	8000628 <__aeabi_dmul>
 801460c:	9b06      	ldr	r3, [sp, #24]
 801460e:	1b1c      	subs	r4, r3, r4
 8014610:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8014614:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014618:	e78d      	b.n	8014536 <_strtod_l+0x3c6>
 801461a:	f113 0f16 	cmn.w	r3, #22
 801461e:	dba5      	blt.n	801456c <_strtod_l+0x3fc>
 8014620:	4a37      	ldr	r2, [pc, #220]	; (8014700 <_strtod_l+0x590>)
 8014622:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8014626:	e9d2 2300 	ldrd	r2, r3, [r2]
 801462a:	4650      	mov	r0, sl
 801462c:	4659      	mov	r1, fp
 801462e:	f7ec f925 	bl	800087c <__aeabi_ddiv>
 8014632:	e782      	b.n	801453a <_strtod_l+0x3ca>
 8014634:	2300      	movs	r3, #0
 8014636:	4e33      	ldr	r6, [pc, #204]	; (8014704 <_strtod_l+0x594>)
 8014638:	ea4f 1828 	mov.w	r8, r8, asr #4
 801463c:	4650      	mov	r0, sl
 801463e:	4659      	mov	r1, fp
 8014640:	461d      	mov	r5, r3
 8014642:	f1b8 0f01 	cmp.w	r8, #1
 8014646:	dc21      	bgt.n	801468c <_strtod_l+0x51c>
 8014648:	b10b      	cbz	r3, 801464e <_strtod_l+0x4de>
 801464a:	4682      	mov	sl, r0
 801464c:	468b      	mov	fp, r1
 801464e:	4b2d      	ldr	r3, [pc, #180]	; (8014704 <_strtod_l+0x594>)
 8014650:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8014654:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8014658:	4652      	mov	r2, sl
 801465a:	465b      	mov	r3, fp
 801465c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8014660:	f7eb ffe2 	bl	8000628 <__aeabi_dmul>
 8014664:	4b28      	ldr	r3, [pc, #160]	; (8014708 <_strtod_l+0x598>)
 8014666:	460a      	mov	r2, r1
 8014668:	400b      	ands	r3, r1
 801466a:	4928      	ldr	r1, [pc, #160]	; (801470c <_strtod_l+0x59c>)
 801466c:	428b      	cmp	r3, r1
 801466e:	4682      	mov	sl, r0
 8014670:	d898      	bhi.n	80145a4 <_strtod_l+0x434>
 8014672:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8014676:	428b      	cmp	r3, r1
 8014678:	bf86      	itte	hi
 801467a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8014714 <_strtod_l+0x5a4>
 801467e:	f04f 3aff 	movhi.w	sl, #4294967295
 8014682:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8014686:	2300      	movs	r3, #0
 8014688:	9304      	str	r3, [sp, #16]
 801468a:	e077      	b.n	801477c <_strtod_l+0x60c>
 801468c:	f018 0f01 	tst.w	r8, #1
 8014690:	d006      	beq.n	80146a0 <_strtod_l+0x530>
 8014692:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8014696:	e9d3 2300 	ldrd	r2, r3, [r3]
 801469a:	f7eb ffc5 	bl	8000628 <__aeabi_dmul>
 801469e:	2301      	movs	r3, #1
 80146a0:	3501      	adds	r5, #1
 80146a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80146a6:	e7cc      	b.n	8014642 <_strtod_l+0x4d2>
 80146a8:	d0ed      	beq.n	8014686 <_strtod_l+0x516>
 80146aa:	f1c8 0800 	rsb	r8, r8, #0
 80146ae:	f018 020f 	ands.w	r2, r8, #15
 80146b2:	d00a      	beq.n	80146ca <_strtod_l+0x55a>
 80146b4:	4b12      	ldr	r3, [pc, #72]	; (8014700 <_strtod_l+0x590>)
 80146b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80146ba:	4650      	mov	r0, sl
 80146bc:	4659      	mov	r1, fp
 80146be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146c2:	f7ec f8db 	bl	800087c <__aeabi_ddiv>
 80146c6:	4682      	mov	sl, r0
 80146c8:	468b      	mov	fp, r1
 80146ca:	ea5f 1828 	movs.w	r8, r8, asr #4
 80146ce:	d0da      	beq.n	8014686 <_strtod_l+0x516>
 80146d0:	f1b8 0f1f 	cmp.w	r8, #31
 80146d4:	dd20      	ble.n	8014718 <_strtod_l+0x5a8>
 80146d6:	2400      	movs	r4, #0
 80146d8:	46a0      	mov	r8, r4
 80146da:	9407      	str	r4, [sp, #28]
 80146dc:	9405      	str	r4, [sp, #20]
 80146de:	2322      	movs	r3, #34	; 0x22
 80146e0:	f04f 0a00 	mov.w	sl, #0
 80146e4:	f04f 0b00 	mov.w	fp, #0
 80146e8:	f8c9 3000 	str.w	r3, [r9]
 80146ec:	e765      	b.n	80145ba <_strtod_l+0x44a>
 80146ee:	bf00      	nop
 80146f0:	08017f05 	.word	0x08017f05
 80146f4:	08017f8b 	.word	0x08017f8b
 80146f8:	08017f0d 	.word	0x08017f0d
 80146fc:	08017f4c 	.word	0x08017f4c
 8014700:	08018030 	.word	0x08018030
 8014704:	08018008 	.word	0x08018008
 8014708:	7ff00000 	.word	0x7ff00000
 801470c:	7ca00000 	.word	0x7ca00000
 8014710:	fff80000 	.word	0xfff80000
 8014714:	7fefffff 	.word	0x7fefffff
 8014718:	f018 0310 	ands.w	r3, r8, #16
 801471c:	bf18      	it	ne
 801471e:	236a      	movne	r3, #106	; 0x6a
 8014720:	4da0      	ldr	r5, [pc, #640]	; (80149a4 <_strtod_l+0x834>)
 8014722:	9304      	str	r3, [sp, #16]
 8014724:	4650      	mov	r0, sl
 8014726:	4659      	mov	r1, fp
 8014728:	2300      	movs	r3, #0
 801472a:	f1b8 0f00 	cmp.w	r8, #0
 801472e:	f300 810a 	bgt.w	8014946 <_strtod_l+0x7d6>
 8014732:	b10b      	cbz	r3, 8014738 <_strtod_l+0x5c8>
 8014734:	4682      	mov	sl, r0
 8014736:	468b      	mov	fp, r1
 8014738:	9b04      	ldr	r3, [sp, #16]
 801473a:	b1bb      	cbz	r3, 801476c <_strtod_l+0x5fc>
 801473c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8014740:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014744:	2b00      	cmp	r3, #0
 8014746:	4659      	mov	r1, fp
 8014748:	dd10      	ble.n	801476c <_strtod_l+0x5fc>
 801474a:	2b1f      	cmp	r3, #31
 801474c:	f340 8107 	ble.w	801495e <_strtod_l+0x7ee>
 8014750:	2b34      	cmp	r3, #52	; 0x34
 8014752:	bfde      	ittt	le
 8014754:	3b20      	suble	r3, #32
 8014756:	f04f 32ff 	movle.w	r2, #4294967295
 801475a:	fa02 f303 	lslle.w	r3, r2, r3
 801475e:	f04f 0a00 	mov.w	sl, #0
 8014762:	bfcc      	ite	gt
 8014764:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8014768:	ea03 0b01 	andle.w	fp, r3, r1
 801476c:	2200      	movs	r2, #0
 801476e:	2300      	movs	r3, #0
 8014770:	4650      	mov	r0, sl
 8014772:	4659      	mov	r1, fp
 8014774:	f7ec f9c0 	bl	8000af8 <__aeabi_dcmpeq>
 8014778:	2800      	cmp	r0, #0
 801477a:	d1ac      	bne.n	80146d6 <_strtod_l+0x566>
 801477c:	9b07      	ldr	r3, [sp, #28]
 801477e:	9300      	str	r3, [sp, #0]
 8014780:	9a05      	ldr	r2, [sp, #20]
 8014782:	9908      	ldr	r1, [sp, #32]
 8014784:	4623      	mov	r3, r4
 8014786:	4648      	mov	r0, r9
 8014788:	f001 fdd2 	bl	8016330 <__s2b>
 801478c:	9007      	str	r0, [sp, #28]
 801478e:	2800      	cmp	r0, #0
 8014790:	f43f af08 	beq.w	80145a4 <_strtod_l+0x434>
 8014794:	9a06      	ldr	r2, [sp, #24]
 8014796:	9b06      	ldr	r3, [sp, #24]
 8014798:	2a00      	cmp	r2, #0
 801479a:	f1c3 0300 	rsb	r3, r3, #0
 801479e:	bfa8      	it	ge
 80147a0:	2300      	movge	r3, #0
 80147a2:	930e      	str	r3, [sp, #56]	; 0x38
 80147a4:	2400      	movs	r4, #0
 80147a6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80147aa:	9316      	str	r3, [sp, #88]	; 0x58
 80147ac:	46a0      	mov	r8, r4
 80147ae:	9b07      	ldr	r3, [sp, #28]
 80147b0:	4648      	mov	r0, r9
 80147b2:	6859      	ldr	r1, [r3, #4]
 80147b4:	f001 fd36 	bl	8016224 <_Balloc>
 80147b8:	9005      	str	r0, [sp, #20]
 80147ba:	2800      	cmp	r0, #0
 80147bc:	f43f aef6 	beq.w	80145ac <_strtod_l+0x43c>
 80147c0:	9b07      	ldr	r3, [sp, #28]
 80147c2:	691a      	ldr	r2, [r3, #16]
 80147c4:	3202      	adds	r2, #2
 80147c6:	f103 010c 	add.w	r1, r3, #12
 80147ca:	0092      	lsls	r2, r2, #2
 80147cc:	300c      	adds	r0, #12
 80147ce:	f7fe fdd3 	bl	8013378 <memcpy>
 80147d2:	aa1e      	add	r2, sp, #120	; 0x78
 80147d4:	a91d      	add	r1, sp, #116	; 0x74
 80147d6:	ec4b ab10 	vmov	d0, sl, fp
 80147da:	4648      	mov	r0, r9
 80147dc:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80147e0:	f002 f862 	bl	80168a8 <__d2b>
 80147e4:	901c      	str	r0, [sp, #112]	; 0x70
 80147e6:	2800      	cmp	r0, #0
 80147e8:	f43f aee0 	beq.w	80145ac <_strtod_l+0x43c>
 80147ec:	2101      	movs	r1, #1
 80147ee:	4648      	mov	r0, r9
 80147f0:	f001 fe2a 	bl	8016448 <__i2b>
 80147f4:	4680      	mov	r8, r0
 80147f6:	2800      	cmp	r0, #0
 80147f8:	f43f aed8 	beq.w	80145ac <_strtod_l+0x43c>
 80147fc:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80147fe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014800:	2e00      	cmp	r6, #0
 8014802:	bfab      	itete	ge
 8014804:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8014806:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8014808:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 801480a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 801480c:	bfac      	ite	ge
 801480e:	18f7      	addge	r7, r6, r3
 8014810:	1b9d      	sublt	r5, r3, r6
 8014812:	9b04      	ldr	r3, [sp, #16]
 8014814:	1af6      	subs	r6, r6, r3
 8014816:	4416      	add	r6, r2
 8014818:	4b63      	ldr	r3, [pc, #396]	; (80149a8 <_strtod_l+0x838>)
 801481a:	3e01      	subs	r6, #1
 801481c:	429e      	cmp	r6, r3
 801481e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8014822:	f280 80af 	bge.w	8014984 <_strtod_l+0x814>
 8014826:	1b9b      	subs	r3, r3, r6
 8014828:	2b1f      	cmp	r3, #31
 801482a:	eba2 0203 	sub.w	r2, r2, r3
 801482e:	f04f 0101 	mov.w	r1, #1
 8014832:	f300 809b 	bgt.w	801496c <_strtod_l+0x7fc>
 8014836:	fa01 f303 	lsl.w	r3, r1, r3
 801483a:	930f      	str	r3, [sp, #60]	; 0x3c
 801483c:	2300      	movs	r3, #0
 801483e:	930a      	str	r3, [sp, #40]	; 0x28
 8014840:	18be      	adds	r6, r7, r2
 8014842:	9b04      	ldr	r3, [sp, #16]
 8014844:	42b7      	cmp	r7, r6
 8014846:	4415      	add	r5, r2
 8014848:	441d      	add	r5, r3
 801484a:	463b      	mov	r3, r7
 801484c:	bfa8      	it	ge
 801484e:	4633      	movge	r3, r6
 8014850:	42ab      	cmp	r3, r5
 8014852:	bfa8      	it	ge
 8014854:	462b      	movge	r3, r5
 8014856:	2b00      	cmp	r3, #0
 8014858:	bfc2      	ittt	gt
 801485a:	1af6      	subgt	r6, r6, r3
 801485c:	1aed      	subgt	r5, r5, r3
 801485e:	1aff      	subgt	r7, r7, r3
 8014860:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014862:	b1bb      	cbz	r3, 8014894 <_strtod_l+0x724>
 8014864:	4641      	mov	r1, r8
 8014866:	461a      	mov	r2, r3
 8014868:	4648      	mov	r0, r9
 801486a:	f001 fe8d 	bl	8016588 <__pow5mult>
 801486e:	4680      	mov	r8, r0
 8014870:	2800      	cmp	r0, #0
 8014872:	f43f ae9b 	beq.w	80145ac <_strtod_l+0x43c>
 8014876:	4601      	mov	r1, r0
 8014878:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801487a:	4648      	mov	r0, r9
 801487c:	f001 fded 	bl	801645a <__multiply>
 8014880:	900c      	str	r0, [sp, #48]	; 0x30
 8014882:	2800      	cmp	r0, #0
 8014884:	f43f ae92 	beq.w	80145ac <_strtod_l+0x43c>
 8014888:	991c      	ldr	r1, [sp, #112]	; 0x70
 801488a:	4648      	mov	r0, r9
 801488c:	f001 fcfe 	bl	801628c <_Bfree>
 8014890:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014892:	931c      	str	r3, [sp, #112]	; 0x70
 8014894:	2e00      	cmp	r6, #0
 8014896:	dc7a      	bgt.n	801498e <_strtod_l+0x81e>
 8014898:	9b06      	ldr	r3, [sp, #24]
 801489a:	2b00      	cmp	r3, #0
 801489c:	dd08      	ble.n	80148b0 <_strtod_l+0x740>
 801489e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80148a0:	9905      	ldr	r1, [sp, #20]
 80148a2:	4648      	mov	r0, r9
 80148a4:	f001 fe70 	bl	8016588 <__pow5mult>
 80148a8:	9005      	str	r0, [sp, #20]
 80148aa:	2800      	cmp	r0, #0
 80148ac:	f43f ae7e 	beq.w	80145ac <_strtod_l+0x43c>
 80148b0:	2d00      	cmp	r5, #0
 80148b2:	dd08      	ble.n	80148c6 <_strtod_l+0x756>
 80148b4:	462a      	mov	r2, r5
 80148b6:	9905      	ldr	r1, [sp, #20]
 80148b8:	4648      	mov	r0, r9
 80148ba:	f001 feb3 	bl	8016624 <__lshift>
 80148be:	9005      	str	r0, [sp, #20]
 80148c0:	2800      	cmp	r0, #0
 80148c2:	f43f ae73 	beq.w	80145ac <_strtod_l+0x43c>
 80148c6:	2f00      	cmp	r7, #0
 80148c8:	dd08      	ble.n	80148dc <_strtod_l+0x76c>
 80148ca:	4641      	mov	r1, r8
 80148cc:	463a      	mov	r2, r7
 80148ce:	4648      	mov	r0, r9
 80148d0:	f001 fea8 	bl	8016624 <__lshift>
 80148d4:	4680      	mov	r8, r0
 80148d6:	2800      	cmp	r0, #0
 80148d8:	f43f ae68 	beq.w	80145ac <_strtod_l+0x43c>
 80148dc:	9a05      	ldr	r2, [sp, #20]
 80148de:	991c      	ldr	r1, [sp, #112]	; 0x70
 80148e0:	4648      	mov	r0, r9
 80148e2:	f001 ff0d 	bl	8016700 <__mdiff>
 80148e6:	4604      	mov	r4, r0
 80148e8:	2800      	cmp	r0, #0
 80148ea:	f43f ae5f 	beq.w	80145ac <_strtod_l+0x43c>
 80148ee:	68c3      	ldr	r3, [r0, #12]
 80148f0:	930c      	str	r3, [sp, #48]	; 0x30
 80148f2:	2300      	movs	r3, #0
 80148f4:	60c3      	str	r3, [r0, #12]
 80148f6:	4641      	mov	r1, r8
 80148f8:	f001 fee8 	bl	80166cc <__mcmp>
 80148fc:	2800      	cmp	r0, #0
 80148fe:	da55      	bge.n	80149ac <_strtod_l+0x83c>
 8014900:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014902:	b9e3      	cbnz	r3, 801493e <_strtod_l+0x7ce>
 8014904:	f1ba 0f00 	cmp.w	sl, #0
 8014908:	d119      	bne.n	801493e <_strtod_l+0x7ce>
 801490a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801490e:	b9b3      	cbnz	r3, 801493e <_strtod_l+0x7ce>
 8014910:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014914:	0d1b      	lsrs	r3, r3, #20
 8014916:	051b      	lsls	r3, r3, #20
 8014918:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801491c:	d90f      	bls.n	801493e <_strtod_l+0x7ce>
 801491e:	6963      	ldr	r3, [r4, #20]
 8014920:	b913      	cbnz	r3, 8014928 <_strtod_l+0x7b8>
 8014922:	6923      	ldr	r3, [r4, #16]
 8014924:	2b01      	cmp	r3, #1
 8014926:	dd0a      	ble.n	801493e <_strtod_l+0x7ce>
 8014928:	4621      	mov	r1, r4
 801492a:	2201      	movs	r2, #1
 801492c:	4648      	mov	r0, r9
 801492e:	f001 fe79 	bl	8016624 <__lshift>
 8014932:	4641      	mov	r1, r8
 8014934:	4604      	mov	r4, r0
 8014936:	f001 fec9 	bl	80166cc <__mcmp>
 801493a:	2800      	cmp	r0, #0
 801493c:	dc67      	bgt.n	8014a0e <_strtod_l+0x89e>
 801493e:	9b04      	ldr	r3, [sp, #16]
 8014940:	2b00      	cmp	r3, #0
 8014942:	d171      	bne.n	8014a28 <_strtod_l+0x8b8>
 8014944:	e63d      	b.n	80145c2 <_strtod_l+0x452>
 8014946:	f018 0f01 	tst.w	r8, #1
 801494a:	d004      	beq.n	8014956 <_strtod_l+0x7e6>
 801494c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014950:	f7eb fe6a 	bl	8000628 <__aeabi_dmul>
 8014954:	2301      	movs	r3, #1
 8014956:	ea4f 0868 	mov.w	r8, r8, asr #1
 801495a:	3508      	adds	r5, #8
 801495c:	e6e5      	b.n	801472a <_strtod_l+0x5ba>
 801495e:	f04f 32ff 	mov.w	r2, #4294967295
 8014962:	fa02 f303 	lsl.w	r3, r2, r3
 8014966:	ea03 0a0a 	and.w	sl, r3, sl
 801496a:	e6ff      	b.n	801476c <_strtod_l+0x5fc>
 801496c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8014970:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8014974:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8014978:	36e2      	adds	r6, #226	; 0xe2
 801497a:	fa01 f306 	lsl.w	r3, r1, r6
 801497e:	930a      	str	r3, [sp, #40]	; 0x28
 8014980:	910f      	str	r1, [sp, #60]	; 0x3c
 8014982:	e75d      	b.n	8014840 <_strtod_l+0x6d0>
 8014984:	2300      	movs	r3, #0
 8014986:	930a      	str	r3, [sp, #40]	; 0x28
 8014988:	2301      	movs	r3, #1
 801498a:	930f      	str	r3, [sp, #60]	; 0x3c
 801498c:	e758      	b.n	8014840 <_strtod_l+0x6d0>
 801498e:	4632      	mov	r2, r6
 8014990:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014992:	4648      	mov	r0, r9
 8014994:	f001 fe46 	bl	8016624 <__lshift>
 8014998:	901c      	str	r0, [sp, #112]	; 0x70
 801499a:	2800      	cmp	r0, #0
 801499c:	f47f af7c 	bne.w	8014898 <_strtod_l+0x728>
 80149a0:	e604      	b.n	80145ac <_strtod_l+0x43c>
 80149a2:	bf00      	nop
 80149a4:	08017f60 	.word	0x08017f60
 80149a8:	fffffc02 	.word	0xfffffc02
 80149ac:	465d      	mov	r5, fp
 80149ae:	f040 8086 	bne.w	8014abe <_strtod_l+0x94e>
 80149b2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80149b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80149b8:	b32a      	cbz	r2, 8014a06 <_strtod_l+0x896>
 80149ba:	4aaf      	ldr	r2, [pc, #700]	; (8014c78 <_strtod_l+0xb08>)
 80149bc:	4293      	cmp	r3, r2
 80149be:	d153      	bne.n	8014a68 <_strtod_l+0x8f8>
 80149c0:	9b04      	ldr	r3, [sp, #16]
 80149c2:	4650      	mov	r0, sl
 80149c4:	b1d3      	cbz	r3, 80149fc <_strtod_l+0x88c>
 80149c6:	4aad      	ldr	r2, [pc, #692]	; (8014c7c <_strtod_l+0xb0c>)
 80149c8:	402a      	ands	r2, r5
 80149ca:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80149ce:	f04f 31ff 	mov.w	r1, #4294967295
 80149d2:	d816      	bhi.n	8014a02 <_strtod_l+0x892>
 80149d4:	0d12      	lsrs	r2, r2, #20
 80149d6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80149da:	fa01 f303 	lsl.w	r3, r1, r3
 80149de:	4298      	cmp	r0, r3
 80149e0:	d142      	bne.n	8014a68 <_strtod_l+0x8f8>
 80149e2:	4ba7      	ldr	r3, [pc, #668]	; (8014c80 <_strtod_l+0xb10>)
 80149e4:	429d      	cmp	r5, r3
 80149e6:	d102      	bne.n	80149ee <_strtod_l+0x87e>
 80149e8:	3001      	adds	r0, #1
 80149ea:	f43f addf 	beq.w	80145ac <_strtod_l+0x43c>
 80149ee:	4ba3      	ldr	r3, [pc, #652]	; (8014c7c <_strtod_l+0xb0c>)
 80149f0:	402b      	ands	r3, r5
 80149f2:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80149f6:	f04f 0a00 	mov.w	sl, #0
 80149fa:	e7a0      	b.n	801493e <_strtod_l+0x7ce>
 80149fc:	f04f 33ff 	mov.w	r3, #4294967295
 8014a00:	e7ed      	b.n	80149de <_strtod_l+0x86e>
 8014a02:	460b      	mov	r3, r1
 8014a04:	e7eb      	b.n	80149de <_strtod_l+0x86e>
 8014a06:	bb7b      	cbnz	r3, 8014a68 <_strtod_l+0x8f8>
 8014a08:	f1ba 0f00 	cmp.w	sl, #0
 8014a0c:	d12c      	bne.n	8014a68 <_strtod_l+0x8f8>
 8014a0e:	9904      	ldr	r1, [sp, #16]
 8014a10:	4a9a      	ldr	r2, [pc, #616]	; (8014c7c <_strtod_l+0xb0c>)
 8014a12:	465b      	mov	r3, fp
 8014a14:	b1f1      	cbz	r1, 8014a54 <_strtod_l+0x8e4>
 8014a16:	ea02 010b 	and.w	r1, r2, fp
 8014a1a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8014a1e:	dc19      	bgt.n	8014a54 <_strtod_l+0x8e4>
 8014a20:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8014a24:	f77f ae5b 	ble.w	80146de <_strtod_l+0x56e>
 8014a28:	4a96      	ldr	r2, [pc, #600]	; (8014c84 <_strtod_l+0xb14>)
 8014a2a:	2300      	movs	r3, #0
 8014a2c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8014a30:	4650      	mov	r0, sl
 8014a32:	4659      	mov	r1, fp
 8014a34:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8014a38:	f7eb fdf6 	bl	8000628 <__aeabi_dmul>
 8014a3c:	4682      	mov	sl, r0
 8014a3e:	468b      	mov	fp, r1
 8014a40:	2900      	cmp	r1, #0
 8014a42:	f47f adbe 	bne.w	80145c2 <_strtod_l+0x452>
 8014a46:	2800      	cmp	r0, #0
 8014a48:	f47f adbb 	bne.w	80145c2 <_strtod_l+0x452>
 8014a4c:	2322      	movs	r3, #34	; 0x22
 8014a4e:	f8c9 3000 	str.w	r3, [r9]
 8014a52:	e5b6      	b.n	80145c2 <_strtod_l+0x452>
 8014a54:	4013      	ands	r3, r2
 8014a56:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014a5a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014a5e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014a62:	f04f 3aff 	mov.w	sl, #4294967295
 8014a66:	e76a      	b.n	801493e <_strtod_l+0x7ce>
 8014a68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014a6a:	b193      	cbz	r3, 8014a92 <_strtod_l+0x922>
 8014a6c:	422b      	tst	r3, r5
 8014a6e:	f43f af66 	beq.w	801493e <_strtod_l+0x7ce>
 8014a72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014a74:	9a04      	ldr	r2, [sp, #16]
 8014a76:	4650      	mov	r0, sl
 8014a78:	4659      	mov	r1, fp
 8014a7a:	b173      	cbz	r3, 8014a9a <_strtod_l+0x92a>
 8014a7c:	f7ff fb5c 	bl	8014138 <sulp>
 8014a80:	4602      	mov	r2, r0
 8014a82:	460b      	mov	r3, r1
 8014a84:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014a88:	f7eb fc18 	bl	80002bc <__adddf3>
 8014a8c:	4682      	mov	sl, r0
 8014a8e:	468b      	mov	fp, r1
 8014a90:	e755      	b.n	801493e <_strtod_l+0x7ce>
 8014a92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014a94:	ea13 0f0a 	tst.w	r3, sl
 8014a98:	e7e9      	b.n	8014a6e <_strtod_l+0x8fe>
 8014a9a:	f7ff fb4d 	bl	8014138 <sulp>
 8014a9e:	4602      	mov	r2, r0
 8014aa0:	460b      	mov	r3, r1
 8014aa2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014aa6:	f7eb fc07 	bl	80002b8 <__aeabi_dsub>
 8014aaa:	2200      	movs	r2, #0
 8014aac:	2300      	movs	r3, #0
 8014aae:	4682      	mov	sl, r0
 8014ab0:	468b      	mov	fp, r1
 8014ab2:	f7ec f821 	bl	8000af8 <__aeabi_dcmpeq>
 8014ab6:	2800      	cmp	r0, #0
 8014ab8:	f47f ae11 	bne.w	80146de <_strtod_l+0x56e>
 8014abc:	e73f      	b.n	801493e <_strtod_l+0x7ce>
 8014abe:	4641      	mov	r1, r8
 8014ac0:	4620      	mov	r0, r4
 8014ac2:	f001 ff40 	bl	8016946 <__ratio>
 8014ac6:	ec57 6b10 	vmov	r6, r7, d0
 8014aca:	2200      	movs	r2, #0
 8014acc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014ad0:	ee10 0a10 	vmov	r0, s0
 8014ad4:	4639      	mov	r1, r7
 8014ad6:	f7ec f823 	bl	8000b20 <__aeabi_dcmple>
 8014ada:	2800      	cmp	r0, #0
 8014adc:	d077      	beq.n	8014bce <_strtod_l+0xa5e>
 8014ade:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014ae0:	2b00      	cmp	r3, #0
 8014ae2:	d04a      	beq.n	8014b7a <_strtod_l+0xa0a>
 8014ae4:	4b68      	ldr	r3, [pc, #416]	; (8014c88 <_strtod_l+0xb18>)
 8014ae6:	2200      	movs	r2, #0
 8014ae8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014aec:	4f66      	ldr	r7, [pc, #408]	; (8014c88 <_strtod_l+0xb18>)
 8014aee:	2600      	movs	r6, #0
 8014af0:	4b62      	ldr	r3, [pc, #392]	; (8014c7c <_strtod_l+0xb0c>)
 8014af2:	402b      	ands	r3, r5
 8014af4:	930f      	str	r3, [sp, #60]	; 0x3c
 8014af6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014af8:	4b64      	ldr	r3, [pc, #400]	; (8014c8c <_strtod_l+0xb1c>)
 8014afa:	429a      	cmp	r2, r3
 8014afc:	f040 80ce 	bne.w	8014c9c <_strtod_l+0xb2c>
 8014b00:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014b04:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014b08:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8014b0c:	ec4b ab10 	vmov	d0, sl, fp
 8014b10:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8014b14:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014b18:	f001 fe50 	bl	80167bc <__ulp>
 8014b1c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014b20:	ec53 2b10 	vmov	r2, r3, d0
 8014b24:	f7eb fd80 	bl	8000628 <__aeabi_dmul>
 8014b28:	4652      	mov	r2, sl
 8014b2a:	465b      	mov	r3, fp
 8014b2c:	f7eb fbc6 	bl	80002bc <__adddf3>
 8014b30:	460b      	mov	r3, r1
 8014b32:	4952      	ldr	r1, [pc, #328]	; (8014c7c <_strtod_l+0xb0c>)
 8014b34:	4a56      	ldr	r2, [pc, #344]	; (8014c90 <_strtod_l+0xb20>)
 8014b36:	4019      	ands	r1, r3
 8014b38:	4291      	cmp	r1, r2
 8014b3a:	4682      	mov	sl, r0
 8014b3c:	d95b      	bls.n	8014bf6 <_strtod_l+0xa86>
 8014b3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b40:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8014b44:	4293      	cmp	r3, r2
 8014b46:	d103      	bne.n	8014b50 <_strtod_l+0x9e0>
 8014b48:	9b08      	ldr	r3, [sp, #32]
 8014b4a:	3301      	adds	r3, #1
 8014b4c:	f43f ad2e 	beq.w	80145ac <_strtod_l+0x43c>
 8014b50:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8014c80 <_strtod_l+0xb10>
 8014b54:	f04f 3aff 	mov.w	sl, #4294967295
 8014b58:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014b5a:	4648      	mov	r0, r9
 8014b5c:	f001 fb96 	bl	801628c <_Bfree>
 8014b60:	9905      	ldr	r1, [sp, #20]
 8014b62:	4648      	mov	r0, r9
 8014b64:	f001 fb92 	bl	801628c <_Bfree>
 8014b68:	4641      	mov	r1, r8
 8014b6a:	4648      	mov	r0, r9
 8014b6c:	f001 fb8e 	bl	801628c <_Bfree>
 8014b70:	4621      	mov	r1, r4
 8014b72:	4648      	mov	r0, r9
 8014b74:	f001 fb8a 	bl	801628c <_Bfree>
 8014b78:	e619      	b.n	80147ae <_strtod_l+0x63e>
 8014b7a:	f1ba 0f00 	cmp.w	sl, #0
 8014b7e:	d11a      	bne.n	8014bb6 <_strtod_l+0xa46>
 8014b80:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014b84:	b9eb      	cbnz	r3, 8014bc2 <_strtod_l+0xa52>
 8014b86:	2200      	movs	r2, #0
 8014b88:	4b3f      	ldr	r3, [pc, #252]	; (8014c88 <_strtod_l+0xb18>)
 8014b8a:	4630      	mov	r0, r6
 8014b8c:	4639      	mov	r1, r7
 8014b8e:	f7eb ffbd 	bl	8000b0c <__aeabi_dcmplt>
 8014b92:	b9c8      	cbnz	r0, 8014bc8 <_strtod_l+0xa58>
 8014b94:	4630      	mov	r0, r6
 8014b96:	4639      	mov	r1, r7
 8014b98:	2200      	movs	r2, #0
 8014b9a:	4b3e      	ldr	r3, [pc, #248]	; (8014c94 <_strtod_l+0xb24>)
 8014b9c:	f7eb fd44 	bl	8000628 <__aeabi_dmul>
 8014ba0:	4606      	mov	r6, r0
 8014ba2:	460f      	mov	r7, r1
 8014ba4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8014ba8:	9618      	str	r6, [sp, #96]	; 0x60
 8014baa:	9319      	str	r3, [sp, #100]	; 0x64
 8014bac:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8014bb0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014bb4:	e79c      	b.n	8014af0 <_strtod_l+0x980>
 8014bb6:	f1ba 0f01 	cmp.w	sl, #1
 8014bba:	d102      	bne.n	8014bc2 <_strtod_l+0xa52>
 8014bbc:	2d00      	cmp	r5, #0
 8014bbe:	f43f ad8e 	beq.w	80146de <_strtod_l+0x56e>
 8014bc2:	2200      	movs	r2, #0
 8014bc4:	4b34      	ldr	r3, [pc, #208]	; (8014c98 <_strtod_l+0xb28>)
 8014bc6:	e78f      	b.n	8014ae8 <_strtod_l+0x978>
 8014bc8:	2600      	movs	r6, #0
 8014bca:	4f32      	ldr	r7, [pc, #200]	; (8014c94 <_strtod_l+0xb24>)
 8014bcc:	e7ea      	b.n	8014ba4 <_strtod_l+0xa34>
 8014bce:	4b31      	ldr	r3, [pc, #196]	; (8014c94 <_strtod_l+0xb24>)
 8014bd0:	4630      	mov	r0, r6
 8014bd2:	4639      	mov	r1, r7
 8014bd4:	2200      	movs	r2, #0
 8014bd6:	f7eb fd27 	bl	8000628 <__aeabi_dmul>
 8014bda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014bdc:	4606      	mov	r6, r0
 8014bde:	460f      	mov	r7, r1
 8014be0:	b933      	cbnz	r3, 8014bf0 <_strtod_l+0xa80>
 8014be2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014be6:	9010      	str	r0, [sp, #64]	; 0x40
 8014be8:	9311      	str	r3, [sp, #68]	; 0x44
 8014bea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014bee:	e7df      	b.n	8014bb0 <_strtod_l+0xa40>
 8014bf0:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8014bf4:	e7f9      	b.n	8014bea <_strtod_l+0xa7a>
 8014bf6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8014bfa:	9b04      	ldr	r3, [sp, #16]
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	d1ab      	bne.n	8014b58 <_strtod_l+0x9e8>
 8014c00:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014c04:	0d1b      	lsrs	r3, r3, #20
 8014c06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014c08:	051b      	lsls	r3, r3, #20
 8014c0a:	429a      	cmp	r2, r3
 8014c0c:	465d      	mov	r5, fp
 8014c0e:	d1a3      	bne.n	8014b58 <_strtod_l+0x9e8>
 8014c10:	4639      	mov	r1, r7
 8014c12:	4630      	mov	r0, r6
 8014c14:	f7eb ffb8 	bl	8000b88 <__aeabi_d2iz>
 8014c18:	f7eb fc9c 	bl	8000554 <__aeabi_i2d>
 8014c1c:	460b      	mov	r3, r1
 8014c1e:	4602      	mov	r2, r0
 8014c20:	4639      	mov	r1, r7
 8014c22:	4630      	mov	r0, r6
 8014c24:	f7eb fb48 	bl	80002b8 <__aeabi_dsub>
 8014c28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014c2a:	4606      	mov	r6, r0
 8014c2c:	460f      	mov	r7, r1
 8014c2e:	b933      	cbnz	r3, 8014c3e <_strtod_l+0xace>
 8014c30:	f1ba 0f00 	cmp.w	sl, #0
 8014c34:	d103      	bne.n	8014c3e <_strtod_l+0xace>
 8014c36:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8014c3a:	2d00      	cmp	r5, #0
 8014c3c:	d06d      	beq.n	8014d1a <_strtod_l+0xbaa>
 8014c3e:	a30a      	add	r3, pc, #40	; (adr r3, 8014c68 <_strtod_l+0xaf8>)
 8014c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c44:	4630      	mov	r0, r6
 8014c46:	4639      	mov	r1, r7
 8014c48:	f7eb ff60 	bl	8000b0c <__aeabi_dcmplt>
 8014c4c:	2800      	cmp	r0, #0
 8014c4e:	f47f acb8 	bne.w	80145c2 <_strtod_l+0x452>
 8014c52:	a307      	add	r3, pc, #28	; (adr r3, 8014c70 <_strtod_l+0xb00>)
 8014c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c58:	4630      	mov	r0, r6
 8014c5a:	4639      	mov	r1, r7
 8014c5c:	f7eb ff74 	bl	8000b48 <__aeabi_dcmpgt>
 8014c60:	2800      	cmp	r0, #0
 8014c62:	f43f af79 	beq.w	8014b58 <_strtod_l+0x9e8>
 8014c66:	e4ac      	b.n	80145c2 <_strtod_l+0x452>
 8014c68:	94a03595 	.word	0x94a03595
 8014c6c:	3fdfffff 	.word	0x3fdfffff
 8014c70:	35afe535 	.word	0x35afe535
 8014c74:	3fe00000 	.word	0x3fe00000
 8014c78:	000fffff 	.word	0x000fffff
 8014c7c:	7ff00000 	.word	0x7ff00000
 8014c80:	7fefffff 	.word	0x7fefffff
 8014c84:	39500000 	.word	0x39500000
 8014c88:	3ff00000 	.word	0x3ff00000
 8014c8c:	7fe00000 	.word	0x7fe00000
 8014c90:	7c9fffff 	.word	0x7c9fffff
 8014c94:	3fe00000 	.word	0x3fe00000
 8014c98:	bff00000 	.word	0xbff00000
 8014c9c:	9b04      	ldr	r3, [sp, #16]
 8014c9e:	b333      	cbz	r3, 8014cee <_strtod_l+0xb7e>
 8014ca0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014ca2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8014ca6:	d822      	bhi.n	8014cee <_strtod_l+0xb7e>
 8014ca8:	a327      	add	r3, pc, #156	; (adr r3, 8014d48 <_strtod_l+0xbd8>)
 8014caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cae:	4630      	mov	r0, r6
 8014cb0:	4639      	mov	r1, r7
 8014cb2:	f7eb ff35 	bl	8000b20 <__aeabi_dcmple>
 8014cb6:	b1a0      	cbz	r0, 8014ce2 <_strtod_l+0xb72>
 8014cb8:	4639      	mov	r1, r7
 8014cba:	4630      	mov	r0, r6
 8014cbc:	f7eb ff8c 	bl	8000bd8 <__aeabi_d2uiz>
 8014cc0:	2800      	cmp	r0, #0
 8014cc2:	bf08      	it	eq
 8014cc4:	2001      	moveq	r0, #1
 8014cc6:	f7eb fc35 	bl	8000534 <__aeabi_ui2d>
 8014cca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014ccc:	4606      	mov	r6, r0
 8014cce:	460f      	mov	r7, r1
 8014cd0:	bb03      	cbnz	r3, 8014d14 <_strtod_l+0xba4>
 8014cd2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014cd6:	9012      	str	r0, [sp, #72]	; 0x48
 8014cd8:	9313      	str	r3, [sp, #76]	; 0x4c
 8014cda:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8014cde:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014ce2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014ce4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014ce6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8014cea:	1a9b      	subs	r3, r3, r2
 8014cec:	930b      	str	r3, [sp, #44]	; 0x2c
 8014cee:	ed9d 0b08 	vldr	d0, [sp, #32]
 8014cf2:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8014cf6:	f001 fd61 	bl	80167bc <__ulp>
 8014cfa:	4650      	mov	r0, sl
 8014cfc:	ec53 2b10 	vmov	r2, r3, d0
 8014d00:	4659      	mov	r1, fp
 8014d02:	f7eb fc91 	bl	8000628 <__aeabi_dmul>
 8014d06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014d0a:	f7eb fad7 	bl	80002bc <__adddf3>
 8014d0e:	4682      	mov	sl, r0
 8014d10:	468b      	mov	fp, r1
 8014d12:	e772      	b.n	8014bfa <_strtod_l+0xa8a>
 8014d14:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8014d18:	e7df      	b.n	8014cda <_strtod_l+0xb6a>
 8014d1a:	a30d      	add	r3, pc, #52	; (adr r3, 8014d50 <_strtod_l+0xbe0>)
 8014d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d20:	f7eb fef4 	bl	8000b0c <__aeabi_dcmplt>
 8014d24:	e79c      	b.n	8014c60 <_strtod_l+0xaf0>
 8014d26:	2300      	movs	r3, #0
 8014d28:	930d      	str	r3, [sp, #52]	; 0x34
 8014d2a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014d2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014d2e:	6013      	str	r3, [r2, #0]
 8014d30:	f7ff ba61 	b.w	80141f6 <_strtod_l+0x86>
 8014d34:	2b65      	cmp	r3, #101	; 0x65
 8014d36:	f04f 0200 	mov.w	r2, #0
 8014d3a:	f43f ab4e 	beq.w	80143da <_strtod_l+0x26a>
 8014d3e:	2101      	movs	r1, #1
 8014d40:	4614      	mov	r4, r2
 8014d42:	9104      	str	r1, [sp, #16]
 8014d44:	f7ff bacb 	b.w	80142de <_strtod_l+0x16e>
 8014d48:	ffc00000 	.word	0xffc00000
 8014d4c:	41dfffff 	.word	0x41dfffff
 8014d50:	94a03595 	.word	0x94a03595
 8014d54:	3fcfffff 	.word	0x3fcfffff

08014d58 <_strtod_r>:
 8014d58:	4b05      	ldr	r3, [pc, #20]	; (8014d70 <_strtod_r+0x18>)
 8014d5a:	681b      	ldr	r3, [r3, #0]
 8014d5c:	b410      	push	{r4}
 8014d5e:	6a1b      	ldr	r3, [r3, #32]
 8014d60:	4c04      	ldr	r4, [pc, #16]	; (8014d74 <_strtod_r+0x1c>)
 8014d62:	2b00      	cmp	r3, #0
 8014d64:	bf08      	it	eq
 8014d66:	4623      	moveq	r3, r4
 8014d68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014d6c:	f7ff ba00 	b.w	8014170 <_strtod_l>
 8014d70:	2000000c 	.word	0x2000000c
 8014d74:	20000070 	.word	0x20000070

08014d78 <_strtol_l.isra.0>:
 8014d78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014d7c:	4680      	mov	r8, r0
 8014d7e:	4689      	mov	r9, r1
 8014d80:	4692      	mov	sl, r2
 8014d82:	461e      	mov	r6, r3
 8014d84:	460f      	mov	r7, r1
 8014d86:	463d      	mov	r5, r7
 8014d88:	9808      	ldr	r0, [sp, #32]
 8014d8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014d8e:	f001 fa0d 	bl	80161ac <__locale_ctype_ptr_l>
 8014d92:	4420      	add	r0, r4
 8014d94:	7843      	ldrb	r3, [r0, #1]
 8014d96:	f013 0308 	ands.w	r3, r3, #8
 8014d9a:	d132      	bne.n	8014e02 <_strtol_l.isra.0+0x8a>
 8014d9c:	2c2d      	cmp	r4, #45	; 0x2d
 8014d9e:	d132      	bne.n	8014e06 <_strtol_l.isra.0+0x8e>
 8014da0:	787c      	ldrb	r4, [r7, #1]
 8014da2:	1cbd      	adds	r5, r7, #2
 8014da4:	2201      	movs	r2, #1
 8014da6:	2e00      	cmp	r6, #0
 8014da8:	d05d      	beq.n	8014e66 <_strtol_l.isra.0+0xee>
 8014daa:	2e10      	cmp	r6, #16
 8014dac:	d109      	bne.n	8014dc2 <_strtol_l.isra.0+0x4a>
 8014dae:	2c30      	cmp	r4, #48	; 0x30
 8014db0:	d107      	bne.n	8014dc2 <_strtol_l.isra.0+0x4a>
 8014db2:	782b      	ldrb	r3, [r5, #0]
 8014db4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014db8:	2b58      	cmp	r3, #88	; 0x58
 8014dba:	d14f      	bne.n	8014e5c <_strtol_l.isra.0+0xe4>
 8014dbc:	786c      	ldrb	r4, [r5, #1]
 8014dbe:	2610      	movs	r6, #16
 8014dc0:	3502      	adds	r5, #2
 8014dc2:	2a00      	cmp	r2, #0
 8014dc4:	bf14      	ite	ne
 8014dc6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8014dca:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8014dce:	2700      	movs	r7, #0
 8014dd0:	fbb1 fcf6 	udiv	ip, r1, r6
 8014dd4:	4638      	mov	r0, r7
 8014dd6:	fb06 1e1c 	mls	lr, r6, ip, r1
 8014dda:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8014dde:	2b09      	cmp	r3, #9
 8014de0:	d817      	bhi.n	8014e12 <_strtol_l.isra.0+0x9a>
 8014de2:	461c      	mov	r4, r3
 8014de4:	42a6      	cmp	r6, r4
 8014de6:	dd23      	ble.n	8014e30 <_strtol_l.isra.0+0xb8>
 8014de8:	1c7b      	adds	r3, r7, #1
 8014dea:	d007      	beq.n	8014dfc <_strtol_l.isra.0+0x84>
 8014dec:	4584      	cmp	ip, r0
 8014dee:	d31c      	bcc.n	8014e2a <_strtol_l.isra.0+0xb2>
 8014df0:	d101      	bne.n	8014df6 <_strtol_l.isra.0+0x7e>
 8014df2:	45a6      	cmp	lr, r4
 8014df4:	db19      	blt.n	8014e2a <_strtol_l.isra.0+0xb2>
 8014df6:	fb00 4006 	mla	r0, r0, r6, r4
 8014dfa:	2701      	movs	r7, #1
 8014dfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014e00:	e7eb      	b.n	8014dda <_strtol_l.isra.0+0x62>
 8014e02:	462f      	mov	r7, r5
 8014e04:	e7bf      	b.n	8014d86 <_strtol_l.isra.0+0xe>
 8014e06:	2c2b      	cmp	r4, #43	; 0x2b
 8014e08:	bf04      	itt	eq
 8014e0a:	1cbd      	addeq	r5, r7, #2
 8014e0c:	787c      	ldrbeq	r4, [r7, #1]
 8014e0e:	461a      	mov	r2, r3
 8014e10:	e7c9      	b.n	8014da6 <_strtol_l.isra.0+0x2e>
 8014e12:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8014e16:	2b19      	cmp	r3, #25
 8014e18:	d801      	bhi.n	8014e1e <_strtol_l.isra.0+0xa6>
 8014e1a:	3c37      	subs	r4, #55	; 0x37
 8014e1c:	e7e2      	b.n	8014de4 <_strtol_l.isra.0+0x6c>
 8014e1e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8014e22:	2b19      	cmp	r3, #25
 8014e24:	d804      	bhi.n	8014e30 <_strtol_l.isra.0+0xb8>
 8014e26:	3c57      	subs	r4, #87	; 0x57
 8014e28:	e7dc      	b.n	8014de4 <_strtol_l.isra.0+0x6c>
 8014e2a:	f04f 37ff 	mov.w	r7, #4294967295
 8014e2e:	e7e5      	b.n	8014dfc <_strtol_l.isra.0+0x84>
 8014e30:	1c7b      	adds	r3, r7, #1
 8014e32:	d108      	bne.n	8014e46 <_strtol_l.isra.0+0xce>
 8014e34:	2322      	movs	r3, #34	; 0x22
 8014e36:	f8c8 3000 	str.w	r3, [r8]
 8014e3a:	4608      	mov	r0, r1
 8014e3c:	f1ba 0f00 	cmp.w	sl, #0
 8014e40:	d107      	bne.n	8014e52 <_strtol_l.isra.0+0xda>
 8014e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e46:	b102      	cbz	r2, 8014e4a <_strtol_l.isra.0+0xd2>
 8014e48:	4240      	negs	r0, r0
 8014e4a:	f1ba 0f00 	cmp.w	sl, #0
 8014e4e:	d0f8      	beq.n	8014e42 <_strtol_l.isra.0+0xca>
 8014e50:	b10f      	cbz	r7, 8014e56 <_strtol_l.isra.0+0xde>
 8014e52:	f105 39ff 	add.w	r9, r5, #4294967295
 8014e56:	f8ca 9000 	str.w	r9, [sl]
 8014e5a:	e7f2      	b.n	8014e42 <_strtol_l.isra.0+0xca>
 8014e5c:	2430      	movs	r4, #48	; 0x30
 8014e5e:	2e00      	cmp	r6, #0
 8014e60:	d1af      	bne.n	8014dc2 <_strtol_l.isra.0+0x4a>
 8014e62:	2608      	movs	r6, #8
 8014e64:	e7ad      	b.n	8014dc2 <_strtol_l.isra.0+0x4a>
 8014e66:	2c30      	cmp	r4, #48	; 0x30
 8014e68:	d0a3      	beq.n	8014db2 <_strtol_l.isra.0+0x3a>
 8014e6a:	260a      	movs	r6, #10
 8014e6c:	e7a9      	b.n	8014dc2 <_strtol_l.isra.0+0x4a>
	...

08014e70 <_strtol_r>:
 8014e70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014e72:	4c06      	ldr	r4, [pc, #24]	; (8014e8c <_strtol_r+0x1c>)
 8014e74:	4d06      	ldr	r5, [pc, #24]	; (8014e90 <_strtol_r+0x20>)
 8014e76:	6824      	ldr	r4, [r4, #0]
 8014e78:	6a24      	ldr	r4, [r4, #32]
 8014e7a:	2c00      	cmp	r4, #0
 8014e7c:	bf08      	it	eq
 8014e7e:	462c      	moveq	r4, r5
 8014e80:	9400      	str	r4, [sp, #0]
 8014e82:	f7ff ff79 	bl	8014d78 <_strtol_l.isra.0>
 8014e86:	b003      	add	sp, #12
 8014e88:	bd30      	pop	{r4, r5, pc}
 8014e8a:	bf00      	nop
 8014e8c:	2000000c 	.word	0x2000000c
 8014e90:	20000070 	.word	0x20000070

08014e94 <_vsiprintf_r>:
 8014e94:	b500      	push	{lr}
 8014e96:	b09b      	sub	sp, #108	; 0x6c
 8014e98:	9100      	str	r1, [sp, #0]
 8014e9a:	9104      	str	r1, [sp, #16]
 8014e9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014ea0:	9105      	str	r1, [sp, #20]
 8014ea2:	9102      	str	r1, [sp, #8]
 8014ea4:	4905      	ldr	r1, [pc, #20]	; (8014ebc <_vsiprintf_r+0x28>)
 8014ea6:	9103      	str	r1, [sp, #12]
 8014ea8:	4669      	mov	r1, sp
 8014eaa:	f001 fecb 	bl	8016c44 <_svfiprintf_r>
 8014eae:	9b00      	ldr	r3, [sp, #0]
 8014eb0:	2200      	movs	r2, #0
 8014eb2:	701a      	strb	r2, [r3, #0]
 8014eb4:	b01b      	add	sp, #108	; 0x6c
 8014eb6:	f85d fb04 	ldr.w	pc, [sp], #4
 8014eba:	bf00      	nop
 8014ebc:	ffff0208 	.word	0xffff0208

08014ec0 <vsiprintf>:
 8014ec0:	4613      	mov	r3, r2
 8014ec2:	460a      	mov	r2, r1
 8014ec4:	4601      	mov	r1, r0
 8014ec6:	4802      	ldr	r0, [pc, #8]	; (8014ed0 <vsiprintf+0x10>)
 8014ec8:	6800      	ldr	r0, [r0, #0]
 8014eca:	f7ff bfe3 	b.w	8014e94 <_vsiprintf_r>
 8014ece:	bf00      	nop
 8014ed0:	2000000c 	.word	0x2000000c

08014ed4 <quorem>:
 8014ed4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ed8:	6903      	ldr	r3, [r0, #16]
 8014eda:	690c      	ldr	r4, [r1, #16]
 8014edc:	42a3      	cmp	r3, r4
 8014ede:	4680      	mov	r8, r0
 8014ee0:	f2c0 8082 	blt.w	8014fe8 <quorem+0x114>
 8014ee4:	3c01      	subs	r4, #1
 8014ee6:	f101 0714 	add.w	r7, r1, #20
 8014eea:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8014eee:	f100 0614 	add.w	r6, r0, #20
 8014ef2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8014ef6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8014efa:	eb06 030c 	add.w	r3, r6, ip
 8014efe:	3501      	adds	r5, #1
 8014f00:	eb07 090c 	add.w	r9, r7, ip
 8014f04:	9301      	str	r3, [sp, #4]
 8014f06:	fbb0 f5f5 	udiv	r5, r0, r5
 8014f0a:	b395      	cbz	r5, 8014f72 <quorem+0x9e>
 8014f0c:	f04f 0a00 	mov.w	sl, #0
 8014f10:	4638      	mov	r0, r7
 8014f12:	46b6      	mov	lr, r6
 8014f14:	46d3      	mov	fp, sl
 8014f16:	f850 2b04 	ldr.w	r2, [r0], #4
 8014f1a:	b293      	uxth	r3, r2
 8014f1c:	fb05 a303 	mla	r3, r5, r3, sl
 8014f20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014f24:	b29b      	uxth	r3, r3
 8014f26:	ebab 0303 	sub.w	r3, fp, r3
 8014f2a:	0c12      	lsrs	r2, r2, #16
 8014f2c:	f8de b000 	ldr.w	fp, [lr]
 8014f30:	fb05 a202 	mla	r2, r5, r2, sl
 8014f34:	fa13 f38b 	uxtah	r3, r3, fp
 8014f38:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8014f3c:	fa1f fb82 	uxth.w	fp, r2
 8014f40:	f8de 2000 	ldr.w	r2, [lr]
 8014f44:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8014f48:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014f4c:	b29b      	uxth	r3, r3
 8014f4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014f52:	4581      	cmp	r9, r0
 8014f54:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8014f58:	f84e 3b04 	str.w	r3, [lr], #4
 8014f5c:	d2db      	bcs.n	8014f16 <quorem+0x42>
 8014f5e:	f856 300c 	ldr.w	r3, [r6, ip]
 8014f62:	b933      	cbnz	r3, 8014f72 <quorem+0x9e>
 8014f64:	9b01      	ldr	r3, [sp, #4]
 8014f66:	3b04      	subs	r3, #4
 8014f68:	429e      	cmp	r6, r3
 8014f6a:	461a      	mov	r2, r3
 8014f6c:	d330      	bcc.n	8014fd0 <quorem+0xfc>
 8014f6e:	f8c8 4010 	str.w	r4, [r8, #16]
 8014f72:	4640      	mov	r0, r8
 8014f74:	f001 fbaa 	bl	80166cc <__mcmp>
 8014f78:	2800      	cmp	r0, #0
 8014f7a:	db25      	blt.n	8014fc8 <quorem+0xf4>
 8014f7c:	3501      	adds	r5, #1
 8014f7e:	4630      	mov	r0, r6
 8014f80:	f04f 0c00 	mov.w	ip, #0
 8014f84:	f857 2b04 	ldr.w	r2, [r7], #4
 8014f88:	f8d0 e000 	ldr.w	lr, [r0]
 8014f8c:	b293      	uxth	r3, r2
 8014f8e:	ebac 0303 	sub.w	r3, ip, r3
 8014f92:	0c12      	lsrs	r2, r2, #16
 8014f94:	fa13 f38e 	uxtah	r3, r3, lr
 8014f98:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014f9c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014fa0:	b29b      	uxth	r3, r3
 8014fa2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014fa6:	45b9      	cmp	r9, r7
 8014fa8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014fac:	f840 3b04 	str.w	r3, [r0], #4
 8014fb0:	d2e8      	bcs.n	8014f84 <quorem+0xb0>
 8014fb2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8014fb6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8014fba:	b92a      	cbnz	r2, 8014fc8 <quorem+0xf4>
 8014fbc:	3b04      	subs	r3, #4
 8014fbe:	429e      	cmp	r6, r3
 8014fc0:	461a      	mov	r2, r3
 8014fc2:	d30b      	bcc.n	8014fdc <quorem+0x108>
 8014fc4:	f8c8 4010 	str.w	r4, [r8, #16]
 8014fc8:	4628      	mov	r0, r5
 8014fca:	b003      	add	sp, #12
 8014fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fd0:	6812      	ldr	r2, [r2, #0]
 8014fd2:	3b04      	subs	r3, #4
 8014fd4:	2a00      	cmp	r2, #0
 8014fd6:	d1ca      	bne.n	8014f6e <quorem+0x9a>
 8014fd8:	3c01      	subs	r4, #1
 8014fda:	e7c5      	b.n	8014f68 <quorem+0x94>
 8014fdc:	6812      	ldr	r2, [r2, #0]
 8014fde:	3b04      	subs	r3, #4
 8014fe0:	2a00      	cmp	r2, #0
 8014fe2:	d1ef      	bne.n	8014fc4 <quorem+0xf0>
 8014fe4:	3c01      	subs	r4, #1
 8014fe6:	e7ea      	b.n	8014fbe <quorem+0xea>
 8014fe8:	2000      	movs	r0, #0
 8014fea:	e7ee      	b.n	8014fca <quorem+0xf6>
 8014fec:	0000      	movs	r0, r0
	...

08014ff0 <_dtoa_r>:
 8014ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ff4:	ec57 6b10 	vmov	r6, r7, d0
 8014ff8:	b097      	sub	sp, #92	; 0x5c
 8014ffa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014ffc:	9106      	str	r1, [sp, #24]
 8014ffe:	4604      	mov	r4, r0
 8015000:	920b      	str	r2, [sp, #44]	; 0x2c
 8015002:	9312      	str	r3, [sp, #72]	; 0x48
 8015004:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8015008:	e9cd 6700 	strd	r6, r7, [sp]
 801500c:	b93d      	cbnz	r5, 801501e <_dtoa_r+0x2e>
 801500e:	2010      	movs	r0, #16
 8015010:	f001 f8ee 	bl	80161f0 <malloc>
 8015014:	6260      	str	r0, [r4, #36]	; 0x24
 8015016:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801501a:	6005      	str	r5, [r0, #0]
 801501c:	60c5      	str	r5, [r0, #12]
 801501e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015020:	6819      	ldr	r1, [r3, #0]
 8015022:	b151      	cbz	r1, 801503a <_dtoa_r+0x4a>
 8015024:	685a      	ldr	r2, [r3, #4]
 8015026:	604a      	str	r2, [r1, #4]
 8015028:	2301      	movs	r3, #1
 801502a:	4093      	lsls	r3, r2
 801502c:	608b      	str	r3, [r1, #8]
 801502e:	4620      	mov	r0, r4
 8015030:	f001 f92c 	bl	801628c <_Bfree>
 8015034:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015036:	2200      	movs	r2, #0
 8015038:	601a      	str	r2, [r3, #0]
 801503a:	1e3b      	subs	r3, r7, #0
 801503c:	bfbb      	ittet	lt
 801503e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8015042:	9301      	strlt	r3, [sp, #4]
 8015044:	2300      	movge	r3, #0
 8015046:	2201      	movlt	r2, #1
 8015048:	bfac      	ite	ge
 801504a:	f8c8 3000 	strge.w	r3, [r8]
 801504e:	f8c8 2000 	strlt.w	r2, [r8]
 8015052:	4baf      	ldr	r3, [pc, #700]	; (8015310 <_dtoa_r+0x320>)
 8015054:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8015058:	ea33 0308 	bics.w	r3, r3, r8
 801505c:	d114      	bne.n	8015088 <_dtoa_r+0x98>
 801505e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015060:	f242 730f 	movw	r3, #9999	; 0x270f
 8015064:	6013      	str	r3, [r2, #0]
 8015066:	9b00      	ldr	r3, [sp, #0]
 8015068:	b923      	cbnz	r3, 8015074 <_dtoa_r+0x84>
 801506a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801506e:	2800      	cmp	r0, #0
 8015070:	f000 8542 	beq.w	8015af8 <_dtoa_r+0xb08>
 8015074:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015076:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8015324 <_dtoa_r+0x334>
 801507a:	2b00      	cmp	r3, #0
 801507c:	f000 8544 	beq.w	8015b08 <_dtoa_r+0xb18>
 8015080:	f10b 0303 	add.w	r3, fp, #3
 8015084:	f000 bd3e 	b.w	8015b04 <_dtoa_r+0xb14>
 8015088:	e9dd 6700 	ldrd	r6, r7, [sp]
 801508c:	2200      	movs	r2, #0
 801508e:	2300      	movs	r3, #0
 8015090:	4630      	mov	r0, r6
 8015092:	4639      	mov	r1, r7
 8015094:	f7eb fd30 	bl	8000af8 <__aeabi_dcmpeq>
 8015098:	4681      	mov	r9, r0
 801509a:	b168      	cbz	r0, 80150b8 <_dtoa_r+0xc8>
 801509c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801509e:	2301      	movs	r3, #1
 80150a0:	6013      	str	r3, [r2, #0]
 80150a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	f000 8524 	beq.w	8015af2 <_dtoa_r+0xb02>
 80150aa:	4b9a      	ldr	r3, [pc, #616]	; (8015314 <_dtoa_r+0x324>)
 80150ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80150ae:	f103 3bff 	add.w	fp, r3, #4294967295
 80150b2:	6013      	str	r3, [r2, #0]
 80150b4:	f000 bd28 	b.w	8015b08 <_dtoa_r+0xb18>
 80150b8:	aa14      	add	r2, sp, #80	; 0x50
 80150ba:	a915      	add	r1, sp, #84	; 0x54
 80150bc:	ec47 6b10 	vmov	d0, r6, r7
 80150c0:	4620      	mov	r0, r4
 80150c2:	f001 fbf1 	bl	80168a8 <__d2b>
 80150c6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80150ca:	9004      	str	r0, [sp, #16]
 80150cc:	2d00      	cmp	r5, #0
 80150ce:	d07c      	beq.n	80151ca <_dtoa_r+0x1da>
 80150d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80150d4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80150d8:	46b2      	mov	sl, r6
 80150da:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80150de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80150e2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80150e6:	2200      	movs	r2, #0
 80150e8:	4b8b      	ldr	r3, [pc, #556]	; (8015318 <_dtoa_r+0x328>)
 80150ea:	4650      	mov	r0, sl
 80150ec:	4659      	mov	r1, fp
 80150ee:	f7eb f8e3 	bl	80002b8 <__aeabi_dsub>
 80150f2:	a381      	add	r3, pc, #516	; (adr r3, 80152f8 <_dtoa_r+0x308>)
 80150f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150f8:	f7eb fa96 	bl	8000628 <__aeabi_dmul>
 80150fc:	a380      	add	r3, pc, #512	; (adr r3, 8015300 <_dtoa_r+0x310>)
 80150fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015102:	f7eb f8db 	bl	80002bc <__adddf3>
 8015106:	4606      	mov	r6, r0
 8015108:	4628      	mov	r0, r5
 801510a:	460f      	mov	r7, r1
 801510c:	f7eb fa22 	bl	8000554 <__aeabi_i2d>
 8015110:	a37d      	add	r3, pc, #500	; (adr r3, 8015308 <_dtoa_r+0x318>)
 8015112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015116:	f7eb fa87 	bl	8000628 <__aeabi_dmul>
 801511a:	4602      	mov	r2, r0
 801511c:	460b      	mov	r3, r1
 801511e:	4630      	mov	r0, r6
 8015120:	4639      	mov	r1, r7
 8015122:	f7eb f8cb 	bl	80002bc <__adddf3>
 8015126:	4606      	mov	r6, r0
 8015128:	460f      	mov	r7, r1
 801512a:	f7eb fd2d 	bl	8000b88 <__aeabi_d2iz>
 801512e:	2200      	movs	r2, #0
 8015130:	4682      	mov	sl, r0
 8015132:	2300      	movs	r3, #0
 8015134:	4630      	mov	r0, r6
 8015136:	4639      	mov	r1, r7
 8015138:	f7eb fce8 	bl	8000b0c <__aeabi_dcmplt>
 801513c:	b148      	cbz	r0, 8015152 <_dtoa_r+0x162>
 801513e:	4650      	mov	r0, sl
 8015140:	f7eb fa08 	bl	8000554 <__aeabi_i2d>
 8015144:	4632      	mov	r2, r6
 8015146:	463b      	mov	r3, r7
 8015148:	f7eb fcd6 	bl	8000af8 <__aeabi_dcmpeq>
 801514c:	b908      	cbnz	r0, 8015152 <_dtoa_r+0x162>
 801514e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015152:	f1ba 0f16 	cmp.w	sl, #22
 8015156:	d859      	bhi.n	801520c <_dtoa_r+0x21c>
 8015158:	4970      	ldr	r1, [pc, #448]	; (801531c <_dtoa_r+0x32c>)
 801515a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801515e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015162:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015166:	f7eb fcef 	bl	8000b48 <__aeabi_dcmpgt>
 801516a:	2800      	cmp	r0, #0
 801516c:	d050      	beq.n	8015210 <_dtoa_r+0x220>
 801516e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015172:	2300      	movs	r3, #0
 8015174:	930f      	str	r3, [sp, #60]	; 0x3c
 8015176:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015178:	1b5d      	subs	r5, r3, r5
 801517a:	f1b5 0801 	subs.w	r8, r5, #1
 801517e:	bf49      	itett	mi
 8015180:	f1c5 0301 	rsbmi	r3, r5, #1
 8015184:	2300      	movpl	r3, #0
 8015186:	9305      	strmi	r3, [sp, #20]
 8015188:	f04f 0800 	movmi.w	r8, #0
 801518c:	bf58      	it	pl
 801518e:	9305      	strpl	r3, [sp, #20]
 8015190:	f1ba 0f00 	cmp.w	sl, #0
 8015194:	db3e      	blt.n	8015214 <_dtoa_r+0x224>
 8015196:	2300      	movs	r3, #0
 8015198:	44d0      	add	r8, sl
 801519a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 801519e:	9307      	str	r3, [sp, #28]
 80151a0:	9b06      	ldr	r3, [sp, #24]
 80151a2:	2b09      	cmp	r3, #9
 80151a4:	f200 8090 	bhi.w	80152c8 <_dtoa_r+0x2d8>
 80151a8:	2b05      	cmp	r3, #5
 80151aa:	bfc4      	itt	gt
 80151ac:	3b04      	subgt	r3, #4
 80151ae:	9306      	strgt	r3, [sp, #24]
 80151b0:	9b06      	ldr	r3, [sp, #24]
 80151b2:	f1a3 0302 	sub.w	r3, r3, #2
 80151b6:	bfcc      	ite	gt
 80151b8:	2500      	movgt	r5, #0
 80151ba:	2501      	movle	r5, #1
 80151bc:	2b03      	cmp	r3, #3
 80151be:	f200 808f 	bhi.w	80152e0 <_dtoa_r+0x2f0>
 80151c2:	e8df f003 	tbb	[pc, r3]
 80151c6:	7f7d      	.short	0x7f7d
 80151c8:	7131      	.short	0x7131
 80151ca:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80151ce:	441d      	add	r5, r3
 80151d0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80151d4:	2820      	cmp	r0, #32
 80151d6:	dd13      	ble.n	8015200 <_dtoa_r+0x210>
 80151d8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80151dc:	9b00      	ldr	r3, [sp, #0]
 80151de:	fa08 f800 	lsl.w	r8, r8, r0
 80151e2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80151e6:	fa23 f000 	lsr.w	r0, r3, r0
 80151ea:	ea48 0000 	orr.w	r0, r8, r0
 80151ee:	f7eb f9a1 	bl	8000534 <__aeabi_ui2d>
 80151f2:	2301      	movs	r3, #1
 80151f4:	4682      	mov	sl, r0
 80151f6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80151fa:	3d01      	subs	r5, #1
 80151fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80151fe:	e772      	b.n	80150e6 <_dtoa_r+0xf6>
 8015200:	9b00      	ldr	r3, [sp, #0]
 8015202:	f1c0 0020 	rsb	r0, r0, #32
 8015206:	fa03 f000 	lsl.w	r0, r3, r0
 801520a:	e7f0      	b.n	80151ee <_dtoa_r+0x1fe>
 801520c:	2301      	movs	r3, #1
 801520e:	e7b1      	b.n	8015174 <_dtoa_r+0x184>
 8015210:	900f      	str	r0, [sp, #60]	; 0x3c
 8015212:	e7b0      	b.n	8015176 <_dtoa_r+0x186>
 8015214:	9b05      	ldr	r3, [sp, #20]
 8015216:	eba3 030a 	sub.w	r3, r3, sl
 801521a:	9305      	str	r3, [sp, #20]
 801521c:	f1ca 0300 	rsb	r3, sl, #0
 8015220:	9307      	str	r3, [sp, #28]
 8015222:	2300      	movs	r3, #0
 8015224:	930e      	str	r3, [sp, #56]	; 0x38
 8015226:	e7bb      	b.n	80151a0 <_dtoa_r+0x1b0>
 8015228:	2301      	movs	r3, #1
 801522a:	930a      	str	r3, [sp, #40]	; 0x28
 801522c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801522e:	2b00      	cmp	r3, #0
 8015230:	dd59      	ble.n	80152e6 <_dtoa_r+0x2f6>
 8015232:	9302      	str	r3, [sp, #8]
 8015234:	4699      	mov	r9, r3
 8015236:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015238:	2200      	movs	r2, #0
 801523a:	6072      	str	r2, [r6, #4]
 801523c:	2204      	movs	r2, #4
 801523e:	f102 0014 	add.w	r0, r2, #20
 8015242:	4298      	cmp	r0, r3
 8015244:	6871      	ldr	r1, [r6, #4]
 8015246:	d953      	bls.n	80152f0 <_dtoa_r+0x300>
 8015248:	4620      	mov	r0, r4
 801524a:	f000 ffeb 	bl	8016224 <_Balloc>
 801524e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015250:	6030      	str	r0, [r6, #0]
 8015252:	f1b9 0f0e 	cmp.w	r9, #14
 8015256:	f8d3 b000 	ldr.w	fp, [r3]
 801525a:	f200 80e6 	bhi.w	801542a <_dtoa_r+0x43a>
 801525e:	2d00      	cmp	r5, #0
 8015260:	f000 80e3 	beq.w	801542a <_dtoa_r+0x43a>
 8015264:	ed9d 7b00 	vldr	d7, [sp]
 8015268:	f1ba 0f00 	cmp.w	sl, #0
 801526c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8015270:	dd74      	ble.n	801535c <_dtoa_r+0x36c>
 8015272:	4a2a      	ldr	r2, [pc, #168]	; (801531c <_dtoa_r+0x32c>)
 8015274:	f00a 030f 	and.w	r3, sl, #15
 8015278:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801527c:	ed93 7b00 	vldr	d7, [r3]
 8015280:	ea4f 162a 	mov.w	r6, sl, asr #4
 8015284:	06f0      	lsls	r0, r6, #27
 8015286:	ed8d 7b08 	vstr	d7, [sp, #32]
 801528a:	d565      	bpl.n	8015358 <_dtoa_r+0x368>
 801528c:	4b24      	ldr	r3, [pc, #144]	; (8015320 <_dtoa_r+0x330>)
 801528e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015292:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015296:	f7eb faf1 	bl	800087c <__aeabi_ddiv>
 801529a:	e9cd 0100 	strd	r0, r1, [sp]
 801529e:	f006 060f 	and.w	r6, r6, #15
 80152a2:	2503      	movs	r5, #3
 80152a4:	4f1e      	ldr	r7, [pc, #120]	; (8015320 <_dtoa_r+0x330>)
 80152a6:	e04c      	b.n	8015342 <_dtoa_r+0x352>
 80152a8:	2301      	movs	r3, #1
 80152aa:	930a      	str	r3, [sp, #40]	; 0x28
 80152ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80152ae:	4453      	add	r3, sl
 80152b0:	f103 0901 	add.w	r9, r3, #1
 80152b4:	9302      	str	r3, [sp, #8]
 80152b6:	464b      	mov	r3, r9
 80152b8:	2b01      	cmp	r3, #1
 80152ba:	bfb8      	it	lt
 80152bc:	2301      	movlt	r3, #1
 80152be:	e7ba      	b.n	8015236 <_dtoa_r+0x246>
 80152c0:	2300      	movs	r3, #0
 80152c2:	e7b2      	b.n	801522a <_dtoa_r+0x23a>
 80152c4:	2300      	movs	r3, #0
 80152c6:	e7f0      	b.n	80152aa <_dtoa_r+0x2ba>
 80152c8:	2501      	movs	r5, #1
 80152ca:	2300      	movs	r3, #0
 80152cc:	9306      	str	r3, [sp, #24]
 80152ce:	950a      	str	r5, [sp, #40]	; 0x28
 80152d0:	f04f 33ff 	mov.w	r3, #4294967295
 80152d4:	9302      	str	r3, [sp, #8]
 80152d6:	4699      	mov	r9, r3
 80152d8:	2200      	movs	r2, #0
 80152da:	2312      	movs	r3, #18
 80152dc:	920b      	str	r2, [sp, #44]	; 0x2c
 80152de:	e7aa      	b.n	8015236 <_dtoa_r+0x246>
 80152e0:	2301      	movs	r3, #1
 80152e2:	930a      	str	r3, [sp, #40]	; 0x28
 80152e4:	e7f4      	b.n	80152d0 <_dtoa_r+0x2e0>
 80152e6:	2301      	movs	r3, #1
 80152e8:	9302      	str	r3, [sp, #8]
 80152ea:	4699      	mov	r9, r3
 80152ec:	461a      	mov	r2, r3
 80152ee:	e7f5      	b.n	80152dc <_dtoa_r+0x2ec>
 80152f0:	3101      	adds	r1, #1
 80152f2:	6071      	str	r1, [r6, #4]
 80152f4:	0052      	lsls	r2, r2, #1
 80152f6:	e7a2      	b.n	801523e <_dtoa_r+0x24e>
 80152f8:	636f4361 	.word	0x636f4361
 80152fc:	3fd287a7 	.word	0x3fd287a7
 8015300:	8b60c8b3 	.word	0x8b60c8b3
 8015304:	3fc68a28 	.word	0x3fc68a28
 8015308:	509f79fb 	.word	0x509f79fb
 801530c:	3fd34413 	.word	0x3fd34413
 8015310:	7ff00000 	.word	0x7ff00000
 8015314:	0801812c 	.word	0x0801812c
 8015318:	3ff80000 	.word	0x3ff80000
 801531c:	08018030 	.word	0x08018030
 8015320:	08018008 	.word	0x08018008
 8015324:	08017f91 	.word	0x08017f91
 8015328:	07f1      	lsls	r1, r6, #31
 801532a:	d508      	bpl.n	801533e <_dtoa_r+0x34e>
 801532c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015330:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015334:	f7eb f978 	bl	8000628 <__aeabi_dmul>
 8015338:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801533c:	3501      	adds	r5, #1
 801533e:	1076      	asrs	r6, r6, #1
 8015340:	3708      	adds	r7, #8
 8015342:	2e00      	cmp	r6, #0
 8015344:	d1f0      	bne.n	8015328 <_dtoa_r+0x338>
 8015346:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801534a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801534e:	f7eb fa95 	bl	800087c <__aeabi_ddiv>
 8015352:	e9cd 0100 	strd	r0, r1, [sp]
 8015356:	e01a      	b.n	801538e <_dtoa_r+0x39e>
 8015358:	2502      	movs	r5, #2
 801535a:	e7a3      	b.n	80152a4 <_dtoa_r+0x2b4>
 801535c:	f000 80a0 	beq.w	80154a0 <_dtoa_r+0x4b0>
 8015360:	f1ca 0600 	rsb	r6, sl, #0
 8015364:	4b9f      	ldr	r3, [pc, #636]	; (80155e4 <_dtoa_r+0x5f4>)
 8015366:	4fa0      	ldr	r7, [pc, #640]	; (80155e8 <_dtoa_r+0x5f8>)
 8015368:	f006 020f 	and.w	r2, r6, #15
 801536c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015374:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8015378:	f7eb f956 	bl	8000628 <__aeabi_dmul>
 801537c:	e9cd 0100 	strd	r0, r1, [sp]
 8015380:	1136      	asrs	r6, r6, #4
 8015382:	2300      	movs	r3, #0
 8015384:	2502      	movs	r5, #2
 8015386:	2e00      	cmp	r6, #0
 8015388:	d17f      	bne.n	801548a <_dtoa_r+0x49a>
 801538a:	2b00      	cmp	r3, #0
 801538c:	d1e1      	bne.n	8015352 <_dtoa_r+0x362>
 801538e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015390:	2b00      	cmp	r3, #0
 8015392:	f000 8087 	beq.w	80154a4 <_dtoa_r+0x4b4>
 8015396:	e9dd 6700 	ldrd	r6, r7, [sp]
 801539a:	2200      	movs	r2, #0
 801539c:	4b93      	ldr	r3, [pc, #588]	; (80155ec <_dtoa_r+0x5fc>)
 801539e:	4630      	mov	r0, r6
 80153a0:	4639      	mov	r1, r7
 80153a2:	f7eb fbb3 	bl	8000b0c <__aeabi_dcmplt>
 80153a6:	2800      	cmp	r0, #0
 80153a8:	d07c      	beq.n	80154a4 <_dtoa_r+0x4b4>
 80153aa:	f1b9 0f00 	cmp.w	r9, #0
 80153ae:	d079      	beq.n	80154a4 <_dtoa_r+0x4b4>
 80153b0:	9b02      	ldr	r3, [sp, #8]
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	dd35      	ble.n	8015422 <_dtoa_r+0x432>
 80153b6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80153ba:	9308      	str	r3, [sp, #32]
 80153bc:	4639      	mov	r1, r7
 80153be:	2200      	movs	r2, #0
 80153c0:	4b8b      	ldr	r3, [pc, #556]	; (80155f0 <_dtoa_r+0x600>)
 80153c2:	4630      	mov	r0, r6
 80153c4:	f7eb f930 	bl	8000628 <__aeabi_dmul>
 80153c8:	e9cd 0100 	strd	r0, r1, [sp]
 80153cc:	9f02      	ldr	r7, [sp, #8]
 80153ce:	3501      	adds	r5, #1
 80153d0:	4628      	mov	r0, r5
 80153d2:	f7eb f8bf 	bl	8000554 <__aeabi_i2d>
 80153d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80153da:	f7eb f925 	bl	8000628 <__aeabi_dmul>
 80153de:	2200      	movs	r2, #0
 80153e0:	4b84      	ldr	r3, [pc, #528]	; (80155f4 <_dtoa_r+0x604>)
 80153e2:	f7ea ff6b 	bl	80002bc <__adddf3>
 80153e6:	4605      	mov	r5, r0
 80153e8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80153ec:	2f00      	cmp	r7, #0
 80153ee:	d15d      	bne.n	80154ac <_dtoa_r+0x4bc>
 80153f0:	2200      	movs	r2, #0
 80153f2:	4b81      	ldr	r3, [pc, #516]	; (80155f8 <_dtoa_r+0x608>)
 80153f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80153f8:	f7ea ff5e 	bl	80002b8 <__aeabi_dsub>
 80153fc:	462a      	mov	r2, r5
 80153fe:	4633      	mov	r3, r6
 8015400:	e9cd 0100 	strd	r0, r1, [sp]
 8015404:	f7eb fba0 	bl	8000b48 <__aeabi_dcmpgt>
 8015408:	2800      	cmp	r0, #0
 801540a:	f040 8288 	bne.w	801591e <_dtoa_r+0x92e>
 801540e:	462a      	mov	r2, r5
 8015410:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8015414:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015418:	f7eb fb78 	bl	8000b0c <__aeabi_dcmplt>
 801541c:	2800      	cmp	r0, #0
 801541e:	f040 827c 	bne.w	801591a <_dtoa_r+0x92a>
 8015422:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8015426:	e9cd 2300 	strd	r2, r3, [sp]
 801542a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801542c:	2b00      	cmp	r3, #0
 801542e:	f2c0 8150 	blt.w	80156d2 <_dtoa_r+0x6e2>
 8015432:	f1ba 0f0e 	cmp.w	sl, #14
 8015436:	f300 814c 	bgt.w	80156d2 <_dtoa_r+0x6e2>
 801543a:	4b6a      	ldr	r3, [pc, #424]	; (80155e4 <_dtoa_r+0x5f4>)
 801543c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8015440:	ed93 7b00 	vldr	d7, [r3]
 8015444:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015446:	2b00      	cmp	r3, #0
 8015448:	ed8d 7b02 	vstr	d7, [sp, #8]
 801544c:	f280 80d8 	bge.w	8015600 <_dtoa_r+0x610>
 8015450:	f1b9 0f00 	cmp.w	r9, #0
 8015454:	f300 80d4 	bgt.w	8015600 <_dtoa_r+0x610>
 8015458:	f040 825e 	bne.w	8015918 <_dtoa_r+0x928>
 801545c:	2200      	movs	r2, #0
 801545e:	4b66      	ldr	r3, [pc, #408]	; (80155f8 <_dtoa_r+0x608>)
 8015460:	ec51 0b17 	vmov	r0, r1, d7
 8015464:	f7eb f8e0 	bl	8000628 <__aeabi_dmul>
 8015468:	e9dd 2300 	ldrd	r2, r3, [sp]
 801546c:	f7eb fb62 	bl	8000b34 <__aeabi_dcmpge>
 8015470:	464f      	mov	r7, r9
 8015472:	464e      	mov	r6, r9
 8015474:	2800      	cmp	r0, #0
 8015476:	f040 8234 	bne.w	80158e2 <_dtoa_r+0x8f2>
 801547a:	2331      	movs	r3, #49	; 0x31
 801547c:	f10b 0501 	add.w	r5, fp, #1
 8015480:	f88b 3000 	strb.w	r3, [fp]
 8015484:	f10a 0a01 	add.w	sl, sl, #1
 8015488:	e22f      	b.n	80158ea <_dtoa_r+0x8fa>
 801548a:	07f2      	lsls	r2, r6, #31
 801548c:	d505      	bpl.n	801549a <_dtoa_r+0x4aa>
 801548e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015492:	f7eb f8c9 	bl	8000628 <__aeabi_dmul>
 8015496:	3501      	adds	r5, #1
 8015498:	2301      	movs	r3, #1
 801549a:	1076      	asrs	r6, r6, #1
 801549c:	3708      	adds	r7, #8
 801549e:	e772      	b.n	8015386 <_dtoa_r+0x396>
 80154a0:	2502      	movs	r5, #2
 80154a2:	e774      	b.n	801538e <_dtoa_r+0x39e>
 80154a4:	f8cd a020 	str.w	sl, [sp, #32]
 80154a8:	464f      	mov	r7, r9
 80154aa:	e791      	b.n	80153d0 <_dtoa_r+0x3e0>
 80154ac:	4b4d      	ldr	r3, [pc, #308]	; (80155e4 <_dtoa_r+0x5f4>)
 80154ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80154b2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80154b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80154b8:	2b00      	cmp	r3, #0
 80154ba:	d047      	beq.n	801554c <_dtoa_r+0x55c>
 80154bc:	4602      	mov	r2, r0
 80154be:	460b      	mov	r3, r1
 80154c0:	2000      	movs	r0, #0
 80154c2:	494e      	ldr	r1, [pc, #312]	; (80155fc <_dtoa_r+0x60c>)
 80154c4:	f7eb f9da 	bl	800087c <__aeabi_ddiv>
 80154c8:	462a      	mov	r2, r5
 80154ca:	4633      	mov	r3, r6
 80154cc:	f7ea fef4 	bl	80002b8 <__aeabi_dsub>
 80154d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80154d4:	465d      	mov	r5, fp
 80154d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80154da:	f7eb fb55 	bl	8000b88 <__aeabi_d2iz>
 80154de:	4606      	mov	r6, r0
 80154e0:	f7eb f838 	bl	8000554 <__aeabi_i2d>
 80154e4:	4602      	mov	r2, r0
 80154e6:	460b      	mov	r3, r1
 80154e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80154ec:	f7ea fee4 	bl	80002b8 <__aeabi_dsub>
 80154f0:	3630      	adds	r6, #48	; 0x30
 80154f2:	f805 6b01 	strb.w	r6, [r5], #1
 80154f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80154fa:	e9cd 0100 	strd	r0, r1, [sp]
 80154fe:	f7eb fb05 	bl	8000b0c <__aeabi_dcmplt>
 8015502:	2800      	cmp	r0, #0
 8015504:	d163      	bne.n	80155ce <_dtoa_r+0x5de>
 8015506:	e9dd 2300 	ldrd	r2, r3, [sp]
 801550a:	2000      	movs	r0, #0
 801550c:	4937      	ldr	r1, [pc, #220]	; (80155ec <_dtoa_r+0x5fc>)
 801550e:	f7ea fed3 	bl	80002b8 <__aeabi_dsub>
 8015512:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015516:	f7eb faf9 	bl	8000b0c <__aeabi_dcmplt>
 801551a:	2800      	cmp	r0, #0
 801551c:	f040 80b7 	bne.w	801568e <_dtoa_r+0x69e>
 8015520:	eba5 030b 	sub.w	r3, r5, fp
 8015524:	429f      	cmp	r7, r3
 8015526:	f77f af7c 	ble.w	8015422 <_dtoa_r+0x432>
 801552a:	2200      	movs	r2, #0
 801552c:	4b30      	ldr	r3, [pc, #192]	; (80155f0 <_dtoa_r+0x600>)
 801552e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015532:	f7eb f879 	bl	8000628 <__aeabi_dmul>
 8015536:	2200      	movs	r2, #0
 8015538:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801553c:	4b2c      	ldr	r3, [pc, #176]	; (80155f0 <_dtoa_r+0x600>)
 801553e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015542:	f7eb f871 	bl	8000628 <__aeabi_dmul>
 8015546:	e9cd 0100 	strd	r0, r1, [sp]
 801554a:	e7c4      	b.n	80154d6 <_dtoa_r+0x4e6>
 801554c:	462a      	mov	r2, r5
 801554e:	4633      	mov	r3, r6
 8015550:	f7eb f86a 	bl	8000628 <__aeabi_dmul>
 8015554:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015558:	eb0b 0507 	add.w	r5, fp, r7
 801555c:	465e      	mov	r6, fp
 801555e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015562:	f7eb fb11 	bl	8000b88 <__aeabi_d2iz>
 8015566:	4607      	mov	r7, r0
 8015568:	f7ea fff4 	bl	8000554 <__aeabi_i2d>
 801556c:	3730      	adds	r7, #48	; 0x30
 801556e:	4602      	mov	r2, r0
 8015570:	460b      	mov	r3, r1
 8015572:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015576:	f7ea fe9f 	bl	80002b8 <__aeabi_dsub>
 801557a:	f806 7b01 	strb.w	r7, [r6], #1
 801557e:	42ae      	cmp	r6, r5
 8015580:	e9cd 0100 	strd	r0, r1, [sp]
 8015584:	f04f 0200 	mov.w	r2, #0
 8015588:	d126      	bne.n	80155d8 <_dtoa_r+0x5e8>
 801558a:	4b1c      	ldr	r3, [pc, #112]	; (80155fc <_dtoa_r+0x60c>)
 801558c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015590:	f7ea fe94 	bl	80002bc <__adddf3>
 8015594:	4602      	mov	r2, r0
 8015596:	460b      	mov	r3, r1
 8015598:	e9dd 0100 	ldrd	r0, r1, [sp]
 801559c:	f7eb fad4 	bl	8000b48 <__aeabi_dcmpgt>
 80155a0:	2800      	cmp	r0, #0
 80155a2:	d174      	bne.n	801568e <_dtoa_r+0x69e>
 80155a4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80155a8:	2000      	movs	r0, #0
 80155aa:	4914      	ldr	r1, [pc, #80]	; (80155fc <_dtoa_r+0x60c>)
 80155ac:	f7ea fe84 	bl	80002b8 <__aeabi_dsub>
 80155b0:	4602      	mov	r2, r0
 80155b2:	460b      	mov	r3, r1
 80155b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80155b8:	f7eb faa8 	bl	8000b0c <__aeabi_dcmplt>
 80155bc:	2800      	cmp	r0, #0
 80155be:	f43f af30 	beq.w	8015422 <_dtoa_r+0x432>
 80155c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80155c6:	2b30      	cmp	r3, #48	; 0x30
 80155c8:	f105 32ff 	add.w	r2, r5, #4294967295
 80155cc:	d002      	beq.n	80155d4 <_dtoa_r+0x5e4>
 80155ce:	f8dd a020 	ldr.w	sl, [sp, #32]
 80155d2:	e04a      	b.n	801566a <_dtoa_r+0x67a>
 80155d4:	4615      	mov	r5, r2
 80155d6:	e7f4      	b.n	80155c2 <_dtoa_r+0x5d2>
 80155d8:	4b05      	ldr	r3, [pc, #20]	; (80155f0 <_dtoa_r+0x600>)
 80155da:	f7eb f825 	bl	8000628 <__aeabi_dmul>
 80155de:	e9cd 0100 	strd	r0, r1, [sp]
 80155e2:	e7bc      	b.n	801555e <_dtoa_r+0x56e>
 80155e4:	08018030 	.word	0x08018030
 80155e8:	08018008 	.word	0x08018008
 80155ec:	3ff00000 	.word	0x3ff00000
 80155f0:	40240000 	.word	0x40240000
 80155f4:	401c0000 	.word	0x401c0000
 80155f8:	40140000 	.word	0x40140000
 80155fc:	3fe00000 	.word	0x3fe00000
 8015600:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015604:	465d      	mov	r5, fp
 8015606:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801560a:	4630      	mov	r0, r6
 801560c:	4639      	mov	r1, r7
 801560e:	f7eb f935 	bl	800087c <__aeabi_ddiv>
 8015612:	f7eb fab9 	bl	8000b88 <__aeabi_d2iz>
 8015616:	4680      	mov	r8, r0
 8015618:	f7ea ff9c 	bl	8000554 <__aeabi_i2d>
 801561c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015620:	f7eb f802 	bl	8000628 <__aeabi_dmul>
 8015624:	4602      	mov	r2, r0
 8015626:	460b      	mov	r3, r1
 8015628:	4630      	mov	r0, r6
 801562a:	4639      	mov	r1, r7
 801562c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8015630:	f7ea fe42 	bl	80002b8 <__aeabi_dsub>
 8015634:	f805 6b01 	strb.w	r6, [r5], #1
 8015638:	eba5 060b 	sub.w	r6, r5, fp
 801563c:	45b1      	cmp	r9, r6
 801563e:	4602      	mov	r2, r0
 8015640:	460b      	mov	r3, r1
 8015642:	d139      	bne.n	80156b8 <_dtoa_r+0x6c8>
 8015644:	f7ea fe3a 	bl	80002bc <__adddf3>
 8015648:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801564c:	4606      	mov	r6, r0
 801564e:	460f      	mov	r7, r1
 8015650:	f7eb fa7a 	bl	8000b48 <__aeabi_dcmpgt>
 8015654:	b9c8      	cbnz	r0, 801568a <_dtoa_r+0x69a>
 8015656:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801565a:	4630      	mov	r0, r6
 801565c:	4639      	mov	r1, r7
 801565e:	f7eb fa4b 	bl	8000af8 <__aeabi_dcmpeq>
 8015662:	b110      	cbz	r0, 801566a <_dtoa_r+0x67a>
 8015664:	f018 0f01 	tst.w	r8, #1
 8015668:	d10f      	bne.n	801568a <_dtoa_r+0x69a>
 801566a:	9904      	ldr	r1, [sp, #16]
 801566c:	4620      	mov	r0, r4
 801566e:	f000 fe0d 	bl	801628c <_Bfree>
 8015672:	2300      	movs	r3, #0
 8015674:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015676:	702b      	strb	r3, [r5, #0]
 8015678:	f10a 0301 	add.w	r3, sl, #1
 801567c:	6013      	str	r3, [r2, #0]
 801567e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015680:	2b00      	cmp	r3, #0
 8015682:	f000 8241 	beq.w	8015b08 <_dtoa_r+0xb18>
 8015686:	601d      	str	r5, [r3, #0]
 8015688:	e23e      	b.n	8015b08 <_dtoa_r+0xb18>
 801568a:	f8cd a020 	str.w	sl, [sp, #32]
 801568e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015692:	2a39      	cmp	r2, #57	; 0x39
 8015694:	f105 33ff 	add.w	r3, r5, #4294967295
 8015698:	d108      	bne.n	80156ac <_dtoa_r+0x6bc>
 801569a:	459b      	cmp	fp, r3
 801569c:	d10a      	bne.n	80156b4 <_dtoa_r+0x6c4>
 801569e:	9b08      	ldr	r3, [sp, #32]
 80156a0:	3301      	adds	r3, #1
 80156a2:	9308      	str	r3, [sp, #32]
 80156a4:	2330      	movs	r3, #48	; 0x30
 80156a6:	f88b 3000 	strb.w	r3, [fp]
 80156aa:	465b      	mov	r3, fp
 80156ac:	781a      	ldrb	r2, [r3, #0]
 80156ae:	3201      	adds	r2, #1
 80156b0:	701a      	strb	r2, [r3, #0]
 80156b2:	e78c      	b.n	80155ce <_dtoa_r+0x5de>
 80156b4:	461d      	mov	r5, r3
 80156b6:	e7ea      	b.n	801568e <_dtoa_r+0x69e>
 80156b8:	2200      	movs	r2, #0
 80156ba:	4b9b      	ldr	r3, [pc, #620]	; (8015928 <_dtoa_r+0x938>)
 80156bc:	f7ea ffb4 	bl	8000628 <__aeabi_dmul>
 80156c0:	2200      	movs	r2, #0
 80156c2:	2300      	movs	r3, #0
 80156c4:	4606      	mov	r6, r0
 80156c6:	460f      	mov	r7, r1
 80156c8:	f7eb fa16 	bl	8000af8 <__aeabi_dcmpeq>
 80156cc:	2800      	cmp	r0, #0
 80156ce:	d09a      	beq.n	8015606 <_dtoa_r+0x616>
 80156d0:	e7cb      	b.n	801566a <_dtoa_r+0x67a>
 80156d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80156d4:	2a00      	cmp	r2, #0
 80156d6:	f000 808b 	beq.w	80157f0 <_dtoa_r+0x800>
 80156da:	9a06      	ldr	r2, [sp, #24]
 80156dc:	2a01      	cmp	r2, #1
 80156de:	dc6e      	bgt.n	80157be <_dtoa_r+0x7ce>
 80156e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80156e2:	2a00      	cmp	r2, #0
 80156e4:	d067      	beq.n	80157b6 <_dtoa_r+0x7c6>
 80156e6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80156ea:	9f07      	ldr	r7, [sp, #28]
 80156ec:	9d05      	ldr	r5, [sp, #20]
 80156ee:	9a05      	ldr	r2, [sp, #20]
 80156f0:	2101      	movs	r1, #1
 80156f2:	441a      	add	r2, r3
 80156f4:	4620      	mov	r0, r4
 80156f6:	9205      	str	r2, [sp, #20]
 80156f8:	4498      	add	r8, r3
 80156fa:	f000 fea5 	bl	8016448 <__i2b>
 80156fe:	4606      	mov	r6, r0
 8015700:	2d00      	cmp	r5, #0
 8015702:	dd0c      	ble.n	801571e <_dtoa_r+0x72e>
 8015704:	f1b8 0f00 	cmp.w	r8, #0
 8015708:	dd09      	ble.n	801571e <_dtoa_r+0x72e>
 801570a:	4545      	cmp	r5, r8
 801570c:	9a05      	ldr	r2, [sp, #20]
 801570e:	462b      	mov	r3, r5
 8015710:	bfa8      	it	ge
 8015712:	4643      	movge	r3, r8
 8015714:	1ad2      	subs	r2, r2, r3
 8015716:	9205      	str	r2, [sp, #20]
 8015718:	1aed      	subs	r5, r5, r3
 801571a:	eba8 0803 	sub.w	r8, r8, r3
 801571e:	9b07      	ldr	r3, [sp, #28]
 8015720:	b1eb      	cbz	r3, 801575e <_dtoa_r+0x76e>
 8015722:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015724:	2b00      	cmp	r3, #0
 8015726:	d067      	beq.n	80157f8 <_dtoa_r+0x808>
 8015728:	b18f      	cbz	r7, 801574e <_dtoa_r+0x75e>
 801572a:	4631      	mov	r1, r6
 801572c:	463a      	mov	r2, r7
 801572e:	4620      	mov	r0, r4
 8015730:	f000 ff2a 	bl	8016588 <__pow5mult>
 8015734:	9a04      	ldr	r2, [sp, #16]
 8015736:	4601      	mov	r1, r0
 8015738:	4606      	mov	r6, r0
 801573a:	4620      	mov	r0, r4
 801573c:	f000 fe8d 	bl	801645a <__multiply>
 8015740:	9904      	ldr	r1, [sp, #16]
 8015742:	9008      	str	r0, [sp, #32]
 8015744:	4620      	mov	r0, r4
 8015746:	f000 fda1 	bl	801628c <_Bfree>
 801574a:	9b08      	ldr	r3, [sp, #32]
 801574c:	9304      	str	r3, [sp, #16]
 801574e:	9b07      	ldr	r3, [sp, #28]
 8015750:	1bda      	subs	r2, r3, r7
 8015752:	d004      	beq.n	801575e <_dtoa_r+0x76e>
 8015754:	9904      	ldr	r1, [sp, #16]
 8015756:	4620      	mov	r0, r4
 8015758:	f000 ff16 	bl	8016588 <__pow5mult>
 801575c:	9004      	str	r0, [sp, #16]
 801575e:	2101      	movs	r1, #1
 8015760:	4620      	mov	r0, r4
 8015762:	f000 fe71 	bl	8016448 <__i2b>
 8015766:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015768:	4607      	mov	r7, r0
 801576a:	2b00      	cmp	r3, #0
 801576c:	f000 81d0 	beq.w	8015b10 <_dtoa_r+0xb20>
 8015770:	461a      	mov	r2, r3
 8015772:	4601      	mov	r1, r0
 8015774:	4620      	mov	r0, r4
 8015776:	f000 ff07 	bl	8016588 <__pow5mult>
 801577a:	9b06      	ldr	r3, [sp, #24]
 801577c:	2b01      	cmp	r3, #1
 801577e:	4607      	mov	r7, r0
 8015780:	dc40      	bgt.n	8015804 <_dtoa_r+0x814>
 8015782:	9b00      	ldr	r3, [sp, #0]
 8015784:	2b00      	cmp	r3, #0
 8015786:	d139      	bne.n	80157fc <_dtoa_r+0x80c>
 8015788:	9b01      	ldr	r3, [sp, #4]
 801578a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801578e:	2b00      	cmp	r3, #0
 8015790:	d136      	bne.n	8015800 <_dtoa_r+0x810>
 8015792:	9b01      	ldr	r3, [sp, #4]
 8015794:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015798:	0d1b      	lsrs	r3, r3, #20
 801579a:	051b      	lsls	r3, r3, #20
 801579c:	b12b      	cbz	r3, 80157aa <_dtoa_r+0x7ba>
 801579e:	9b05      	ldr	r3, [sp, #20]
 80157a0:	3301      	adds	r3, #1
 80157a2:	9305      	str	r3, [sp, #20]
 80157a4:	f108 0801 	add.w	r8, r8, #1
 80157a8:	2301      	movs	r3, #1
 80157aa:	9307      	str	r3, [sp, #28]
 80157ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80157ae:	2b00      	cmp	r3, #0
 80157b0:	d12a      	bne.n	8015808 <_dtoa_r+0x818>
 80157b2:	2001      	movs	r0, #1
 80157b4:	e030      	b.n	8015818 <_dtoa_r+0x828>
 80157b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80157b8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80157bc:	e795      	b.n	80156ea <_dtoa_r+0x6fa>
 80157be:	9b07      	ldr	r3, [sp, #28]
 80157c0:	f109 37ff 	add.w	r7, r9, #4294967295
 80157c4:	42bb      	cmp	r3, r7
 80157c6:	bfbf      	itttt	lt
 80157c8:	9b07      	ldrlt	r3, [sp, #28]
 80157ca:	9707      	strlt	r7, [sp, #28]
 80157cc:	1afa      	sublt	r2, r7, r3
 80157ce:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80157d0:	bfbb      	ittet	lt
 80157d2:	189b      	addlt	r3, r3, r2
 80157d4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80157d6:	1bdf      	subge	r7, r3, r7
 80157d8:	2700      	movlt	r7, #0
 80157da:	f1b9 0f00 	cmp.w	r9, #0
 80157de:	bfb5      	itete	lt
 80157e0:	9b05      	ldrlt	r3, [sp, #20]
 80157e2:	9d05      	ldrge	r5, [sp, #20]
 80157e4:	eba3 0509 	sublt.w	r5, r3, r9
 80157e8:	464b      	movge	r3, r9
 80157ea:	bfb8      	it	lt
 80157ec:	2300      	movlt	r3, #0
 80157ee:	e77e      	b.n	80156ee <_dtoa_r+0x6fe>
 80157f0:	9f07      	ldr	r7, [sp, #28]
 80157f2:	9d05      	ldr	r5, [sp, #20]
 80157f4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80157f6:	e783      	b.n	8015700 <_dtoa_r+0x710>
 80157f8:	9a07      	ldr	r2, [sp, #28]
 80157fa:	e7ab      	b.n	8015754 <_dtoa_r+0x764>
 80157fc:	2300      	movs	r3, #0
 80157fe:	e7d4      	b.n	80157aa <_dtoa_r+0x7ba>
 8015800:	9b00      	ldr	r3, [sp, #0]
 8015802:	e7d2      	b.n	80157aa <_dtoa_r+0x7ba>
 8015804:	2300      	movs	r3, #0
 8015806:	9307      	str	r3, [sp, #28]
 8015808:	693b      	ldr	r3, [r7, #16]
 801580a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801580e:	6918      	ldr	r0, [r3, #16]
 8015810:	f000 fdcc 	bl	80163ac <__hi0bits>
 8015814:	f1c0 0020 	rsb	r0, r0, #32
 8015818:	4440      	add	r0, r8
 801581a:	f010 001f 	ands.w	r0, r0, #31
 801581e:	d047      	beq.n	80158b0 <_dtoa_r+0x8c0>
 8015820:	f1c0 0320 	rsb	r3, r0, #32
 8015824:	2b04      	cmp	r3, #4
 8015826:	dd3b      	ble.n	80158a0 <_dtoa_r+0x8b0>
 8015828:	9b05      	ldr	r3, [sp, #20]
 801582a:	f1c0 001c 	rsb	r0, r0, #28
 801582e:	4403      	add	r3, r0
 8015830:	9305      	str	r3, [sp, #20]
 8015832:	4405      	add	r5, r0
 8015834:	4480      	add	r8, r0
 8015836:	9b05      	ldr	r3, [sp, #20]
 8015838:	2b00      	cmp	r3, #0
 801583a:	dd05      	ble.n	8015848 <_dtoa_r+0x858>
 801583c:	461a      	mov	r2, r3
 801583e:	9904      	ldr	r1, [sp, #16]
 8015840:	4620      	mov	r0, r4
 8015842:	f000 feef 	bl	8016624 <__lshift>
 8015846:	9004      	str	r0, [sp, #16]
 8015848:	f1b8 0f00 	cmp.w	r8, #0
 801584c:	dd05      	ble.n	801585a <_dtoa_r+0x86a>
 801584e:	4639      	mov	r1, r7
 8015850:	4642      	mov	r2, r8
 8015852:	4620      	mov	r0, r4
 8015854:	f000 fee6 	bl	8016624 <__lshift>
 8015858:	4607      	mov	r7, r0
 801585a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801585c:	b353      	cbz	r3, 80158b4 <_dtoa_r+0x8c4>
 801585e:	4639      	mov	r1, r7
 8015860:	9804      	ldr	r0, [sp, #16]
 8015862:	f000 ff33 	bl	80166cc <__mcmp>
 8015866:	2800      	cmp	r0, #0
 8015868:	da24      	bge.n	80158b4 <_dtoa_r+0x8c4>
 801586a:	2300      	movs	r3, #0
 801586c:	220a      	movs	r2, #10
 801586e:	9904      	ldr	r1, [sp, #16]
 8015870:	4620      	mov	r0, r4
 8015872:	f000 fd22 	bl	80162ba <__multadd>
 8015876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015878:	9004      	str	r0, [sp, #16]
 801587a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801587e:	2b00      	cmp	r3, #0
 8015880:	f000 814d 	beq.w	8015b1e <_dtoa_r+0xb2e>
 8015884:	2300      	movs	r3, #0
 8015886:	4631      	mov	r1, r6
 8015888:	220a      	movs	r2, #10
 801588a:	4620      	mov	r0, r4
 801588c:	f000 fd15 	bl	80162ba <__multadd>
 8015890:	9b02      	ldr	r3, [sp, #8]
 8015892:	2b00      	cmp	r3, #0
 8015894:	4606      	mov	r6, r0
 8015896:	dc4f      	bgt.n	8015938 <_dtoa_r+0x948>
 8015898:	9b06      	ldr	r3, [sp, #24]
 801589a:	2b02      	cmp	r3, #2
 801589c:	dd4c      	ble.n	8015938 <_dtoa_r+0x948>
 801589e:	e011      	b.n	80158c4 <_dtoa_r+0x8d4>
 80158a0:	d0c9      	beq.n	8015836 <_dtoa_r+0x846>
 80158a2:	9a05      	ldr	r2, [sp, #20]
 80158a4:	331c      	adds	r3, #28
 80158a6:	441a      	add	r2, r3
 80158a8:	9205      	str	r2, [sp, #20]
 80158aa:	441d      	add	r5, r3
 80158ac:	4498      	add	r8, r3
 80158ae:	e7c2      	b.n	8015836 <_dtoa_r+0x846>
 80158b0:	4603      	mov	r3, r0
 80158b2:	e7f6      	b.n	80158a2 <_dtoa_r+0x8b2>
 80158b4:	f1b9 0f00 	cmp.w	r9, #0
 80158b8:	dc38      	bgt.n	801592c <_dtoa_r+0x93c>
 80158ba:	9b06      	ldr	r3, [sp, #24]
 80158bc:	2b02      	cmp	r3, #2
 80158be:	dd35      	ble.n	801592c <_dtoa_r+0x93c>
 80158c0:	f8cd 9008 	str.w	r9, [sp, #8]
 80158c4:	9b02      	ldr	r3, [sp, #8]
 80158c6:	b963      	cbnz	r3, 80158e2 <_dtoa_r+0x8f2>
 80158c8:	4639      	mov	r1, r7
 80158ca:	2205      	movs	r2, #5
 80158cc:	4620      	mov	r0, r4
 80158ce:	f000 fcf4 	bl	80162ba <__multadd>
 80158d2:	4601      	mov	r1, r0
 80158d4:	4607      	mov	r7, r0
 80158d6:	9804      	ldr	r0, [sp, #16]
 80158d8:	f000 fef8 	bl	80166cc <__mcmp>
 80158dc:	2800      	cmp	r0, #0
 80158de:	f73f adcc 	bgt.w	801547a <_dtoa_r+0x48a>
 80158e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80158e4:	465d      	mov	r5, fp
 80158e6:	ea6f 0a03 	mvn.w	sl, r3
 80158ea:	f04f 0900 	mov.w	r9, #0
 80158ee:	4639      	mov	r1, r7
 80158f0:	4620      	mov	r0, r4
 80158f2:	f000 fccb 	bl	801628c <_Bfree>
 80158f6:	2e00      	cmp	r6, #0
 80158f8:	f43f aeb7 	beq.w	801566a <_dtoa_r+0x67a>
 80158fc:	f1b9 0f00 	cmp.w	r9, #0
 8015900:	d005      	beq.n	801590e <_dtoa_r+0x91e>
 8015902:	45b1      	cmp	r9, r6
 8015904:	d003      	beq.n	801590e <_dtoa_r+0x91e>
 8015906:	4649      	mov	r1, r9
 8015908:	4620      	mov	r0, r4
 801590a:	f000 fcbf 	bl	801628c <_Bfree>
 801590e:	4631      	mov	r1, r6
 8015910:	4620      	mov	r0, r4
 8015912:	f000 fcbb 	bl	801628c <_Bfree>
 8015916:	e6a8      	b.n	801566a <_dtoa_r+0x67a>
 8015918:	2700      	movs	r7, #0
 801591a:	463e      	mov	r6, r7
 801591c:	e7e1      	b.n	80158e2 <_dtoa_r+0x8f2>
 801591e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8015922:	463e      	mov	r6, r7
 8015924:	e5a9      	b.n	801547a <_dtoa_r+0x48a>
 8015926:	bf00      	nop
 8015928:	40240000 	.word	0x40240000
 801592c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801592e:	f8cd 9008 	str.w	r9, [sp, #8]
 8015932:	2b00      	cmp	r3, #0
 8015934:	f000 80fa 	beq.w	8015b2c <_dtoa_r+0xb3c>
 8015938:	2d00      	cmp	r5, #0
 801593a:	dd05      	ble.n	8015948 <_dtoa_r+0x958>
 801593c:	4631      	mov	r1, r6
 801593e:	462a      	mov	r2, r5
 8015940:	4620      	mov	r0, r4
 8015942:	f000 fe6f 	bl	8016624 <__lshift>
 8015946:	4606      	mov	r6, r0
 8015948:	9b07      	ldr	r3, [sp, #28]
 801594a:	2b00      	cmp	r3, #0
 801594c:	d04c      	beq.n	80159e8 <_dtoa_r+0x9f8>
 801594e:	6871      	ldr	r1, [r6, #4]
 8015950:	4620      	mov	r0, r4
 8015952:	f000 fc67 	bl	8016224 <_Balloc>
 8015956:	6932      	ldr	r2, [r6, #16]
 8015958:	3202      	adds	r2, #2
 801595a:	4605      	mov	r5, r0
 801595c:	0092      	lsls	r2, r2, #2
 801595e:	f106 010c 	add.w	r1, r6, #12
 8015962:	300c      	adds	r0, #12
 8015964:	f7fd fd08 	bl	8013378 <memcpy>
 8015968:	2201      	movs	r2, #1
 801596a:	4629      	mov	r1, r5
 801596c:	4620      	mov	r0, r4
 801596e:	f000 fe59 	bl	8016624 <__lshift>
 8015972:	9b00      	ldr	r3, [sp, #0]
 8015974:	f8cd b014 	str.w	fp, [sp, #20]
 8015978:	f003 0301 	and.w	r3, r3, #1
 801597c:	46b1      	mov	r9, r6
 801597e:	9307      	str	r3, [sp, #28]
 8015980:	4606      	mov	r6, r0
 8015982:	4639      	mov	r1, r7
 8015984:	9804      	ldr	r0, [sp, #16]
 8015986:	f7ff faa5 	bl	8014ed4 <quorem>
 801598a:	4649      	mov	r1, r9
 801598c:	4605      	mov	r5, r0
 801598e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015992:	9804      	ldr	r0, [sp, #16]
 8015994:	f000 fe9a 	bl	80166cc <__mcmp>
 8015998:	4632      	mov	r2, r6
 801599a:	9000      	str	r0, [sp, #0]
 801599c:	4639      	mov	r1, r7
 801599e:	4620      	mov	r0, r4
 80159a0:	f000 feae 	bl	8016700 <__mdiff>
 80159a4:	68c3      	ldr	r3, [r0, #12]
 80159a6:	4602      	mov	r2, r0
 80159a8:	bb03      	cbnz	r3, 80159ec <_dtoa_r+0x9fc>
 80159aa:	4601      	mov	r1, r0
 80159ac:	9008      	str	r0, [sp, #32]
 80159ae:	9804      	ldr	r0, [sp, #16]
 80159b0:	f000 fe8c 	bl	80166cc <__mcmp>
 80159b4:	9a08      	ldr	r2, [sp, #32]
 80159b6:	4603      	mov	r3, r0
 80159b8:	4611      	mov	r1, r2
 80159ba:	4620      	mov	r0, r4
 80159bc:	9308      	str	r3, [sp, #32]
 80159be:	f000 fc65 	bl	801628c <_Bfree>
 80159c2:	9b08      	ldr	r3, [sp, #32]
 80159c4:	b9a3      	cbnz	r3, 80159f0 <_dtoa_r+0xa00>
 80159c6:	9a06      	ldr	r2, [sp, #24]
 80159c8:	b992      	cbnz	r2, 80159f0 <_dtoa_r+0xa00>
 80159ca:	9a07      	ldr	r2, [sp, #28]
 80159cc:	b982      	cbnz	r2, 80159f0 <_dtoa_r+0xa00>
 80159ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80159d2:	d029      	beq.n	8015a28 <_dtoa_r+0xa38>
 80159d4:	9b00      	ldr	r3, [sp, #0]
 80159d6:	2b00      	cmp	r3, #0
 80159d8:	dd01      	ble.n	80159de <_dtoa_r+0x9ee>
 80159da:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80159de:	9b05      	ldr	r3, [sp, #20]
 80159e0:	1c5d      	adds	r5, r3, #1
 80159e2:	f883 8000 	strb.w	r8, [r3]
 80159e6:	e782      	b.n	80158ee <_dtoa_r+0x8fe>
 80159e8:	4630      	mov	r0, r6
 80159ea:	e7c2      	b.n	8015972 <_dtoa_r+0x982>
 80159ec:	2301      	movs	r3, #1
 80159ee:	e7e3      	b.n	80159b8 <_dtoa_r+0x9c8>
 80159f0:	9a00      	ldr	r2, [sp, #0]
 80159f2:	2a00      	cmp	r2, #0
 80159f4:	db04      	blt.n	8015a00 <_dtoa_r+0xa10>
 80159f6:	d125      	bne.n	8015a44 <_dtoa_r+0xa54>
 80159f8:	9a06      	ldr	r2, [sp, #24]
 80159fa:	bb1a      	cbnz	r2, 8015a44 <_dtoa_r+0xa54>
 80159fc:	9a07      	ldr	r2, [sp, #28]
 80159fe:	bb0a      	cbnz	r2, 8015a44 <_dtoa_r+0xa54>
 8015a00:	2b00      	cmp	r3, #0
 8015a02:	ddec      	ble.n	80159de <_dtoa_r+0x9ee>
 8015a04:	2201      	movs	r2, #1
 8015a06:	9904      	ldr	r1, [sp, #16]
 8015a08:	4620      	mov	r0, r4
 8015a0a:	f000 fe0b 	bl	8016624 <__lshift>
 8015a0e:	4639      	mov	r1, r7
 8015a10:	9004      	str	r0, [sp, #16]
 8015a12:	f000 fe5b 	bl	80166cc <__mcmp>
 8015a16:	2800      	cmp	r0, #0
 8015a18:	dc03      	bgt.n	8015a22 <_dtoa_r+0xa32>
 8015a1a:	d1e0      	bne.n	80159de <_dtoa_r+0x9ee>
 8015a1c:	f018 0f01 	tst.w	r8, #1
 8015a20:	d0dd      	beq.n	80159de <_dtoa_r+0x9ee>
 8015a22:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015a26:	d1d8      	bne.n	80159da <_dtoa_r+0x9ea>
 8015a28:	9b05      	ldr	r3, [sp, #20]
 8015a2a:	9a05      	ldr	r2, [sp, #20]
 8015a2c:	1c5d      	adds	r5, r3, #1
 8015a2e:	2339      	movs	r3, #57	; 0x39
 8015a30:	7013      	strb	r3, [r2, #0]
 8015a32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015a36:	2b39      	cmp	r3, #57	; 0x39
 8015a38:	f105 32ff 	add.w	r2, r5, #4294967295
 8015a3c:	d04f      	beq.n	8015ade <_dtoa_r+0xaee>
 8015a3e:	3301      	adds	r3, #1
 8015a40:	7013      	strb	r3, [r2, #0]
 8015a42:	e754      	b.n	80158ee <_dtoa_r+0x8fe>
 8015a44:	9a05      	ldr	r2, [sp, #20]
 8015a46:	2b00      	cmp	r3, #0
 8015a48:	f102 0501 	add.w	r5, r2, #1
 8015a4c:	dd06      	ble.n	8015a5c <_dtoa_r+0xa6c>
 8015a4e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015a52:	d0e9      	beq.n	8015a28 <_dtoa_r+0xa38>
 8015a54:	f108 0801 	add.w	r8, r8, #1
 8015a58:	9b05      	ldr	r3, [sp, #20]
 8015a5a:	e7c2      	b.n	80159e2 <_dtoa_r+0x9f2>
 8015a5c:	9a02      	ldr	r2, [sp, #8]
 8015a5e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8015a62:	eba5 030b 	sub.w	r3, r5, fp
 8015a66:	4293      	cmp	r3, r2
 8015a68:	d021      	beq.n	8015aae <_dtoa_r+0xabe>
 8015a6a:	2300      	movs	r3, #0
 8015a6c:	220a      	movs	r2, #10
 8015a6e:	9904      	ldr	r1, [sp, #16]
 8015a70:	4620      	mov	r0, r4
 8015a72:	f000 fc22 	bl	80162ba <__multadd>
 8015a76:	45b1      	cmp	r9, r6
 8015a78:	9004      	str	r0, [sp, #16]
 8015a7a:	f04f 0300 	mov.w	r3, #0
 8015a7e:	f04f 020a 	mov.w	r2, #10
 8015a82:	4649      	mov	r1, r9
 8015a84:	4620      	mov	r0, r4
 8015a86:	d105      	bne.n	8015a94 <_dtoa_r+0xaa4>
 8015a88:	f000 fc17 	bl	80162ba <__multadd>
 8015a8c:	4681      	mov	r9, r0
 8015a8e:	4606      	mov	r6, r0
 8015a90:	9505      	str	r5, [sp, #20]
 8015a92:	e776      	b.n	8015982 <_dtoa_r+0x992>
 8015a94:	f000 fc11 	bl	80162ba <__multadd>
 8015a98:	4631      	mov	r1, r6
 8015a9a:	4681      	mov	r9, r0
 8015a9c:	2300      	movs	r3, #0
 8015a9e:	220a      	movs	r2, #10
 8015aa0:	4620      	mov	r0, r4
 8015aa2:	f000 fc0a 	bl	80162ba <__multadd>
 8015aa6:	4606      	mov	r6, r0
 8015aa8:	e7f2      	b.n	8015a90 <_dtoa_r+0xaa0>
 8015aaa:	f04f 0900 	mov.w	r9, #0
 8015aae:	2201      	movs	r2, #1
 8015ab0:	9904      	ldr	r1, [sp, #16]
 8015ab2:	4620      	mov	r0, r4
 8015ab4:	f000 fdb6 	bl	8016624 <__lshift>
 8015ab8:	4639      	mov	r1, r7
 8015aba:	9004      	str	r0, [sp, #16]
 8015abc:	f000 fe06 	bl	80166cc <__mcmp>
 8015ac0:	2800      	cmp	r0, #0
 8015ac2:	dcb6      	bgt.n	8015a32 <_dtoa_r+0xa42>
 8015ac4:	d102      	bne.n	8015acc <_dtoa_r+0xadc>
 8015ac6:	f018 0f01 	tst.w	r8, #1
 8015aca:	d1b2      	bne.n	8015a32 <_dtoa_r+0xa42>
 8015acc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015ad0:	2b30      	cmp	r3, #48	; 0x30
 8015ad2:	f105 32ff 	add.w	r2, r5, #4294967295
 8015ad6:	f47f af0a 	bne.w	80158ee <_dtoa_r+0x8fe>
 8015ada:	4615      	mov	r5, r2
 8015adc:	e7f6      	b.n	8015acc <_dtoa_r+0xadc>
 8015ade:	4593      	cmp	fp, r2
 8015ae0:	d105      	bne.n	8015aee <_dtoa_r+0xafe>
 8015ae2:	2331      	movs	r3, #49	; 0x31
 8015ae4:	f10a 0a01 	add.w	sl, sl, #1
 8015ae8:	f88b 3000 	strb.w	r3, [fp]
 8015aec:	e6ff      	b.n	80158ee <_dtoa_r+0x8fe>
 8015aee:	4615      	mov	r5, r2
 8015af0:	e79f      	b.n	8015a32 <_dtoa_r+0xa42>
 8015af2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8015b58 <_dtoa_r+0xb68>
 8015af6:	e007      	b.n	8015b08 <_dtoa_r+0xb18>
 8015af8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015afa:	f8df b060 	ldr.w	fp, [pc, #96]	; 8015b5c <_dtoa_r+0xb6c>
 8015afe:	b11b      	cbz	r3, 8015b08 <_dtoa_r+0xb18>
 8015b00:	f10b 0308 	add.w	r3, fp, #8
 8015b04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8015b06:	6013      	str	r3, [r2, #0]
 8015b08:	4658      	mov	r0, fp
 8015b0a:	b017      	add	sp, #92	; 0x5c
 8015b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b10:	9b06      	ldr	r3, [sp, #24]
 8015b12:	2b01      	cmp	r3, #1
 8015b14:	f77f ae35 	ble.w	8015782 <_dtoa_r+0x792>
 8015b18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015b1a:	9307      	str	r3, [sp, #28]
 8015b1c:	e649      	b.n	80157b2 <_dtoa_r+0x7c2>
 8015b1e:	9b02      	ldr	r3, [sp, #8]
 8015b20:	2b00      	cmp	r3, #0
 8015b22:	dc03      	bgt.n	8015b2c <_dtoa_r+0xb3c>
 8015b24:	9b06      	ldr	r3, [sp, #24]
 8015b26:	2b02      	cmp	r3, #2
 8015b28:	f73f aecc 	bgt.w	80158c4 <_dtoa_r+0x8d4>
 8015b2c:	465d      	mov	r5, fp
 8015b2e:	4639      	mov	r1, r7
 8015b30:	9804      	ldr	r0, [sp, #16]
 8015b32:	f7ff f9cf 	bl	8014ed4 <quorem>
 8015b36:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015b3a:	f805 8b01 	strb.w	r8, [r5], #1
 8015b3e:	9a02      	ldr	r2, [sp, #8]
 8015b40:	eba5 030b 	sub.w	r3, r5, fp
 8015b44:	429a      	cmp	r2, r3
 8015b46:	ddb0      	ble.n	8015aaa <_dtoa_r+0xaba>
 8015b48:	2300      	movs	r3, #0
 8015b4a:	220a      	movs	r2, #10
 8015b4c:	9904      	ldr	r1, [sp, #16]
 8015b4e:	4620      	mov	r0, r4
 8015b50:	f000 fbb3 	bl	80162ba <__multadd>
 8015b54:	9004      	str	r0, [sp, #16]
 8015b56:	e7ea      	b.n	8015b2e <_dtoa_r+0xb3e>
 8015b58:	0801812b 	.word	0x0801812b
 8015b5c:	08017f88 	.word	0x08017f88

08015b60 <rshift>:
 8015b60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015b62:	6906      	ldr	r6, [r0, #16]
 8015b64:	114b      	asrs	r3, r1, #5
 8015b66:	429e      	cmp	r6, r3
 8015b68:	f100 0414 	add.w	r4, r0, #20
 8015b6c:	dd30      	ble.n	8015bd0 <rshift+0x70>
 8015b6e:	f011 011f 	ands.w	r1, r1, #31
 8015b72:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8015b76:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8015b7a:	d108      	bne.n	8015b8e <rshift+0x2e>
 8015b7c:	4621      	mov	r1, r4
 8015b7e:	42b2      	cmp	r2, r6
 8015b80:	460b      	mov	r3, r1
 8015b82:	d211      	bcs.n	8015ba8 <rshift+0x48>
 8015b84:	f852 3b04 	ldr.w	r3, [r2], #4
 8015b88:	f841 3b04 	str.w	r3, [r1], #4
 8015b8c:	e7f7      	b.n	8015b7e <rshift+0x1e>
 8015b8e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8015b92:	f1c1 0c20 	rsb	ip, r1, #32
 8015b96:	40cd      	lsrs	r5, r1
 8015b98:	3204      	adds	r2, #4
 8015b9a:	4623      	mov	r3, r4
 8015b9c:	42b2      	cmp	r2, r6
 8015b9e:	4617      	mov	r7, r2
 8015ba0:	d30c      	bcc.n	8015bbc <rshift+0x5c>
 8015ba2:	601d      	str	r5, [r3, #0]
 8015ba4:	b105      	cbz	r5, 8015ba8 <rshift+0x48>
 8015ba6:	3304      	adds	r3, #4
 8015ba8:	1b1a      	subs	r2, r3, r4
 8015baa:	42a3      	cmp	r3, r4
 8015bac:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015bb0:	bf08      	it	eq
 8015bb2:	2300      	moveq	r3, #0
 8015bb4:	6102      	str	r2, [r0, #16]
 8015bb6:	bf08      	it	eq
 8015bb8:	6143      	streq	r3, [r0, #20]
 8015bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015bbc:	683f      	ldr	r7, [r7, #0]
 8015bbe:	fa07 f70c 	lsl.w	r7, r7, ip
 8015bc2:	433d      	orrs	r5, r7
 8015bc4:	f843 5b04 	str.w	r5, [r3], #4
 8015bc8:	f852 5b04 	ldr.w	r5, [r2], #4
 8015bcc:	40cd      	lsrs	r5, r1
 8015bce:	e7e5      	b.n	8015b9c <rshift+0x3c>
 8015bd0:	4623      	mov	r3, r4
 8015bd2:	e7e9      	b.n	8015ba8 <rshift+0x48>

08015bd4 <__hexdig_fun>:
 8015bd4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8015bd8:	2b09      	cmp	r3, #9
 8015bda:	d802      	bhi.n	8015be2 <__hexdig_fun+0xe>
 8015bdc:	3820      	subs	r0, #32
 8015bde:	b2c0      	uxtb	r0, r0
 8015be0:	4770      	bx	lr
 8015be2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8015be6:	2b05      	cmp	r3, #5
 8015be8:	d801      	bhi.n	8015bee <__hexdig_fun+0x1a>
 8015bea:	3847      	subs	r0, #71	; 0x47
 8015bec:	e7f7      	b.n	8015bde <__hexdig_fun+0xa>
 8015bee:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8015bf2:	2b05      	cmp	r3, #5
 8015bf4:	d801      	bhi.n	8015bfa <__hexdig_fun+0x26>
 8015bf6:	3827      	subs	r0, #39	; 0x27
 8015bf8:	e7f1      	b.n	8015bde <__hexdig_fun+0xa>
 8015bfa:	2000      	movs	r0, #0
 8015bfc:	4770      	bx	lr

08015bfe <__gethex>:
 8015bfe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c02:	b08b      	sub	sp, #44	; 0x2c
 8015c04:	468a      	mov	sl, r1
 8015c06:	9002      	str	r0, [sp, #8]
 8015c08:	9816      	ldr	r0, [sp, #88]	; 0x58
 8015c0a:	9306      	str	r3, [sp, #24]
 8015c0c:	4690      	mov	r8, r2
 8015c0e:	f000 fadf 	bl	80161d0 <__localeconv_l>
 8015c12:	6803      	ldr	r3, [r0, #0]
 8015c14:	9303      	str	r3, [sp, #12]
 8015c16:	4618      	mov	r0, r3
 8015c18:	f7ea faf2 	bl	8000200 <strlen>
 8015c1c:	9b03      	ldr	r3, [sp, #12]
 8015c1e:	9001      	str	r0, [sp, #4]
 8015c20:	4403      	add	r3, r0
 8015c22:	f04f 0b00 	mov.w	fp, #0
 8015c26:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8015c2a:	9307      	str	r3, [sp, #28]
 8015c2c:	f8da 3000 	ldr.w	r3, [sl]
 8015c30:	3302      	adds	r3, #2
 8015c32:	461f      	mov	r7, r3
 8015c34:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015c38:	2830      	cmp	r0, #48	; 0x30
 8015c3a:	d06c      	beq.n	8015d16 <__gethex+0x118>
 8015c3c:	f7ff ffca 	bl	8015bd4 <__hexdig_fun>
 8015c40:	4604      	mov	r4, r0
 8015c42:	2800      	cmp	r0, #0
 8015c44:	d16a      	bne.n	8015d1c <__gethex+0x11e>
 8015c46:	9a01      	ldr	r2, [sp, #4]
 8015c48:	9903      	ldr	r1, [sp, #12]
 8015c4a:	4638      	mov	r0, r7
 8015c4c:	f001 fc36 	bl	80174bc <strncmp>
 8015c50:	2800      	cmp	r0, #0
 8015c52:	d166      	bne.n	8015d22 <__gethex+0x124>
 8015c54:	9b01      	ldr	r3, [sp, #4]
 8015c56:	5cf8      	ldrb	r0, [r7, r3]
 8015c58:	18fe      	adds	r6, r7, r3
 8015c5a:	f7ff ffbb 	bl	8015bd4 <__hexdig_fun>
 8015c5e:	2800      	cmp	r0, #0
 8015c60:	d062      	beq.n	8015d28 <__gethex+0x12a>
 8015c62:	4633      	mov	r3, r6
 8015c64:	7818      	ldrb	r0, [r3, #0]
 8015c66:	2830      	cmp	r0, #48	; 0x30
 8015c68:	461f      	mov	r7, r3
 8015c6a:	f103 0301 	add.w	r3, r3, #1
 8015c6e:	d0f9      	beq.n	8015c64 <__gethex+0x66>
 8015c70:	f7ff ffb0 	bl	8015bd4 <__hexdig_fun>
 8015c74:	fab0 f580 	clz	r5, r0
 8015c78:	096d      	lsrs	r5, r5, #5
 8015c7a:	4634      	mov	r4, r6
 8015c7c:	f04f 0b01 	mov.w	fp, #1
 8015c80:	463a      	mov	r2, r7
 8015c82:	4616      	mov	r6, r2
 8015c84:	3201      	adds	r2, #1
 8015c86:	7830      	ldrb	r0, [r6, #0]
 8015c88:	f7ff ffa4 	bl	8015bd4 <__hexdig_fun>
 8015c8c:	2800      	cmp	r0, #0
 8015c8e:	d1f8      	bne.n	8015c82 <__gethex+0x84>
 8015c90:	9a01      	ldr	r2, [sp, #4]
 8015c92:	9903      	ldr	r1, [sp, #12]
 8015c94:	4630      	mov	r0, r6
 8015c96:	f001 fc11 	bl	80174bc <strncmp>
 8015c9a:	b950      	cbnz	r0, 8015cb2 <__gethex+0xb4>
 8015c9c:	b954      	cbnz	r4, 8015cb4 <__gethex+0xb6>
 8015c9e:	9b01      	ldr	r3, [sp, #4]
 8015ca0:	18f4      	adds	r4, r6, r3
 8015ca2:	4622      	mov	r2, r4
 8015ca4:	4616      	mov	r6, r2
 8015ca6:	3201      	adds	r2, #1
 8015ca8:	7830      	ldrb	r0, [r6, #0]
 8015caa:	f7ff ff93 	bl	8015bd4 <__hexdig_fun>
 8015cae:	2800      	cmp	r0, #0
 8015cb0:	d1f8      	bne.n	8015ca4 <__gethex+0xa6>
 8015cb2:	b10c      	cbz	r4, 8015cb8 <__gethex+0xba>
 8015cb4:	1ba4      	subs	r4, r4, r6
 8015cb6:	00a4      	lsls	r4, r4, #2
 8015cb8:	7833      	ldrb	r3, [r6, #0]
 8015cba:	2b50      	cmp	r3, #80	; 0x50
 8015cbc:	d001      	beq.n	8015cc2 <__gethex+0xc4>
 8015cbe:	2b70      	cmp	r3, #112	; 0x70
 8015cc0:	d140      	bne.n	8015d44 <__gethex+0x146>
 8015cc2:	7873      	ldrb	r3, [r6, #1]
 8015cc4:	2b2b      	cmp	r3, #43	; 0x2b
 8015cc6:	d031      	beq.n	8015d2c <__gethex+0x12e>
 8015cc8:	2b2d      	cmp	r3, #45	; 0x2d
 8015cca:	d033      	beq.n	8015d34 <__gethex+0x136>
 8015ccc:	1c71      	adds	r1, r6, #1
 8015cce:	f04f 0900 	mov.w	r9, #0
 8015cd2:	7808      	ldrb	r0, [r1, #0]
 8015cd4:	f7ff ff7e 	bl	8015bd4 <__hexdig_fun>
 8015cd8:	1e43      	subs	r3, r0, #1
 8015cda:	b2db      	uxtb	r3, r3
 8015cdc:	2b18      	cmp	r3, #24
 8015cde:	d831      	bhi.n	8015d44 <__gethex+0x146>
 8015ce0:	f1a0 0210 	sub.w	r2, r0, #16
 8015ce4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015ce8:	f7ff ff74 	bl	8015bd4 <__hexdig_fun>
 8015cec:	1e43      	subs	r3, r0, #1
 8015cee:	b2db      	uxtb	r3, r3
 8015cf0:	2b18      	cmp	r3, #24
 8015cf2:	d922      	bls.n	8015d3a <__gethex+0x13c>
 8015cf4:	f1b9 0f00 	cmp.w	r9, #0
 8015cf8:	d000      	beq.n	8015cfc <__gethex+0xfe>
 8015cfa:	4252      	negs	r2, r2
 8015cfc:	4414      	add	r4, r2
 8015cfe:	f8ca 1000 	str.w	r1, [sl]
 8015d02:	b30d      	cbz	r5, 8015d48 <__gethex+0x14a>
 8015d04:	f1bb 0f00 	cmp.w	fp, #0
 8015d08:	bf0c      	ite	eq
 8015d0a:	2706      	moveq	r7, #6
 8015d0c:	2700      	movne	r7, #0
 8015d0e:	4638      	mov	r0, r7
 8015d10:	b00b      	add	sp, #44	; 0x2c
 8015d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d16:	f10b 0b01 	add.w	fp, fp, #1
 8015d1a:	e78a      	b.n	8015c32 <__gethex+0x34>
 8015d1c:	2500      	movs	r5, #0
 8015d1e:	462c      	mov	r4, r5
 8015d20:	e7ae      	b.n	8015c80 <__gethex+0x82>
 8015d22:	463e      	mov	r6, r7
 8015d24:	2501      	movs	r5, #1
 8015d26:	e7c7      	b.n	8015cb8 <__gethex+0xba>
 8015d28:	4604      	mov	r4, r0
 8015d2a:	e7fb      	b.n	8015d24 <__gethex+0x126>
 8015d2c:	f04f 0900 	mov.w	r9, #0
 8015d30:	1cb1      	adds	r1, r6, #2
 8015d32:	e7ce      	b.n	8015cd2 <__gethex+0xd4>
 8015d34:	f04f 0901 	mov.w	r9, #1
 8015d38:	e7fa      	b.n	8015d30 <__gethex+0x132>
 8015d3a:	230a      	movs	r3, #10
 8015d3c:	fb03 0202 	mla	r2, r3, r2, r0
 8015d40:	3a10      	subs	r2, #16
 8015d42:	e7cf      	b.n	8015ce4 <__gethex+0xe6>
 8015d44:	4631      	mov	r1, r6
 8015d46:	e7da      	b.n	8015cfe <__gethex+0x100>
 8015d48:	1bf3      	subs	r3, r6, r7
 8015d4a:	3b01      	subs	r3, #1
 8015d4c:	4629      	mov	r1, r5
 8015d4e:	2b07      	cmp	r3, #7
 8015d50:	dc49      	bgt.n	8015de6 <__gethex+0x1e8>
 8015d52:	9802      	ldr	r0, [sp, #8]
 8015d54:	f000 fa66 	bl	8016224 <_Balloc>
 8015d58:	9b01      	ldr	r3, [sp, #4]
 8015d5a:	f100 0914 	add.w	r9, r0, #20
 8015d5e:	f04f 0b00 	mov.w	fp, #0
 8015d62:	f1c3 0301 	rsb	r3, r3, #1
 8015d66:	4605      	mov	r5, r0
 8015d68:	f8cd 9010 	str.w	r9, [sp, #16]
 8015d6c:	46da      	mov	sl, fp
 8015d6e:	9308      	str	r3, [sp, #32]
 8015d70:	42b7      	cmp	r7, r6
 8015d72:	d33b      	bcc.n	8015dec <__gethex+0x1ee>
 8015d74:	9804      	ldr	r0, [sp, #16]
 8015d76:	f840 ab04 	str.w	sl, [r0], #4
 8015d7a:	eba0 0009 	sub.w	r0, r0, r9
 8015d7e:	1080      	asrs	r0, r0, #2
 8015d80:	6128      	str	r0, [r5, #16]
 8015d82:	0147      	lsls	r7, r0, #5
 8015d84:	4650      	mov	r0, sl
 8015d86:	f000 fb11 	bl	80163ac <__hi0bits>
 8015d8a:	f8d8 6000 	ldr.w	r6, [r8]
 8015d8e:	1a3f      	subs	r7, r7, r0
 8015d90:	42b7      	cmp	r7, r6
 8015d92:	dd64      	ble.n	8015e5e <__gethex+0x260>
 8015d94:	1bbf      	subs	r7, r7, r6
 8015d96:	4639      	mov	r1, r7
 8015d98:	4628      	mov	r0, r5
 8015d9a:	f000 fe21 	bl	80169e0 <__any_on>
 8015d9e:	4682      	mov	sl, r0
 8015da0:	b178      	cbz	r0, 8015dc2 <__gethex+0x1c4>
 8015da2:	1e7b      	subs	r3, r7, #1
 8015da4:	1159      	asrs	r1, r3, #5
 8015da6:	f003 021f 	and.w	r2, r3, #31
 8015daa:	f04f 0a01 	mov.w	sl, #1
 8015dae:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015db2:	fa0a f202 	lsl.w	r2, sl, r2
 8015db6:	420a      	tst	r2, r1
 8015db8:	d003      	beq.n	8015dc2 <__gethex+0x1c4>
 8015dba:	4553      	cmp	r3, sl
 8015dbc:	dc46      	bgt.n	8015e4c <__gethex+0x24e>
 8015dbe:	f04f 0a02 	mov.w	sl, #2
 8015dc2:	4639      	mov	r1, r7
 8015dc4:	4628      	mov	r0, r5
 8015dc6:	f7ff fecb 	bl	8015b60 <rshift>
 8015dca:	443c      	add	r4, r7
 8015dcc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015dd0:	42a3      	cmp	r3, r4
 8015dd2:	da52      	bge.n	8015e7a <__gethex+0x27c>
 8015dd4:	4629      	mov	r1, r5
 8015dd6:	9802      	ldr	r0, [sp, #8]
 8015dd8:	f000 fa58 	bl	801628c <_Bfree>
 8015ddc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015dde:	2300      	movs	r3, #0
 8015de0:	6013      	str	r3, [r2, #0]
 8015de2:	27a3      	movs	r7, #163	; 0xa3
 8015de4:	e793      	b.n	8015d0e <__gethex+0x110>
 8015de6:	3101      	adds	r1, #1
 8015de8:	105b      	asrs	r3, r3, #1
 8015dea:	e7b0      	b.n	8015d4e <__gethex+0x150>
 8015dec:	1e73      	subs	r3, r6, #1
 8015dee:	9305      	str	r3, [sp, #20]
 8015df0:	9a07      	ldr	r2, [sp, #28]
 8015df2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015df6:	4293      	cmp	r3, r2
 8015df8:	d018      	beq.n	8015e2c <__gethex+0x22e>
 8015dfa:	f1bb 0f20 	cmp.w	fp, #32
 8015dfe:	d107      	bne.n	8015e10 <__gethex+0x212>
 8015e00:	9b04      	ldr	r3, [sp, #16]
 8015e02:	f8c3 a000 	str.w	sl, [r3]
 8015e06:	3304      	adds	r3, #4
 8015e08:	f04f 0a00 	mov.w	sl, #0
 8015e0c:	9304      	str	r3, [sp, #16]
 8015e0e:	46d3      	mov	fp, sl
 8015e10:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8015e14:	f7ff fede 	bl	8015bd4 <__hexdig_fun>
 8015e18:	f000 000f 	and.w	r0, r0, #15
 8015e1c:	fa00 f00b 	lsl.w	r0, r0, fp
 8015e20:	ea4a 0a00 	orr.w	sl, sl, r0
 8015e24:	f10b 0b04 	add.w	fp, fp, #4
 8015e28:	9b05      	ldr	r3, [sp, #20]
 8015e2a:	e00d      	b.n	8015e48 <__gethex+0x24a>
 8015e2c:	9b05      	ldr	r3, [sp, #20]
 8015e2e:	9a08      	ldr	r2, [sp, #32]
 8015e30:	4413      	add	r3, r2
 8015e32:	42bb      	cmp	r3, r7
 8015e34:	d3e1      	bcc.n	8015dfa <__gethex+0x1fc>
 8015e36:	4618      	mov	r0, r3
 8015e38:	9a01      	ldr	r2, [sp, #4]
 8015e3a:	9903      	ldr	r1, [sp, #12]
 8015e3c:	9309      	str	r3, [sp, #36]	; 0x24
 8015e3e:	f001 fb3d 	bl	80174bc <strncmp>
 8015e42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015e44:	2800      	cmp	r0, #0
 8015e46:	d1d8      	bne.n	8015dfa <__gethex+0x1fc>
 8015e48:	461e      	mov	r6, r3
 8015e4a:	e791      	b.n	8015d70 <__gethex+0x172>
 8015e4c:	1eb9      	subs	r1, r7, #2
 8015e4e:	4628      	mov	r0, r5
 8015e50:	f000 fdc6 	bl	80169e0 <__any_on>
 8015e54:	2800      	cmp	r0, #0
 8015e56:	d0b2      	beq.n	8015dbe <__gethex+0x1c0>
 8015e58:	f04f 0a03 	mov.w	sl, #3
 8015e5c:	e7b1      	b.n	8015dc2 <__gethex+0x1c4>
 8015e5e:	da09      	bge.n	8015e74 <__gethex+0x276>
 8015e60:	1bf7      	subs	r7, r6, r7
 8015e62:	4629      	mov	r1, r5
 8015e64:	463a      	mov	r2, r7
 8015e66:	9802      	ldr	r0, [sp, #8]
 8015e68:	f000 fbdc 	bl	8016624 <__lshift>
 8015e6c:	1be4      	subs	r4, r4, r7
 8015e6e:	4605      	mov	r5, r0
 8015e70:	f100 0914 	add.w	r9, r0, #20
 8015e74:	f04f 0a00 	mov.w	sl, #0
 8015e78:	e7a8      	b.n	8015dcc <__gethex+0x1ce>
 8015e7a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015e7e:	42a0      	cmp	r0, r4
 8015e80:	dd6a      	ble.n	8015f58 <__gethex+0x35a>
 8015e82:	1b04      	subs	r4, r0, r4
 8015e84:	42a6      	cmp	r6, r4
 8015e86:	dc2e      	bgt.n	8015ee6 <__gethex+0x2e8>
 8015e88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015e8c:	2b02      	cmp	r3, #2
 8015e8e:	d022      	beq.n	8015ed6 <__gethex+0x2d8>
 8015e90:	2b03      	cmp	r3, #3
 8015e92:	d024      	beq.n	8015ede <__gethex+0x2e0>
 8015e94:	2b01      	cmp	r3, #1
 8015e96:	d115      	bne.n	8015ec4 <__gethex+0x2c6>
 8015e98:	42a6      	cmp	r6, r4
 8015e9a:	d113      	bne.n	8015ec4 <__gethex+0x2c6>
 8015e9c:	2e01      	cmp	r6, #1
 8015e9e:	dc0b      	bgt.n	8015eb8 <__gethex+0x2ba>
 8015ea0:	9a06      	ldr	r2, [sp, #24]
 8015ea2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015ea6:	6013      	str	r3, [r2, #0]
 8015ea8:	2301      	movs	r3, #1
 8015eaa:	612b      	str	r3, [r5, #16]
 8015eac:	f8c9 3000 	str.w	r3, [r9]
 8015eb0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015eb2:	2762      	movs	r7, #98	; 0x62
 8015eb4:	601d      	str	r5, [r3, #0]
 8015eb6:	e72a      	b.n	8015d0e <__gethex+0x110>
 8015eb8:	1e71      	subs	r1, r6, #1
 8015eba:	4628      	mov	r0, r5
 8015ebc:	f000 fd90 	bl	80169e0 <__any_on>
 8015ec0:	2800      	cmp	r0, #0
 8015ec2:	d1ed      	bne.n	8015ea0 <__gethex+0x2a2>
 8015ec4:	4629      	mov	r1, r5
 8015ec6:	9802      	ldr	r0, [sp, #8]
 8015ec8:	f000 f9e0 	bl	801628c <_Bfree>
 8015ecc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015ece:	2300      	movs	r3, #0
 8015ed0:	6013      	str	r3, [r2, #0]
 8015ed2:	2750      	movs	r7, #80	; 0x50
 8015ed4:	e71b      	b.n	8015d0e <__gethex+0x110>
 8015ed6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015ed8:	2b00      	cmp	r3, #0
 8015eda:	d0e1      	beq.n	8015ea0 <__gethex+0x2a2>
 8015edc:	e7f2      	b.n	8015ec4 <__gethex+0x2c6>
 8015ede:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015ee0:	2b00      	cmp	r3, #0
 8015ee2:	d1dd      	bne.n	8015ea0 <__gethex+0x2a2>
 8015ee4:	e7ee      	b.n	8015ec4 <__gethex+0x2c6>
 8015ee6:	1e67      	subs	r7, r4, #1
 8015ee8:	f1ba 0f00 	cmp.w	sl, #0
 8015eec:	d131      	bne.n	8015f52 <__gethex+0x354>
 8015eee:	b127      	cbz	r7, 8015efa <__gethex+0x2fc>
 8015ef0:	4639      	mov	r1, r7
 8015ef2:	4628      	mov	r0, r5
 8015ef4:	f000 fd74 	bl	80169e0 <__any_on>
 8015ef8:	4682      	mov	sl, r0
 8015efa:	117a      	asrs	r2, r7, #5
 8015efc:	2301      	movs	r3, #1
 8015efe:	f007 071f 	and.w	r7, r7, #31
 8015f02:	fa03 f707 	lsl.w	r7, r3, r7
 8015f06:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8015f0a:	4621      	mov	r1, r4
 8015f0c:	421f      	tst	r7, r3
 8015f0e:	4628      	mov	r0, r5
 8015f10:	bf18      	it	ne
 8015f12:	f04a 0a02 	orrne.w	sl, sl, #2
 8015f16:	1b36      	subs	r6, r6, r4
 8015f18:	f7ff fe22 	bl	8015b60 <rshift>
 8015f1c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8015f20:	2702      	movs	r7, #2
 8015f22:	f1ba 0f00 	cmp.w	sl, #0
 8015f26:	d048      	beq.n	8015fba <__gethex+0x3bc>
 8015f28:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015f2c:	2b02      	cmp	r3, #2
 8015f2e:	d015      	beq.n	8015f5c <__gethex+0x35e>
 8015f30:	2b03      	cmp	r3, #3
 8015f32:	d017      	beq.n	8015f64 <__gethex+0x366>
 8015f34:	2b01      	cmp	r3, #1
 8015f36:	d109      	bne.n	8015f4c <__gethex+0x34e>
 8015f38:	f01a 0f02 	tst.w	sl, #2
 8015f3c:	d006      	beq.n	8015f4c <__gethex+0x34e>
 8015f3e:	f8d9 3000 	ldr.w	r3, [r9]
 8015f42:	ea4a 0a03 	orr.w	sl, sl, r3
 8015f46:	f01a 0f01 	tst.w	sl, #1
 8015f4a:	d10e      	bne.n	8015f6a <__gethex+0x36c>
 8015f4c:	f047 0710 	orr.w	r7, r7, #16
 8015f50:	e033      	b.n	8015fba <__gethex+0x3bc>
 8015f52:	f04f 0a01 	mov.w	sl, #1
 8015f56:	e7d0      	b.n	8015efa <__gethex+0x2fc>
 8015f58:	2701      	movs	r7, #1
 8015f5a:	e7e2      	b.n	8015f22 <__gethex+0x324>
 8015f5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015f5e:	f1c3 0301 	rsb	r3, r3, #1
 8015f62:	9315      	str	r3, [sp, #84]	; 0x54
 8015f64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015f66:	2b00      	cmp	r3, #0
 8015f68:	d0f0      	beq.n	8015f4c <__gethex+0x34e>
 8015f6a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8015f6e:	f105 0314 	add.w	r3, r5, #20
 8015f72:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8015f76:	eb03 010a 	add.w	r1, r3, sl
 8015f7a:	f04f 0c00 	mov.w	ip, #0
 8015f7e:	4618      	mov	r0, r3
 8015f80:	f853 2b04 	ldr.w	r2, [r3], #4
 8015f84:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015f88:	d01c      	beq.n	8015fc4 <__gethex+0x3c6>
 8015f8a:	3201      	adds	r2, #1
 8015f8c:	6002      	str	r2, [r0, #0]
 8015f8e:	2f02      	cmp	r7, #2
 8015f90:	f105 0314 	add.w	r3, r5, #20
 8015f94:	d138      	bne.n	8016008 <__gethex+0x40a>
 8015f96:	f8d8 2000 	ldr.w	r2, [r8]
 8015f9a:	3a01      	subs	r2, #1
 8015f9c:	42b2      	cmp	r2, r6
 8015f9e:	d10a      	bne.n	8015fb6 <__gethex+0x3b8>
 8015fa0:	1171      	asrs	r1, r6, #5
 8015fa2:	2201      	movs	r2, #1
 8015fa4:	f006 061f 	and.w	r6, r6, #31
 8015fa8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015fac:	fa02 f606 	lsl.w	r6, r2, r6
 8015fb0:	421e      	tst	r6, r3
 8015fb2:	bf18      	it	ne
 8015fb4:	4617      	movne	r7, r2
 8015fb6:	f047 0720 	orr.w	r7, r7, #32
 8015fba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015fbc:	601d      	str	r5, [r3, #0]
 8015fbe:	9b06      	ldr	r3, [sp, #24]
 8015fc0:	601c      	str	r4, [r3, #0]
 8015fc2:	e6a4      	b.n	8015d0e <__gethex+0x110>
 8015fc4:	4299      	cmp	r1, r3
 8015fc6:	f843 cc04 	str.w	ip, [r3, #-4]
 8015fca:	d8d8      	bhi.n	8015f7e <__gethex+0x380>
 8015fcc:	68ab      	ldr	r3, [r5, #8]
 8015fce:	4599      	cmp	r9, r3
 8015fd0:	db12      	blt.n	8015ff8 <__gethex+0x3fa>
 8015fd2:	6869      	ldr	r1, [r5, #4]
 8015fd4:	9802      	ldr	r0, [sp, #8]
 8015fd6:	3101      	adds	r1, #1
 8015fd8:	f000 f924 	bl	8016224 <_Balloc>
 8015fdc:	692a      	ldr	r2, [r5, #16]
 8015fde:	3202      	adds	r2, #2
 8015fe0:	f105 010c 	add.w	r1, r5, #12
 8015fe4:	4683      	mov	fp, r0
 8015fe6:	0092      	lsls	r2, r2, #2
 8015fe8:	300c      	adds	r0, #12
 8015fea:	f7fd f9c5 	bl	8013378 <memcpy>
 8015fee:	4629      	mov	r1, r5
 8015ff0:	9802      	ldr	r0, [sp, #8]
 8015ff2:	f000 f94b 	bl	801628c <_Bfree>
 8015ff6:	465d      	mov	r5, fp
 8015ff8:	692b      	ldr	r3, [r5, #16]
 8015ffa:	1c5a      	adds	r2, r3, #1
 8015ffc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8016000:	612a      	str	r2, [r5, #16]
 8016002:	2201      	movs	r2, #1
 8016004:	615a      	str	r2, [r3, #20]
 8016006:	e7c2      	b.n	8015f8e <__gethex+0x390>
 8016008:	692a      	ldr	r2, [r5, #16]
 801600a:	454a      	cmp	r2, r9
 801600c:	dd0b      	ble.n	8016026 <__gethex+0x428>
 801600e:	2101      	movs	r1, #1
 8016010:	4628      	mov	r0, r5
 8016012:	f7ff fda5 	bl	8015b60 <rshift>
 8016016:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801601a:	3401      	adds	r4, #1
 801601c:	42a3      	cmp	r3, r4
 801601e:	f6ff aed9 	blt.w	8015dd4 <__gethex+0x1d6>
 8016022:	2701      	movs	r7, #1
 8016024:	e7c7      	b.n	8015fb6 <__gethex+0x3b8>
 8016026:	f016 061f 	ands.w	r6, r6, #31
 801602a:	d0fa      	beq.n	8016022 <__gethex+0x424>
 801602c:	449a      	add	sl, r3
 801602e:	f1c6 0620 	rsb	r6, r6, #32
 8016032:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8016036:	f000 f9b9 	bl	80163ac <__hi0bits>
 801603a:	42b0      	cmp	r0, r6
 801603c:	dbe7      	blt.n	801600e <__gethex+0x410>
 801603e:	e7f0      	b.n	8016022 <__gethex+0x424>

08016040 <L_shift>:
 8016040:	f1c2 0208 	rsb	r2, r2, #8
 8016044:	0092      	lsls	r2, r2, #2
 8016046:	b570      	push	{r4, r5, r6, lr}
 8016048:	f1c2 0620 	rsb	r6, r2, #32
 801604c:	6843      	ldr	r3, [r0, #4]
 801604e:	6804      	ldr	r4, [r0, #0]
 8016050:	fa03 f506 	lsl.w	r5, r3, r6
 8016054:	432c      	orrs	r4, r5
 8016056:	40d3      	lsrs	r3, r2
 8016058:	6004      	str	r4, [r0, #0]
 801605a:	f840 3f04 	str.w	r3, [r0, #4]!
 801605e:	4288      	cmp	r0, r1
 8016060:	d3f4      	bcc.n	801604c <L_shift+0xc>
 8016062:	bd70      	pop	{r4, r5, r6, pc}

08016064 <__match>:
 8016064:	b530      	push	{r4, r5, lr}
 8016066:	6803      	ldr	r3, [r0, #0]
 8016068:	3301      	adds	r3, #1
 801606a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801606e:	b914      	cbnz	r4, 8016076 <__match+0x12>
 8016070:	6003      	str	r3, [r0, #0]
 8016072:	2001      	movs	r0, #1
 8016074:	bd30      	pop	{r4, r5, pc}
 8016076:	f813 2b01 	ldrb.w	r2, [r3], #1
 801607a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801607e:	2d19      	cmp	r5, #25
 8016080:	bf98      	it	ls
 8016082:	3220      	addls	r2, #32
 8016084:	42a2      	cmp	r2, r4
 8016086:	d0f0      	beq.n	801606a <__match+0x6>
 8016088:	2000      	movs	r0, #0
 801608a:	e7f3      	b.n	8016074 <__match+0x10>

0801608c <__hexnan>:
 801608c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016090:	680b      	ldr	r3, [r1, #0]
 8016092:	6801      	ldr	r1, [r0, #0]
 8016094:	115f      	asrs	r7, r3, #5
 8016096:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 801609a:	f013 031f 	ands.w	r3, r3, #31
 801609e:	b087      	sub	sp, #28
 80160a0:	bf18      	it	ne
 80160a2:	3704      	addne	r7, #4
 80160a4:	2500      	movs	r5, #0
 80160a6:	1f3e      	subs	r6, r7, #4
 80160a8:	4682      	mov	sl, r0
 80160aa:	4690      	mov	r8, r2
 80160ac:	9301      	str	r3, [sp, #4]
 80160ae:	f847 5c04 	str.w	r5, [r7, #-4]
 80160b2:	46b1      	mov	r9, r6
 80160b4:	4634      	mov	r4, r6
 80160b6:	9502      	str	r5, [sp, #8]
 80160b8:	46ab      	mov	fp, r5
 80160ba:	784a      	ldrb	r2, [r1, #1]
 80160bc:	1c4b      	adds	r3, r1, #1
 80160be:	9303      	str	r3, [sp, #12]
 80160c0:	b342      	cbz	r2, 8016114 <__hexnan+0x88>
 80160c2:	4610      	mov	r0, r2
 80160c4:	9105      	str	r1, [sp, #20]
 80160c6:	9204      	str	r2, [sp, #16]
 80160c8:	f7ff fd84 	bl	8015bd4 <__hexdig_fun>
 80160cc:	2800      	cmp	r0, #0
 80160ce:	d143      	bne.n	8016158 <__hexnan+0xcc>
 80160d0:	9a04      	ldr	r2, [sp, #16]
 80160d2:	9905      	ldr	r1, [sp, #20]
 80160d4:	2a20      	cmp	r2, #32
 80160d6:	d818      	bhi.n	801610a <__hexnan+0x7e>
 80160d8:	9b02      	ldr	r3, [sp, #8]
 80160da:	459b      	cmp	fp, r3
 80160dc:	dd13      	ble.n	8016106 <__hexnan+0x7a>
 80160de:	454c      	cmp	r4, r9
 80160e0:	d206      	bcs.n	80160f0 <__hexnan+0x64>
 80160e2:	2d07      	cmp	r5, #7
 80160e4:	dc04      	bgt.n	80160f0 <__hexnan+0x64>
 80160e6:	462a      	mov	r2, r5
 80160e8:	4649      	mov	r1, r9
 80160ea:	4620      	mov	r0, r4
 80160ec:	f7ff ffa8 	bl	8016040 <L_shift>
 80160f0:	4544      	cmp	r4, r8
 80160f2:	d944      	bls.n	801617e <__hexnan+0xf2>
 80160f4:	2300      	movs	r3, #0
 80160f6:	f1a4 0904 	sub.w	r9, r4, #4
 80160fa:	f844 3c04 	str.w	r3, [r4, #-4]
 80160fe:	f8cd b008 	str.w	fp, [sp, #8]
 8016102:	464c      	mov	r4, r9
 8016104:	461d      	mov	r5, r3
 8016106:	9903      	ldr	r1, [sp, #12]
 8016108:	e7d7      	b.n	80160ba <__hexnan+0x2e>
 801610a:	2a29      	cmp	r2, #41	; 0x29
 801610c:	d14a      	bne.n	80161a4 <__hexnan+0x118>
 801610e:	3102      	adds	r1, #2
 8016110:	f8ca 1000 	str.w	r1, [sl]
 8016114:	f1bb 0f00 	cmp.w	fp, #0
 8016118:	d044      	beq.n	80161a4 <__hexnan+0x118>
 801611a:	454c      	cmp	r4, r9
 801611c:	d206      	bcs.n	801612c <__hexnan+0xa0>
 801611e:	2d07      	cmp	r5, #7
 8016120:	dc04      	bgt.n	801612c <__hexnan+0xa0>
 8016122:	462a      	mov	r2, r5
 8016124:	4649      	mov	r1, r9
 8016126:	4620      	mov	r0, r4
 8016128:	f7ff ff8a 	bl	8016040 <L_shift>
 801612c:	4544      	cmp	r4, r8
 801612e:	d928      	bls.n	8016182 <__hexnan+0xf6>
 8016130:	4643      	mov	r3, r8
 8016132:	f854 2b04 	ldr.w	r2, [r4], #4
 8016136:	f843 2b04 	str.w	r2, [r3], #4
 801613a:	42a6      	cmp	r6, r4
 801613c:	d2f9      	bcs.n	8016132 <__hexnan+0xa6>
 801613e:	2200      	movs	r2, #0
 8016140:	f843 2b04 	str.w	r2, [r3], #4
 8016144:	429e      	cmp	r6, r3
 8016146:	d2fb      	bcs.n	8016140 <__hexnan+0xb4>
 8016148:	6833      	ldr	r3, [r6, #0]
 801614a:	b91b      	cbnz	r3, 8016154 <__hexnan+0xc8>
 801614c:	4546      	cmp	r6, r8
 801614e:	d127      	bne.n	80161a0 <__hexnan+0x114>
 8016150:	2301      	movs	r3, #1
 8016152:	6033      	str	r3, [r6, #0]
 8016154:	2005      	movs	r0, #5
 8016156:	e026      	b.n	80161a6 <__hexnan+0x11a>
 8016158:	3501      	adds	r5, #1
 801615a:	2d08      	cmp	r5, #8
 801615c:	f10b 0b01 	add.w	fp, fp, #1
 8016160:	dd06      	ble.n	8016170 <__hexnan+0xe4>
 8016162:	4544      	cmp	r4, r8
 8016164:	d9cf      	bls.n	8016106 <__hexnan+0x7a>
 8016166:	2300      	movs	r3, #0
 8016168:	f844 3c04 	str.w	r3, [r4, #-4]
 801616c:	2501      	movs	r5, #1
 801616e:	3c04      	subs	r4, #4
 8016170:	6822      	ldr	r2, [r4, #0]
 8016172:	f000 000f 	and.w	r0, r0, #15
 8016176:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801617a:	6020      	str	r0, [r4, #0]
 801617c:	e7c3      	b.n	8016106 <__hexnan+0x7a>
 801617e:	2508      	movs	r5, #8
 8016180:	e7c1      	b.n	8016106 <__hexnan+0x7a>
 8016182:	9b01      	ldr	r3, [sp, #4]
 8016184:	2b00      	cmp	r3, #0
 8016186:	d0df      	beq.n	8016148 <__hexnan+0xbc>
 8016188:	f04f 32ff 	mov.w	r2, #4294967295
 801618c:	f1c3 0320 	rsb	r3, r3, #32
 8016190:	fa22 f303 	lsr.w	r3, r2, r3
 8016194:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8016198:	401a      	ands	r2, r3
 801619a:	f847 2c04 	str.w	r2, [r7, #-4]
 801619e:	e7d3      	b.n	8016148 <__hexnan+0xbc>
 80161a0:	3e04      	subs	r6, #4
 80161a2:	e7d1      	b.n	8016148 <__hexnan+0xbc>
 80161a4:	2004      	movs	r0, #4
 80161a6:	b007      	add	sp, #28
 80161a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080161ac <__locale_ctype_ptr_l>:
 80161ac:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80161b0:	4770      	bx	lr
	...

080161b4 <__locale_ctype_ptr>:
 80161b4:	4b04      	ldr	r3, [pc, #16]	; (80161c8 <__locale_ctype_ptr+0x14>)
 80161b6:	4a05      	ldr	r2, [pc, #20]	; (80161cc <__locale_ctype_ptr+0x18>)
 80161b8:	681b      	ldr	r3, [r3, #0]
 80161ba:	6a1b      	ldr	r3, [r3, #32]
 80161bc:	2b00      	cmp	r3, #0
 80161be:	bf08      	it	eq
 80161c0:	4613      	moveq	r3, r2
 80161c2:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80161c6:	4770      	bx	lr
 80161c8:	2000000c 	.word	0x2000000c
 80161cc:	20000070 	.word	0x20000070

080161d0 <__localeconv_l>:
 80161d0:	30f0      	adds	r0, #240	; 0xf0
 80161d2:	4770      	bx	lr

080161d4 <_localeconv_r>:
 80161d4:	4b04      	ldr	r3, [pc, #16]	; (80161e8 <_localeconv_r+0x14>)
 80161d6:	681b      	ldr	r3, [r3, #0]
 80161d8:	6a18      	ldr	r0, [r3, #32]
 80161da:	4b04      	ldr	r3, [pc, #16]	; (80161ec <_localeconv_r+0x18>)
 80161dc:	2800      	cmp	r0, #0
 80161de:	bf08      	it	eq
 80161e0:	4618      	moveq	r0, r3
 80161e2:	30f0      	adds	r0, #240	; 0xf0
 80161e4:	4770      	bx	lr
 80161e6:	bf00      	nop
 80161e8:	2000000c 	.word	0x2000000c
 80161ec:	20000070 	.word	0x20000070

080161f0 <malloc>:
 80161f0:	4b02      	ldr	r3, [pc, #8]	; (80161fc <malloc+0xc>)
 80161f2:	4601      	mov	r1, r0
 80161f4:	6818      	ldr	r0, [r3, #0]
 80161f6:	f000 bc71 	b.w	8016adc <_malloc_r>
 80161fa:	bf00      	nop
 80161fc:	2000000c 	.word	0x2000000c

08016200 <__ascii_mbtowc>:
 8016200:	b082      	sub	sp, #8
 8016202:	b901      	cbnz	r1, 8016206 <__ascii_mbtowc+0x6>
 8016204:	a901      	add	r1, sp, #4
 8016206:	b142      	cbz	r2, 801621a <__ascii_mbtowc+0x1a>
 8016208:	b14b      	cbz	r3, 801621e <__ascii_mbtowc+0x1e>
 801620a:	7813      	ldrb	r3, [r2, #0]
 801620c:	600b      	str	r3, [r1, #0]
 801620e:	7812      	ldrb	r2, [r2, #0]
 8016210:	1c10      	adds	r0, r2, #0
 8016212:	bf18      	it	ne
 8016214:	2001      	movne	r0, #1
 8016216:	b002      	add	sp, #8
 8016218:	4770      	bx	lr
 801621a:	4610      	mov	r0, r2
 801621c:	e7fb      	b.n	8016216 <__ascii_mbtowc+0x16>
 801621e:	f06f 0001 	mvn.w	r0, #1
 8016222:	e7f8      	b.n	8016216 <__ascii_mbtowc+0x16>

08016224 <_Balloc>:
 8016224:	b570      	push	{r4, r5, r6, lr}
 8016226:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016228:	4604      	mov	r4, r0
 801622a:	460e      	mov	r6, r1
 801622c:	b93d      	cbnz	r5, 801623e <_Balloc+0x1a>
 801622e:	2010      	movs	r0, #16
 8016230:	f7ff ffde 	bl	80161f0 <malloc>
 8016234:	6260      	str	r0, [r4, #36]	; 0x24
 8016236:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801623a:	6005      	str	r5, [r0, #0]
 801623c:	60c5      	str	r5, [r0, #12]
 801623e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8016240:	68eb      	ldr	r3, [r5, #12]
 8016242:	b183      	cbz	r3, 8016266 <_Balloc+0x42>
 8016244:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016246:	68db      	ldr	r3, [r3, #12]
 8016248:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801624c:	b9b8      	cbnz	r0, 801627e <_Balloc+0x5a>
 801624e:	2101      	movs	r1, #1
 8016250:	fa01 f506 	lsl.w	r5, r1, r6
 8016254:	1d6a      	adds	r2, r5, #5
 8016256:	0092      	lsls	r2, r2, #2
 8016258:	4620      	mov	r0, r4
 801625a:	f000 fbe2 	bl	8016a22 <_calloc_r>
 801625e:	b160      	cbz	r0, 801627a <_Balloc+0x56>
 8016260:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8016264:	e00e      	b.n	8016284 <_Balloc+0x60>
 8016266:	2221      	movs	r2, #33	; 0x21
 8016268:	2104      	movs	r1, #4
 801626a:	4620      	mov	r0, r4
 801626c:	f000 fbd9 	bl	8016a22 <_calloc_r>
 8016270:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016272:	60e8      	str	r0, [r5, #12]
 8016274:	68db      	ldr	r3, [r3, #12]
 8016276:	2b00      	cmp	r3, #0
 8016278:	d1e4      	bne.n	8016244 <_Balloc+0x20>
 801627a:	2000      	movs	r0, #0
 801627c:	bd70      	pop	{r4, r5, r6, pc}
 801627e:	6802      	ldr	r2, [r0, #0]
 8016280:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8016284:	2300      	movs	r3, #0
 8016286:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801628a:	e7f7      	b.n	801627c <_Balloc+0x58>

0801628c <_Bfree>:
 801628c:	b570      	push	{r4, r5, r6, lr}
 801628e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8016290:	4606      	mov	r6, r0
 8016292:	460d      	mov	r5, r1
 8016294:	b93c      	cbnz	r4, 80162a6 <_Bfree+0x1a>
 8016296:	2010      	movs	r0, #16
 8016298:	f7ff ffaa 	bl	80161f0 <malloc>
 801629c:	6270      	str	r0, [r6, #36]	; 0x24
 801629e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80162a2:	6004      	str	r4, [r0, #0]
 80162a4:	60c4      	str	r4, [r0, #12]
 80162a6:	b13d      	cbz	r5, 80162b8 <_Bfree+0x2c>
 80162a8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80162aa:	686a      	ldr	r2, [r5, #4]
 80162ac:	68db      	ldr	r3, [r3, #12]
 80162ae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80162b2:	6029      	str	r1, [r5, #0]
 80162b4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80162b8:	bd70      	pop	{r4, r5, r6, pc}

080162ba <__multadd>:
 80162ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162be:	690d      	ldr	r5, [r1, #16]
 80162c0:	461f      	mov	r7, r3
 80162c2:	4606      	mov	r6, r0
 80162c4:	460c      	mov	r4, r1
 80162c6:	f101 0c14 	add.w	ip, r1, #20
 80162ca:	2300      	movs	r3, #0
 80162cc:	f8dc 0000 	ldr.w	r0, [ip]
 80162d0:	b281      	uxth	r1, r0
 80162d2:	fb02 7101 	mla	r1, r2, r1, r7
 80162d6:	0c0f      	lsrs	r7, r1, #16
 80162d8:	0c00      	lsrs	r0, r0, #16
 80162da:	fb02 7000 	mla	r0, r2, r0, r7
 80162de:	b289      	uxth	r1, r1
 80162e0:	3301      	adds	r3, #1
 80162e2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80162e6:	429d      	cmp	r5, r3
 80162e8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80162ec:	f84c 1b04 	str.w	r1, [ip], #4
 80162f0:	dcec      	bgt.n	80162cc <__multadd+0x12>
 80162f2:	b1d7      	cbz	r7, 801632a <__multadd+0x70>
 80162f4:	68a3      	ldr	r3, [r4, #8]
 80162f6:	42ab      	cmp	r3, r5
 80162f8:	dc12      	bgt.n	8016320 <__multadd+0x66>
 80162fa:	6861      	ldr	r1, [r4, #4]
 80162fc:	4630      	mov	r0, r6
 80162fe:	3101      	adds	r1, #1
 8016300:	f7ff ff90 	bl	8016224 <_Balloc>
 8016304:	6922      	ldr	r2, [r4, #16]
 8016306:	3202      	adds	r2, #2
 8016308:	f104 010c 	add.w	r1, r4, #12
 801630c:	4680      	mov	r8, r0
 801630e:	0092      	lsls	r2, r2, #2
 8016310:	300c      	adds	r0, #12
 8016312:	f7fd f831 	bl	8013378 <memcpy>
 8016316:	4621      	mov	r1, r4
 8016318:	4630      	mov	r0, r6
 801631a:	f7ff ffb7 	bl	801628c <_Bfree>
 801631e:	4644      	mov	r4, r8
 8016320:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016324:	3501      	adds	r5, #1
 8016326:	615f      	str	r7, [r3, #20]
 8016328:	6125      	str	r5, [r4, #16]
 801632a:	4620      	mov	r0, r4
 801632c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016330 <__s2b>:
 8016330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016334:	460c      	mov	r4, r1
 8016336:	4615      	mov	r5, r2
 8016338:	461f      	mov	r7, r3
 801633a:	2209      	movs	r2, #9
 801633c:	3308      	adds	r3, #8
 801633e:	4606      	mov	r6, r0
 8016340:	fb93 f3f2 	sdiv	r3, r3, r2
 8016344:	2100      	movs	r1, #0
 8016346:	2201      	movs	r2, #1
 8016348:	429a      	cmp	r2, r3
 801634a:	db20      	blt.n	801638e <__s2b+0x5e>
 801634c:	4630      	mov	r0, r6
 801634e:	f7ff ff69 	bl	8016224 <_Balloc>
 8016352:	9b08      	ldr	r3, [sp, #32]
 8016354:	6143      	str	r3, [r0, #20]
 8016356:	2d09      	cmp	r5, #9
 8016358:	f04f 0301 	mov.w	r3, #1
 801635c:	6103      	str	r3, [r0, #16]
 801635e:	dd19      	ble.n	8016394 <__s2b+0x64>
 8016360:	f104 0809 	add.w	r8, r4, #9
 8016364:	46c1      	mov	r9, r8
 8016366:	442c      	add	r4, r5
 8016368:	f819 3b01 	ldrb.w	r3, [r9], #1
 801636c:	4601      	mov	r1, r0
 801636e:	3b30      	subs	r3, #48	; 0x30
 8016370:	220a      	movs	r2, #10
 8016372:	4630      	mov	r0, r6
 8016374:	f7ff ffa1 	bl	80162ba <__multadd>
 8016378:	45a1      	cmp	r9, r4
 801637a:	d1f5      	bne.n	8016368 <__s2b+0x38>
 801637c:	eb08 0405 	add.w	r4, r8, r5
 8016380:	3c08      	subs	r4, #8
 8016382:	1b2d      	subs	r5, r5, r4
 8016384:	1963      	adds	r3, r4, r5
 8016386:	42bb      	cmp	r3, r7
 8016388:	db07      	blt.n	801639a <__s2b+0x6a>
 801638a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801638e:	0052      	lsls	r2, r2, #1
 8016390:	3101      	adds	r1, #1
 8016392:	e7d9      	b.n	8016348 <__s2b+0x18>
 8016394:	340a      	adds	r4, #10
 8016396:	2509      	movs	r5, #9
 8016398:	e7f3      	b.n	8016382 <__s2b+0x52>
 801639a:	f814 3b01 	ldrb.w	r3, [r4], #1
 801639e:	4601      	mov	r1, r0
 80163a0:	3b30      	subs	r3, #48	; 0x30
 80163a2:	220a      	movs	r2, #10
 80163a4:	4630      	mov	r0, r6
 80163a6:	f7ff ff88 	bl	80162ba <__multadd>
 80163aa:	e7eb      	b.n	8016384 <__s2b+0x54>

080163ac <__hi0bits>:
 80163ac:	0c02      	lsrs	r2, r0, #16
 80163ae:	0412      	lsls	r2, r2, #16
 80163b0:	4603      	mov	r3, r0
 80163b2:	b9b2      	cbnz	r2, 80163e2 <__hi0bits+0x36>
 80163b4:	0403      	lsls	r3, r0, #16
 80163b6:	2010      	movs	r0, #16
 80163b8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80163bc:	bf04      	itt	eq
 80163be:	021b      	lsleq	r3, r3, #8
 80163c0:	3008      	addeq	r0, #8
 80163c2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80163c6:	bf04      	itt	eq
 80163c8:	011b      	lsleq	r3, r3, #4
 80163ca:	3004      	addeq	r0, #4
 80163cc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80163d0:	bf04      	itt	eq
 80163d2:	009b      	lsleq	r3, r3, #2
 80163d4:	3002      	addeq	r0, #2
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	db06      	blt.n	80163e8 <__hi0bits+0x3c>
 80163da:	005b      	lsls	r3, r3, #1
 80163dc:	d503      	bpl.n	80163e6 <__hi0bits+0x3a>
 80163de:	3001      	adds	r0, #1
 80163e0:	4770      	bx	lr
 80163e2:	2000      	movs	r0, #0
 80163e4:	e7e8      	b.n	80163b8 <__hi0bits+0xc>
 80163e6:	2020      	movs	r0, #32
 80163e8:	4770      	bx	lr

080163ea <__lo0bits>:
 80163ea:	6803      	ldr	r3, [r0, #0]
 80163ec:	f013 0207 	ands.w	r2, r3, #7
 80163f0:	4601      	mov	r1, r0
 80163f2:	d00b      	beq.n	801640c <__lo0bits+0x22>
 80163f4:	07da      	lsls	r2, r3, #31
 80163f6:	d423      	bmi.n	8016440 <__lo0bits+0x56>
 80163f8:	0798      	lsls	r0, r3, #30
 80163fa:	bf49      	itett	mi
 80163fc:	085b      	lsrmi	r3, r3, #1
 80163fe:	089b      	lsrpl	r3, r3, #2
 8016400:	2001      	movmi	r0, #1
 8016402:	600b      	strmi	r3, [r1, #0]
 8016404:	bf5c      	itt	pl
 8016406:	600b      	strpl	r3, [r1, #0]
 8016408:	2002      	movpl	r0, #2
 801640a:	4770      	bx	lr
 801640c:	b298      	uxth	r0, r3
 801640e:	b9a8      	cbnz	r0, 801643c <__lo0bits+0x52>
 8016410:	0c1b      	lsrs	r3, r3, #16
 8016412:	2010      	movs	r0, #16
 8016414:	f013 0fff 	tst.w	r3, #255	; 0xff
 8016418:	bf04      	itt	eq
 801641a:	0a1b      	lsreq	r3, r3, #8
 801641c:	3008      	addeq	r0, #8
 801641e:	071a      	lsls	r2, r3, #28
 8016420:	bf04      	itt	eq
 8016422:	091b      	lsreq	r3, r3, #4
 8016424:	3004      	addeq	r0, #4
 8016426:	079a      	lsls	r2, r3, #30
 8016428:	bf04      	itt	eq
 801642a:	089b      	lsreq	r3, r3, #2
 801642c:	3002      	addeq	r0, #2
 801642e:	07da      	lsls	r2, r3, #31
 8016430:	d402      	bmi.n	8016438 <__lo0bits+0x4e>
 8016432:	085b      	lsrs	r3, r3, #1
 8016434:	d006      	beq.n	8016444 <__lo0bits+0x5a>
 8016436:	3001      	adds	r0, #1
 8016438:	600b      	str	r3, [r1, #0]
 801643a:	4770      	bx	lr
 801643c:	4610      	mov	r0, r2
 801643e:	e7e9      	b.n	8016414 <__lo0bits+0x2a>
 8016440:	2000      	movs	r0, #0
 8016442:	4770      	bx	lr
 8016444:	2020      	movs	r0, #32
 8016446:	4770      	bx	lr

08016448 <__i2b>:
 8016448:	b510      	push	{r4, lr}
 801644a:	460c      	mov	r4, r1
 801644c:	2101      	movs	r1, #1
 801644e:	f7ff fee9 	bl	8016224 <_Balloc>
 8016452:	2201      	movs	r2, #1
 8016454:	6144      	str	r4, [r0, #20]
 8016456:	6102      	str	r2, [r0, #16]
 8016458:	bd10      	pop	{r4, pc}

0801645a <__multiply>:
 801645a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801645e:	4614      	mov	r4, r2
 8016460:	690a      	ldr	r2, [r1, #16]
 8016462:	6923      	ldr	r3, [r4, #16]
 8016464:	429a      	cmp	r2, r3
 8016466:	bfb8      	it	lt
 8016468:	460b      	movlt	r3, r1
 801646a:	4688      	mov	r8, r1
 801646c:	bfbc      	itt	lt
 801646e:	46a0      	movlt	r8, r4
 8016470:	461c      	movlt	r4, r3
 8016472:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8016476:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801647a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801647e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8016482:	eb07 0609 	add.w	r6, r7, r9
 8016486:	42b3      	cmp	r3, r6
 8016488:	bfb8      	it	lt
 801648a:	3101      	addlt	r1, #1
 801648c:	f7ff feca 	bl	8016224 <_Balloc>
 8016490:	f100 0514 	add.w	r5, r0, #20
 8016494:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8016498:	462b      	mov	r3, r5
 801649a:	2200      	movs	r2, #0
 801649c:	4573      	cmp	r3, lr
 801649e:	d316      	bcc.n	80164ce <__multiply+0x74>
 80164a0:	f104 0214 	add.w	r2, r4, #20
 80164a4:	f108 0114 	add.w	r1, r8, #20
 80164a8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80164ac:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80164b0:	9300      	str	r3, [sp, #0]
 80164b2:	9b00      	ldr	r3, [sp, #0]
 80164b4:	9201      	str	r2, [sp, #4]
 80164b6:	4293      	cmp	r3, r2
 80164b8:	d80c      	bhi.n	80164d4 <__multiply+0x7a>
 80164ba:	2e00      	cmp	r6, #0
 80164bc:	dd03      	ble.n	80164c6 <__multiply+0x6c>
 80164be:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80164c2:	2b00      	cmp	r3, #0
 80164c4:	d05d      	beq.n	8016582 <__multiply+0x128>
 80164c6:	6106      	str	r6, [r0, #16]
 80164c8:	b003      	add	sp, #12
 80164ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80164ce:	f843 2b04 	str.w	r2, [r3], #4
 80164d2:	e7e3      	b.n	801649c <__multiply+0x42>
 80164d4:	f8b2 b000 	ldrh.w	fp, [r2]
 80164d8:	f1bb 0f00 	cmp.w	fp, #0
 80164dc:	d023      	beq.n	8016526 <__multiply+0xcc>
 80164de:	4689      	mov	r9, r1
 80164e0:	46ac      	mov	ip, r5
 80164e2:	f04f 0800 	mov.w	r8, #0
 80164e6:	f859 4b04 	ldr.w	r4, [r9], #4
 80164ea:	f8dc a000 	ldr.w	sl, [ip]
 80164ee:	b2a3      	uxth	r3, r4
 80164f0:	fa1f fa8a 	uxth.w	sl, sl
 80164f4:	fb0b a303 	mla	r3, fp, r3, sl
 80164f8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80164fc:	f8dc 4000 	ldr.w	r4, [ip]
 8016500:	4443      	add	r3, r8
 8016502:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016506:	fb0b 840a 	mla	r4, fp, sl, r8
 801650a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801650e:	46e2      	mov	sl, ip
 8016510:	b29b      	uxth	r3, r3
 8016512:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016516:	454f      	cmp	r7, r9
 8016518:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801651c:	f84a 3b04 	str.w	r3, [sl], #4
 8016520:	d82b      	bhi.n	801657a <__multiply+0x120>
 8016522:	f8cc 8004 	str.w	r8, [ip, #4]
 8016526:	9b01      	ldr	r3, [sp, #4]
 8016528:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801652c:	3204      	adds	r2, #4
 801652e:	f1ba 0f00 	cmp.w	sl, #0
 8016532:	d020      	beq.n	8016576 <__multiply+0x11c>
 8016534:	682b      	ldr	r3, [r5, #0]
 8016536:	4689      	mov	r9, r1
 8016538:	46a8      	mov	r8, r5
 801653a:	f04f 0b00 	mov.w	fp, #0
 801653e:	f8b9 c000 	ldrh.w	ip, [r9]
 8016542:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8016546:	fb0a 440c 	mla	r4, sl, ip, r4
 801654a:	445c      	add	r4, fp
 801654c:	46c4      	mov	ip, r8
 801654e:	b29b      	uxth	r3, r3
 8016550:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016554:	f84c 3b04 	str.w	r3, [ip], #4
 8016558:	f859 3b04 	ldr.w	r3, [r9], #4
 801655c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8016560:	0c1b      	lsrs	r3, r3, #16
 8016562:	fb0a b303 	mla	r3, sl, r3, fp
 8016566:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801656a:	454f      	cmp	r7, r9
 801656c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8016570:	d805      	bhi.n	801657e <__multiply+0x124>
 8016572:	f8c8 3004 	str.w	r3, [r8, #4]
 8016576:	3504      	adds	r5, #4
 8016578:	e79b      	b.n	80164b2 <__multiply+0x58>
 801657a:	46d4      	mov	ip, sl
 801657c:	e7b3      	b.n	80164e6 <__multiply+0x8c>
 801657e:	46e0      	mov	r8, ip
 8016580:	e7dd      	b.n	801653e <__multiply+0xe4>
 8016582:	3e01      	subs	r6, #1
 8016584:	e799      	b.n	80164ba <__multiply+0x60>
	...

08016588 <__pow5mult>:
 8016588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801658c:	4615      	mov	r5, r2
 801658e:	f012 0203 	ands.w	r2, r2, #3
 8016592:	4606      	mov	r6, r0
 8016594:	460f      	mov	r7, r1
 8016596:	d007      	beq.n	80165a8 <__pow5mult+0x20>
 8016598:	3a01      	subs	r2, #1
 801659a:	4c21      	ldr	r4, [pc, #132]	; (8016620 <__pow5mult+0x98>)
 801659c:	2300      	movs	r3, #0
 801659e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80165a2:	f7ff fe8a 	bl	80162ba <__multadd>
 80165a6:	4607      	mov	r7, r0
 80165a8:	10ad      	asrs	r5, r5, #2
 80165aa:	d035      	beq.n	8016618 <__pow5mult+0x90>
 80165ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80165ae:	b93c      	cbnz	r4, 80165c0 <__pow5mult+0x38>
 80165b0:	2010      	movs	r0, #16
 80165b2:	f7ff fe1d 	bl	80161f0 <malloc>
 80165b6:	6270      	str	r0, [r6, #36]	; 0x24
 80165b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80165bc:	6004      	str	r4, [r0, #0]
 80165be:	60c4      	str	r4, [r0, #12]
 80165c0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80165c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80165c8:	b94c      	cbnz	r4, 80165de <__pow5mult+0x56>
 80165ca:	f240 2171 	movw	r1, #625	; 0x271
 80165ce:	4630      	mov	r0, r6
 80165d0:	f7ff ff3a 	bl	8016448 <__i2b>
 80165d4:	2300      	movs	r3, #0
 80165d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80165da:	4604      	mov	r4, r0
 80165dc:	6003      	str	r3, [r0, #0]
 80165de:	f04f 0800 	mov.w	r8, #0
 80165e2:	07eb      	lsls	r3, r5, #31
 80165e4:	d50a      	bpl.n	80165fc <__pow5mult+0x74>
 80165e6:	4639      	mov	r1, r7
 80165e8:	4622      	mov	r2, r4
 80165ea:	4630      	mov	r0, r6
 80165ec:	f7ff ff35 	bl	801645a <__multiply>
 80165f0:	4639      	mov	r1, r7
 80165f2:	4681      	mov	r9, r0
 80165f4:	4630      	mov	r0, r6
 80165f6:	f7ff fe49 	bl	801628c <_Bfree>
 80165fa:	464f      	mov	r7, r9
 80165fc:	106d      	asrs	r5, r5, #1
 80165fe:	d00b      	beq.n	8016618 <__pow5mult+0x90>
 8016600:	6820      	ldr	r0, [r4, #0]
 8016602:	b938      	cbnz	r0, 8016614 <__pow5mult+0x8c>
 8016604:	4622      	mov	r2, r4
 8016606:	4621      	mov	r1, r4
 8016608:	4630      	mov	r0, r6
 801660a:	f7ff ff26 	bl	801645a <__multiply>
 801660e:	6020      	str	r0, [r4, #0]
 8016610:	f8c0 8000 	str.w	r8, [r0]
 8016614:	4604      	mov	r4, r0
 8016616:	e7e4      	b.n	80165e2 <__pow5mult+0x5a>
 8016618:	4638      	mov	r0, r7
 801661a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801661e:	bf00      	nop
 8016620:	080180f8 	.word	0x080180f8

08016624 <__lshift>:
 8016624:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016628:	460c      	mov	r4, r1
 801662a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801662e:	6923      	ldr	r3, [r4, #16]
 8016630:	6849      	ldr	r1, [r1, #4]
 8016632:	eb0a 0903 	add.w	r9, sl, r3
 8016636:	68a3      	ldr	r3, [r4, #8]
 8016638:	4607      	mov	r7, r0
 801663a:	4616      	mov	r6, r2
 801663c:	f109 0501 	add.w	r5, r9, #1
 8016640:	42ab      	cmp	r3, r5
 8016642:	db32      	blt.n	80166aa <__lshift+0x86>
 8016644:	4638      	mov	r0, r7
 8016646:	f7ff fded 	bl	8016224 <_Balloc>
 801664a:	2300      	movs	r3, #0
 801664c:	4680      	mov	r8, r0
 801664e:	f100 0114 	add.w	r1, r0, #20
 8016652:	461a      	mov	r2, r3
 8016654:	4553      	cmp	r3, sl
 8016656:	db2b      	blt.n	80166b0 <__lshift+0x8c>
 8016658:	6920      	ldr	r0, [r4, #16]
 801665a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801665e:	f104 0314 	add.w	r3, r4, #20
 8016662:	f016 021f 	ands.w	r2, r6, #31
 8016666:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801666a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801666e:	d025      	beq.n	80166bc <__lshift+0x98>
 8016670:	f1c2 0e20 	rsb	lr, r2, #32
 8016674:	2000      	movs	r0, #0
 8016676:	681e      	ldr	r6, [r3, #0]
 8016678:	468a      	mov	sl, r1
 801667a:	4096      	lsls	r6, r2
 801667c:	4330      	orrs	r0, r6
 801667e:	f84a 0b04 	str.w	r0, [sl], #4
 8016682:	f853 0b04 	ldr.w	r0, [r3], #4
 8016686:	459c      	cmp	ip, r3
 8016688:	fa20 f00e 	lsr.w	r0, r0, lr
 801668c:	d814      	bhi.n	80166b8 <__lshift+0x94>
 801668e:	6048      	str	r0, [r1, #4]
 8016690:	b108      	cbz	r0, 8016696 <__lshift+0x72>
 8016692:	f109 0502 	add.w	r5, r9, #2
 8016696:	3d01      	subs	r5, #1
 8016698:	4638      	mov	r0, r7
 801669a:	f8c8 5010 	str.w	r5, [r8, #16]
 801669e:	4621      	mov	r1, r4
 80166a0:	f7ff fdf4 	bl	801628c <_Bfree>
 80166a4:	4640      	mov	r0, r8
 80166a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80166aa:	3101      	adds	r1, #1
 80166ac:	005b      	lsls	r3, r3, #1
 80166ae:	e7c7      	b.n	8016640 <__lshift+0x1c>
 80166b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80166b4:	3301      	adds	r3, #1
 80166b6:	e7cd      	b.n	8016654 <__lshift+0x30>
 80166b8:	4651      	mov	r1, sl
 80166ba:	e7dc      	b.n	8016676 <__lshift+0x52>
 80166bc:	3904      	subs	r1, #4
 80166be:	f853 2b04 	ldr.w	r2, [r3], #4
 80166c2:	f841 2f04 	str.w	r2, [r1, #4]!
 80166c6:	459c      	cmp	ip, r3
 80166c8:	d8f9      	bhi.n	80166be <__lshift+0x9a>
 80166ca:	e7e4      	b.n	8016696 <__lshift+0x72>

080166cc <__mcmp>:
 80166cc:	6903      	ldr	r3, [r0, #16]
 80166ce:	690a      	ldr	r2, [r1, #16]
 80166d0:	1a9b      	subs	r3, r3, r2
 80166d2:	b530      	push	{r4, r5, lr}
 80166d4:	d10c      	bne.n	80166f0 <__mcmp+0x24>
 80166d6:	0092      	lsls	r2, r2, #2
 80166d8:	3014      	adds	r0, #20
 80166da:	3114      	adds	r1, #20
 80166dc:	1884      	adds	r4, r0, r2
 80166de:	4411      	add	r1, r2
 80166e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80166e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80166e8:	4295      	cmp	r5, r2
 80166ea:	d003      	beq.n	80166f4 <__mcmp+0x28>
 80166ec:	d305      	bcc.n	80166fa <__mcmp+0x2e>
 80166ee:	2301      	movs	r3, #1
 80166f0:	4618      	mov	r0, r3
 80166f2:	bd30      	pop	{r4, r5, pc}
 80166f4:	42a0      	cmp	r0, r4
 80166f6:	d3f3      	bcc.n	80166e0 <__mcmp+0x14>
 80166f8:	e7fa      	b.n	80166f0 <__mcmp+0x24>
 80166fa:	f04f 33ff 	mov.w	r3, #4294967295
 80166fe:	e7f7      	b.n	80166f0 <__mcmp+0x24>

08016700 <__mdiff>:
 8016700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016704:	460d      	mov	r5, r1
 8016706:	4607      	mov	r7, r0
 8016708:	4611      	mov	r1, r2
 801670a:	4628      	mov	r0, r5
 801670c:	4614      	mov	r4, r2
 801670e:	f7ff ffdd 	bl	80166cc <__mcmp>
 8016712:	1e06      	subs	r6, r0, #0
 8016714:	d108      	bne.n	8016728 <__mdiff+0x28>
 8016716:	4631      	mov	r1, r6
 8016718:	4638      	mov	r0, r7
 801671a:	f7ff fd83 	bl	8016224 <_Balloc>
 801671e:	2301      	movs	r3, #1
 8016720:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8016724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016728:	bfa4      	itt	ge
 801672a:	4623      	movge	r3, r4
 801672c:	462c      	movge	r4, r5
 801672e:	4638      	mov	r0, r7
 8016730:	6861      	ldr	r1, [r4, #4]
 8016732:	bfa6      	itte	ge
 8016734:	461d      	movge	r5, r3
 8016736:	2600      	movge	r6, #0
 8016738:	2601      	movlt	r6, #1
 801673a:	f7ff fd73 	bl	8016224 <_Balloc>
 801673e:	692b      	ldr	r3, [r5, #16]
 8016740:	60c6      	str	r6, [r0, #12]
 8016742:	6926      	ldr	r6, [r4, #16]
 8016744:	f105 0914 	add.w	r9, r5, #20
 8016748:	f104 0214 	add.w	r2, r4, #20
 801674c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8016750:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8016754:	f100 0514 	add.w	r5, r0, #20
 8016758:	f04f 0e00 	mov.w	lr, #0
 801675c:	f852 ab04 	ldr.w	sl, [r2], #4
 8016760:	f859 4b04 	ldr.w	r4, [r9], #4
 8016764:	fa1e f18a 	uxtah	r1, lr, sl
 8016768:	b2a3      	uxth	r3, r4
 801676a:	1ac9      	subs	r1, r1, r3
 801676c:	0c23      	lsrs	r3, r4, #16
 801676e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8016772:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8016776:	b289      	uxth	r1, r1
 8016778:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801677c:	45c8      	cmp	r8, r9
 801677e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8016782:	4694      	mov	ip, r2
 8016784:	f845 3b04 	str.w	r3, [r5], #4
 8016788:	d8e8      	bhi.n	801675c <__mdiff+0x5c>
 801678a:	45bc      	cmp	ip, r7
 801678c:	d304      	bcc.n	8016798 <__mdiff+0x98>
 801678e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8016792:	b183      	cbz	r3, 80167b6 <__mdiff+0xb6>
 8016794:	6106      	str	r6, [r0, #16]
 8016796:	e7c5      	b.n	8016724 <__mdiff+0x24>
 8016798:	f85c 1b04 	ldr.w	r1, [ip], #4
 801679c:	fa1e f381 	uxtah	r3, lr, r1
 80167a0:	141a      	asrs	r2, r3, #16
 80167a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80167a6:	b29b      	uxth	r3, r3
 80167a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80167ac:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80167b0:	f845 3b04 	str.w	r3, [r5], #4
 80167b4:	e7e9      	b.n	801678a <__mdiff+0x8a>
 80167b6:	3e01      	subs	r6, #1
 80167b8:	e7e9      	b.n	801678e <__mdiff+0x8e>
	...

080167bc <__ulp>:
 80167bc:	4b12      	ldr	r3, [pc, #72]	; (8016808 <__ulp+0x4c>)
 80167be:	ee10 2a90 	vmov	r2, s1
 80167c2:	401a      	ands	r2, r3
 80167c4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	dd04      	ble.n	80167d6 <__ulp+0x1a>
 80167cc:	2000      	movs	r0, #0
 80167ce:	4619      	mov	r1, r3
 80167d0:	ec41 0b10 	vmov	d0, r0, r1
 80167d4:	4770      	bx	lr
 80167d6:	425b      	negs	r3, r3
 80167d8:	151b      	asrs	r3, r3, #20
 80167da:	2b13      	cmp	r3, #19
 80167dc:	f04f 0000 	mov.w	r0, #0
 80167e0:	f04f 0100 	mov.w	r1, #0
 80167e4:	dc04      	bgt.n	80167f0 <__ulp+0x34>
 80167e6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80167ea:	fa42 f103 	asr.w	r1, r2, r3
 80167ee:	e7ef      	b.n	80167d0 <__ulp+0x14>
 80167f0:	3b14      	subs	r3, #20
 80167f2:	2b1e      	cmp	r3, #30
 80167f4:	f04f 0201 	mov.w	r2, #1
 80167f8:	bfda      	itte	le
 80167fa:	f1c3 031f 	rsble	r3, r3, #31
 80167fe:	fa02 f303 	lslle.w	r3, r2, r3
 8016802:	4613      	movgt	r3, r2
 8016804:	4618      	mov	r0, r3
 8016806:	e7e3      	b.n	80167d0 <__ulp+0x14>
 8016808:	7ff00000 	.word	0x7ff00000

0801680c <__b2d>:
 801680c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801680e:	6905      	ldr	r5, [r0, #16]
 8016810:	f100 0714 	add.w	r7, r0, #20
 8016814:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8016818:	1f2e      	subs	r6, r5, #4
 801681a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801681e:	4620      	mov	r0, r4
 8016820:	f7ff fdc4 	bl	80163ac <__hi0bits>
 8016824:	f1c0 0320 	rsb	r3, r0, #32
 8016828:	280a      	cmp	r0, #10
 801682a:	600b      	str	r3, [r1, #0]
 801682c:	f8df c074 	ldr.w	ip, [pc, #116]	; 80168a4 <__b2d+0x98>
 8016830:	dc14      	bgt.n	801685c <__b2d+0x50>
 8016832:	f1c0 0e0b 	rsb	lr, r0, #11
 8016836:	fa24 f10e 	lsr.w	r1, r4, lr
 801683a:	42b7      	cmp	r7, r6
 801683c:	ea41 030c 	orr.w	r3, r1, ip
 8016840:	bf34      	ite	cc
 8016842:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016846:	2100      	movcs	r1, #0
 8016848:	3015      	adds	r0, #21
 801684a:	fa04 f000 	lsl.w	r0, r4, r0
 801684e:	fa21 f10e 	lsr.w	r1, r1, lr
 8016852:	ea40 0201 	orr.w	r2, r0, r1
 8016856:	ec43 2b10 	vmov	d0, r2, r3
 801685a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801685c:	42b7      	cmp	r7, r6
 801685e:	bf3a      	itte	cc
 8016860:	f1a5 0608 	subcc.w	r6, r5, #8
 8016864:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016868:	2100      	movcs	r1, #0
 801686a:	380b      	subs	r0, #11
 801686c:	d015      	beq.n	801689a <__b2d+0x8e>
 801686e:	4084      	lsls	r4, r0
 8016870:	f1c0 0520 	rsb	r5, r0, #32
 8016874:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8016878:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 801687c:	42be      	cmp	r6, r7
 801687e:	fa21 fc05 	lsr.w	ip, r1, r5
 8016882:	ea44 030c 	orr.w	r3, r4, ip
 8016886:	bf8c      	ite	hi
 8016888:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801688c:	2400      	movls	r4, #0
 801688e:	fa01 f000 	lsl.w	r0, r1, r0
 8016892:	40ec      	lsrs	r4, r5
 8016894:	ea40 0204 	orr.w	r2, r0, r4
 8016898:	e7dd      	b.n	8016856 <__b2d+0x4a>
 801689a:	ea44 030c 	orr.w	r3, r4, ip
 801689e:	460a      	mov	r2, r1
 80168a0:	e7d9      	b.n	8016856 <__b2d+0x4a>
 80168a2:	bf00      	nop
 80168a4:	3ff00000 	.word	0x3ff00000

080168a8 <__d2b>:
 80168a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80168ac:	460e      	mov	r6, r1
 80168ae:	2101      	movs	r1, #1
 80168b0:	ec59 8b10 	vmov	r8, r9, d0
 80168b4:	4615      	mov	r5, r2
 80168b6:	f7ff fcb5 	bl	8016224 <_Balloc>
 80168ba:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80168be:	4607      	mov	r7, r0
 80168c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80168c4:	bb34      	cbnz	r4, 8016914 <__d2b+0x6c>
 80168c6:	9301      	str	r3, [sp, #4]
 80168c8:	f1b8 0300 	subs.w	r3, r8, #0
 80168cc:	d027      	beq.n	801691e <__d2b+0x76>
 80168ce:	a802      	add	r0, sp, #8
 80168d0:	f840 3d08 	str.w	r3, [r0, #-8]!
 80168d4:	f7ff fd89 	bl	80163ea <__lo0bits>
 80168d8:	9900      	ldr	r1, [sp, #0]
 80168da:	b1f0      	cbz	r0, 801691a <__d2b+0x72>
 80168dc:	9a01      	ldr	r2, [sp, #4]
 80168de:	f1c0 0320 	rsb	r3, r0, #32
 80168e2:	fa02 f303 	lsl.w	r3, r2, r3
 80168e6:	430b      	orrs	r3, r1
 80168e8:	40c2      	lsrs	r2, r0
 80168ea:	617b      	str	r3, [r7, #20]
 80168ec:	9201      	str	r2, [sp, #4]
 80168ee:	9b01      	ldr	r3, [sp, #4]
 80168f0:	61bb      	str	r3, [r7, #24]
 80168f2:	2b00      	cmp	r3, #0
 80168f4:	bf14      	ite	ne
 80168f6:	2102      	movne	r1, #2
 80168f8:	2101      	moveq	r1, #1
 80168fa:	6139      	str	r1, [r7, #16]
 80168fc:	b1c4      	cbz	r4, 8016930 <__d2b+0x88>
 80168fe:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8016902:	4404      	add	r4, r0
 8016904:	6034      	str	r4, [r6, #0]
 8016906:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801690a:	6028      	str	r0, [r5, #0]
 801690c:	4638      	mov	r0, r7
 801690e:	b003      	add	sp, #12
 8016910:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016914:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016918:	e7d5      	b.n	80168c6 <__d2b+0x1e>
 801691a:	6179      	str	r1, [r7, #20]
 801691c:	e7e7      	b.n	80168ee <__d2b+0x46>
 801691e:	a801      	add	r0, sp, #4
 8016920:	f7ff fd63 	bl	80163ea <__lo0bits>
 8016924:	9b01      	ldr	r3, [sp, #4]
 8016926:	617b      	str	r3, [r7, #20]
 8016928:	2101      	movs	r1, #1
 801692a:	6139      	str	r1, [r7, #16]
 801692c:	3020      	adds	r0, #32
 801692e:	e7e5      	b.n	80168fc <__d2b+0x54>
 8016930:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8016934:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016938:	6030      	str	r0, [r6, #0]
 801693a:	6918      	ldr	r0, [r3, #16]
 801693c:	f7ff fd36 	bl	80163ac <__hi0bits>
 8016940:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8016944:	e7e1      	b.n	801690a <__d2b+0x62>

08016946 <__ratio>:
 8016946:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801694a:	4688      	mov	r8, r1
 801694c:	4669      	mov	r1, sp
 801694e:	4681      	mov	r9, r0
 8016950:	f7ff ff5c 	bl	801680c <__b2d>
 8016954:	a901      	add	r1, sp, #4
 8016956:	4640      	mov	r0, r8
 8016958:	ec57 6b10 	vmov	r6, r7, d0
 801695c:	f7ff ff56 	bl	801680c <__b2d>
 8016960:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016964:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016968:	eba3 0c02 	sub.w	ip, r3, r2
 801696c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016970:	1a9b      	subs	r3, r3, r2
 8016972:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8016976:	ec5b ab10 	vmov	sl, fp, d0
 801697a:	2b00      	cmp	r3, #0
 801697c:	bfce      	itee	gt
 801697e:	463a      	movgt	r2, r7
 8016980:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016984:	465a      	movle	r2, fp
 8016986:	4659      	mov	r1, fp
 8016988:	463d      	mov	r5, r7
 801698a:	bfd4      	ite	le
 801698c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8016990:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8016994:	4630      	mov	r0, r6
 8016996:	ee10 2a10 	vmov	r2, s0
 801699a:	460b      	mov	r3, r1
 801699c:	4629      	mov	r1, r5
 801699e:	f7e9 ff6d 	bl	800087c <__aeabi_ddiv>
 80169a2:	ec41 0b10 	vmov	d0, r0, r1
 80169a6:	b003      	add	sp, #12
 80169a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080169ac <__copybits>:
 80169ac:	3901      	subs	r1, #1
 80169ae:	b510      	push	{r4, lr}
 80169b0:	1149      	asrs	r1, r1, #5
 80169b2:	6914      	ldr	r4, [r2, #16]
 80169b4:	3101      	adds	r1, #1
 80169b6:	f102 0314 	add.w	r3, r2, #20
 80169ba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80169be:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80169c2:	42a3      	cmp	r3, r4
 80169c4:	4602      	mov	r2, r0
 80169c6:	d303      	bcc.n	80169d0 <__copybits+0x24>
 80169c8:	2300      	movs	r3, #0
 80169ca:	428a      	cmp	r2, r1
 80169cc:	d305      	bcc.n	80169da <__copybits+0x2e>
 80169ce:	bd10      	pop	{r4, pc}
 80169d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80169d4:	f840 2b04 	str.w	r2, [r0], #4
 80169d8:	e7f3      	b.n	80169c2 <__copybits+0x16>
 80169da:	f842 3b04 	str.w	r3, [r2], #4
 80169de:	e7f4      	b.n	80169ca <__copybits+0x1e>

080169e0 <__any_on>:
 80169e0:	f100 0214 	add.w	r2, r0, #20
 80169e4:	6900      	ldr	r0, [r0, #16]
 80169e6:	114b      	asrs	r3, r1, #5
 80169e8:	4298      	cmp	r0, r3
 80169ea:	b510      	push	{r4, lr}
 80169ec:	db11      	blt.n	8016a12 <__any_on+0x32>
 80169ee:	dd0a      	ble.n	8016a06 <__any_on+0x26>
 80169f0:	f011 011f 	ands.w	r1, r1, #31
 80169f4:	d007      	beq.n	8016a06 <__any_on+0x26>
 80169f6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80169fa:	fa24 f001 	lsr.w	r0, r4, r1
 80169fe:	fa00 f101 	lsl.w	r1, r0, r1
 8016a02:	428c      	cmp	r4, r1
 8016a04:	d10b      	bne.n	8016a1e <__any_on+0x3e>
 8016a06:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016a0a:	4293      	cmp	r3, r2
 8016a0c:	d803      	bhi.n	8016a16 <__any_on+0x36>
 8016a0e:	2000      	movs	r0, #0
 8016a10:	bd10      	pop	{r4, pc}
 8016a12:	4603      	mov	r3, r0
 8016a14:	e7f7      	b.n	8016a06 <__any_on+0x26>
 8016a16:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016a1a:	2900      	cmp	r1, #0
 8016a1c:	d0f5      	beq.n	8016a0a <__any_on+0x2a>
 8016a1e:	2001      	movs	r0, #1
 8016a20:	e7f6      	b.n	8016a10 <__any_on+0x30>

08016a22 <_calloc_r>:
 8016a22:	b538      	push	{r3, r4, r5, lr}
 8016a24:	fb02 f401 	mul.w	r4, r2, r1
 8016a28:	4621      	mov	r1, r4
 8016a2a:	f000 f857 	bl	8016adc <_malloc_r>
 8016a2e:	4605      	mov	r5, r0
 8016a30:	b118      	cbz	r0, 8016a3a <_calloc_r+0x18>
 8016a32:	4622      	mov	r2, r4
 8016a34:	2100      	movs	r1, #0
 8016a36:	f7fc fcaa 	bl	801338e <memset>
 8016a3a:	4628      	mov	r0, r5
 8016a3c:	bd38      	pop	{r3, r4, r5, pc}
	...

08016a40 <_free_r>:
 8016a40:	b538      	push	{r3, r4, r5, lr}
 8016a42:	4605      	mov	r5, r0
 8016a44:	2900      	cmp	r1, #0
 8016a46:	d045      	beq.n	8016ad4 <_free_r+0x94>
 8016a48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016a4c:	1f0c      	subs	r4, r1, #4
 8016a4e:	2b00      	cmp	r3, #0
 8016a50:	bfb8      	it	lt
 8016a52:	18e4      	addlt	r4, r4, r3
 8016a54:	f000 fe30 	bl	80176b8 <__malloc_lock>
 8016a58:	4a1f      	ldr	r2, [pc, #124]	; (8016ad8 <_free_r+0x98>)
 8016a5a:	6813      	ldr	r3, [r2, #0]
 8016a5c:	4610      	mov	r0, r2
 8016a5e:	b933      	cbnz	r3, 8016a6e <_free_r+0x2e>
 8016a60:	6063      	str	r3, [r4, #4]
 8016a62:	6014      	str	r4, [r2, #0]
 8016a64:	4628      	mov	r0, r5
 8016a66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016a6a:	f000 be26 	b.w	80176ba <__malloc_unlock>
 8016a6e:	42a3      	cmp	r3, r4
 8016a70:	d90c      	bls.n	8016a8c <_free_r+0x4c>
 8016a72:	6821      	ldr	r1, [r4, #0]
 8016a74:	1862      	adds	r2, r4, r1
 8016a76:	4293      	cmp	r3, r2
 8016a78:	bf04      	itt	eq
 8016a7a:	681a      	ldreq	r2, [r3, #0]
 8016a7c:	685b      	ldreq	r3, [r3, #4]
 8016a7e:	6063      	str	r3, [r4, #4]
 8016a80:	bf04      	itt	eq
 8016a82:	1852      	addeq	r2, r2, r1
 8016a84:	6022      	streq	r2, [r4, #0]
 8016a86:	6004      	str	r4, [r0, #0]
 8016a88:	e7ec      	b.n	8016a64 <_free_r+0x24>
 8016a8a:	4613      	mov	r3, r2
 8016a8c:	685a      	ldr	r2, [r3, #4]
 8016a8e:	b10a      	cbz	r2, 8016a94 <_free_r+0x54>
 8016a90:	42a2      	cmp	r2, r4
 8016a92:	d9fa      	bls.n	8016a8a <_free_r+0x4a>
 8016a94:	6819      	ldr	r1, [r3, #0]
 8016a96:	1858      	adds	r0, r3, r1
 8016a98:	42a0      	cmp	r0, r4
 8016a9a:	d10b      	bne.n	8016ab4 <_free_r+0x74>
 8016a9c:	6820      	ldr	r0, [r4, #0]
 8016a9e:	4401      	add	r1, r0
 8016aa0:	1858      	adds	r0, r3, r1
 8016aa2:	4282      	cmp	r2, r0
 8016aa4:	6019      	str	r1, [r3, #0]
 8016aa6:	d1dd      	bne.n	8016a64 <_free_r+0x24>
 8016aa8:	6810      	ldr	r0, [r2, #0]
 8016aaa:	6852      	ldr	r2, [r2, #4]
 8016aac:	605a      	str	r2, [r3, #4]
 8016aae:	4401      	add	r1, r0
 8016ab0:	6019      	str	r1, [r3, #0]
 8016ab2:	e7d7      	b.n	8016a64 <_free_r+0x24>
 8016ab4:	d902      	bls.n	8016abc <_free_r+0x7c>
 8016ab6:	230c      	movs	r3, #12
 8016ab8:	602b      	str	r3, [r5, #0]
 8016aba:	e7d3      	b.n	8016a64 <_free_r+0x24>
 8016abc:	6820      	ldr	r0, [r4, #0]
 8016abe:	1821      	adds	r1, r4, r0
 8016ac0:	428a      	cmp	r2, r1
 8016ac2:	bf04      	itt	eq
 8016ac4:	6811      	ldreq	r1, [r2, #0]
 8016ac6:	6852      	ldreq	r2, [r2, #4]
 8016ac8:	6062      	str	r2, [r4, #4]
 8016aca:	bf04      	itt	eq
 8016acc:	1809      	addeq	r1, r1, r0
 8016ace:	6021      	streq	r1, [r4, #0]
 8016ad0:	605c      	str	r4, [r3, #4]
 8016ad2:	e7c7      	b.n	8016a64 <_free_r+0x24>
 8016ad4:	bd38      	pop	{r3, r4, r5, pc}
 8016ad6:	bf00      	nop
 8016ad8:	2003940c 	.word	0x2003940c

08016adc <_malloc_r>:
 8016adc:	b570      	push	{r4, r5, r6, lr}
 8016ade:	1ccd      	adds	r5, r1, #3
 8016ae0:	f025 0503 	bic.w	r5, r5, #3
 8016ae4:	3508      	adds	r5, #8
 8016ae6:	2d0c      	cmp	r5, #12
 8016ae8:	bf38      	it	cc
 8016aea:	250c      	movcc	r5, #12
 8016aec:	2d00      	cmp	r5, #0
 8016aee:	4606      	mov	r6, r0
 8016af0:	db01      	blt.n	8016af6 <_malloc_r+0x1a>
 8016af2:	42a9      	cmp	r1, r5
 8016af4:	d903      	bls.n	8016afe <_malloc_r+0x22>
 8016af6:	230c      	movs	r3, #12
 8016af8:	6033      	str	r3, [r6, #0]
 8016afa:	2000      	movs	r0, #0
 8016afc:	bd70      	pop	{r4, r5, r6, pc}
 8016afe:	f000 fddb 	bl	80176b8 <__malloc_lock>
 8016b02:	4a21      	ldr	r2, [pc, #132]	; (8016b88 <_malloc_r+0xac>)
 8016b04:	6814      	ldr	r4, [r2, #0]
 8016b06:	4621      	mov	r1, r4
 8016b08:	b991      	cbnz	r1, 8016b30 <_malloc_r+0x54>
 8016b0a:	4c20      	ldr	r4, [pc, #128]	; (8016b8c <_malloc_r+0xb0>)
 8016b0c:	6823      	ldr	r3, [r4, #0]
 8016b0e:	b91b      	cbnz	r3, 8016b18 <_malloc_r+0x3c>
 8016b10:	4630      	mov	r0, r6
 8016b12:	f000 fc91 	bl	8017438 <_sbrk_r>
 8016b16:	6020      	str	r0, [r4, #0]
 8016b18:	4629      	mov	r1, r5
 8016b1a:	4630      	mov	r0, r6
 8016b1c:	f000 fc8c 	bl	8017438 <_sbrk_r>
 8016b20:	1c43      	adds	r3, r0, #1
 8016b22:	d124      	bne.n	8016b6e <_malloc_r+0x92>
 8016b24:	230c      	movs	r3, #12
 8016b26:	6033      	str	r3, [r6, #0]
 8016b28:	4630      	mov	r0, r6
 8016b2a:	f000 fdc6 	bl	80176ba <__malloc_unlock>
 8016b2e:	e7e4      	b.n	8016afa <_malloc_r+0x1e>
 8016b30:	680b      	ldr	r3, [r1, #0]
 8016b32:	1b5b      	subs	r3, r3, r5
 8016b34:	d418      	bmi.n	8016b68 <_malloc_r+0x8c>
 8016b36:	2b0b      	cmp	r3, #11
 8016b38:	d90f      	bls.n	8016b5a <_malloc_r+0x7e>
 8016b3a:	600b      	str	r3, [r1, #0]
 8016b3c:	50cd      	str	r5, [r1, r3]
 8016b3e:	18cc      	adds	r4, r1, r3
 8016b40:	4630      	mov	r0, r6
 8016b42:	f000 fdba 	bl	80176ba <__malloc_unlock>
 8016b46:	f104 000b 	add.w	r0, r4, #11
 8016b4a:	1d23      	adds	r3, r4, #4
 8016b4c:	f020 0007 	bic.w	r0, r0, #7
 8016b50:	1ac3      	subs	r3, r0, r3
 8016b52:	d0d3      	beq.n	8016afc <_malloc_r+0x20>
 8016b54:	425a      	negs	r2, r3
 8016b56:	50e2      	str	r2, [r4, r3]
 8016b58:	e7d0      	b.n	8016afc <_malloc_r+0x20>
 8016b5a:	428c      	cmp	r4, r1
 8016b5c:	684b      	ldr	r3, [r1, #4]
 8016b5e:	bf16      	itet	ne
 8016b60:	6063      	strne	r3, [r4, #4]
 8016b62:	6013      	streq	r3, [r2, #0]
 8016b64:	460c      	movne	r4, r1
 8016b66:	e7eb      	b.n	8016b40 <_malloc_r+0x64>
 8016b68:	460c      	mov	r4, r1
 8016b6a:	6849      	ldr	r1, [r1, #4]
 8016b6c:	e7cc      	b.n	8016b08 <_malloc_r+0x2c>
 8016b6e:	1cc4      	adds	r4, r0, #3
 8016b70:	f024 0403 	bic.w	r4, r4, #3
 8016b74:	42a0      	cmp	r0, r4
 8016b76:	d005      	beq.n	8016b84 <_malloc_r+0xa8>
 8016b78:	1a21      	subs	r1, r4, r0
 8016b7a:	4630      	mov	r0, r6
 8016b7c:	f000 fc5c 	bl	8017438 <_sbrk_r>
 8016b80:	3001      	adds	r0, #1
 8016b82:	d0cf      	beq.n	8016b24 <_malloc_r+0x48>
 8016b84:	6025      	str	r5, [r4, #0]
 8016b86:	e7db      	b.n	8016b40 <_malloc_r+0x64>
 8016b88:	2003940c 	.word	0x2003940c
 8016b8c:	20039410 	.word	0x20039410

08016b90 <__ssputs_r>:
 8016b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016b94:	688e      	ldr	r6, [r1, #8]
 8016b96:	429e      	cmp	r6, r3
 8016b98:	4682      	mov	sl, r0
 8016b9a:	460c      	mov	r4, r1
 8016b9c:	4690      	mov	r8, r2
 8016b9e:	4699      	mov	r9, r3
 8016ba0:	d837      	bhi.n	8016c12 <__ssputs_r+0x82>
 8016ba2:	898a      	ldrh	r2, [r1, #12]
 8016ba4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016ba8:	d031      	beq.n	8016c0e <__ssputs_r+0x7e>
 8016baa:	6825      	ldr	r5, [r4, #0]
 8016bac:	6909      	ldr	r1, [r1, #16]
 8016bae:	1a6f      	subs	r7, r5, r1
 8016bb0:	6965      	ldr	r5, [r4, #20]
 8016bb2:	2302      	movs	r3, #2
 8016bb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016bb8:	fb95 f5f3 	sdiv	r5, r5, r3
 8016bbc:	f109 0301 	add.w	r3, r9, #1
 8016bc0:	443b      	add	r3, r7
 8016bc2:	429d      	cmp	r5, r3
 8016bc4:	bf38      	it	cc
 8016bc6:	461d      	movcc	r5, r3
 8016bc8:	0553      	lsls	r3, r2, #21
 8016bca:	d530      	bpl.n	8016c2e <__ssputs_r+0x9e>
 8016bcc:	4629      	mov	r1, r5
 8016bce:	f7ff ff85 	bl	8016adc <_malloc_r>
 8016bd2:	4606      	mov	r6, r0
 8016bd4:	b950      	cbnz	r0, 8016bec <__ssputs_r+0x5c>
 8016bd6:	230c      	movs	r3, #12
 8016bd8:	f8ca 3000 	str.w	r3, [sl]
 8016bdc:	89a3      	ldrh	r3, [r4, #12]
 8016bde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016be2:	81a3      	strh	r3, [r4, #12]
 8016be4:	f04f 30ff 	mov.w	r0, #4294967295
 8016be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016bec:	463a      	mov	r2, r7
 8016bee:	6921      	ldr	r1, [r4, #16]
 8016bf0:	f7fc fbc2 	bl	8013378 <memcpy>
 8016bf4:	89a3      	ldrh	r3, [r4, #12]
 8016bf6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016bfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016bfe:	81a3      	strh	r3, [r4, #12]
 8016c00:	6126      	str	r6, [r4, #16]
 8016c02:	6165      	str	r5, [r4, #20]
 8016c04:	443e      	add	r6, r7
 8016c06:	1bed      	subs	r5, r5, r7
 8016c08:	6026      	str	r6, [r4, #0]
 8016c0a:	60a5      	str	r5, [r4, #8]
 8016c0c:	464e      	mov	r6, r9
 8016c0e:	454e      	cmp	r6, r9
 8016c10:	d900      	bls.n	8016c14 <__ssputs_r+0x84>
 8016c12:	464e      	mov	r6, r9
 8016c14:	4632      	mov	r2, r6
 8016c16:	4641      	mov	r1, r8
 8016c18:	6820      	ldr	r0, [r4, #0]
 8016c1a:	f000 fd34 	bl	8017686 <memmove>
 8016c1e:	68a3      	ldr	r3, [r4, #8]
 8016c20:	1b9b      	subs	r3, r3, r6
 8016c22:	60a3      	str	r3, [r4, #8]
 8016c24:	6823      	ldr	r3, [r4, #0]
 8016c26:	441e      	add	r6, r3
 8016c28:	6026      	str	r6, [r4, #0]
 8016c2a:	2000      	movs	r0, #0
 8016c2c:	e7dc      	b.n	8016be8 <__ssputs_r+0x58>
 8016c2e:	462a      	mov	r2, r5
 8016c30:	f000 fd44 	bl	80176bc <_realloc_r>
 8016c34:	4606      	mov	r6, r0
 8016c36:	2800      	cmp	r0, #0
 8016c38:	d1e2      	bne.n	8016c00 <__ssputs_r+0x70>
 8016c3a:	6921      	ldr	r1, [r4, #16]
 8016c3c:	4650      	mov	r0, sl
 8016c3e:	f7ff feff 	bl	8016a40 <_free_r>
 8016c42:	e7c8      	b.n	8016bd6 <__ssputs_r+0x46>

08016c44 <_svfiprintf_r>:
 8016c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c48:	461d      	mov	r5, r3
 8016c4a:	898b      	ldrh	r3, [r1, #12]
 8016c4c:	061f      	lsls	r7, r3, #24
 8016c4e:	b09d      	sub	sp, #116	; 0x74
 8016c50:	4680      	mov	r8, r0
 8016c52:	460c      	mov	r4, r1
 8016c54:	4616      	mov	r6, r2
 8016c56:	d50f      	bpl.n	8016c78 <_svfiprintf_r+0x34>
 8016c58:	690b      	ldr	r3, [r1, #16]
 8016c5a:	b96b      	cbnz	r3, 8016c78 <_svfiprintf_r+0x34>
 8016c5c:	2140      	movs	r1, #64	; 0x40
 8016c5e:	f7ff ff3d 	bl	8016adc <_malloc_r>
 8016c62:	6020      	str	r0, [r4, #0]
 8016c64:	6120      	str	r0, [r4, #16]
 8016c66:	b928      	cbnz	r0, 8016c74 <_svfiprintf_r+0x30>
 8016c68:	230c      	movs	r3, #12
 8016c6a:	f8c8 3000 	str.w	r3, [r8]
 8016c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8016c72:	e0c8      	b.n	8016e06 <_svfiprintf_r+0x1c2>
 8016c74:	2340      	movs	r3, #64	; 0x40
 8016c76:	6163      	str	r3, [r4, #20]
 8016c78:	2300      	movs	r3, #0
 8016c7a:	9309      	str	r3, [sp, #36]	; 0x24
 8016c7c:	2320      	movs	r3, #32
 8016c7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016c82:	2330      	movs	r3, #48	; 0x30
 8016c84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016c88:	9503      	str	r5, [sp, #12]
 8016c8a:	f04f 0b01 	mov.w	fp, #1
 8016c8e:	4637      	mov	r7, r6
 8016c90:	463d      	mov	r5, r7
 8016c92:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016c96:	b10b      	cbz	r3, 8016c9c <_svfiprintf_r+0x58>
 8016c98:	2b25      	cmp	r3, #37	; 0x25
 8016c9a:	d13e      	bne.n	8016d1a <_svfiprintf_r+0xd6>
 8016c9c:	ebb7 0a06 	subs.w	sl, r7, r6
 8016ca0:	d00b      	beq.n	8016cba <_svfiprintf_r+0x76>
 8016ca2:	4653      	mov	r3, sl
 8016ca4:	4632      	mov	r2, r6
 8016ca6:	4621      	mov	r1, r4
 8016ca8:	4640      	mov	r0, r8
 8016caa:	f7ff ff71 	bl	8016b90 <__ssputs_r>
 8016cae:	3001      	adds	r0, #1
 8016cb0:	f000 80a4 	beq.w	8016dfc <_svfiprintf_r+0x1b8>
 8016cb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016cb6:	4453      	add	r3, sl
 8016cb8:	9309      	str	r3, [sp, #36]	; 0x24
 8016cba:	783b      	ldrb	r3, [r7, #0]
 8016cbc:	2b00      	cmp	r3, #0
 8016cbe:	f000 809d 	beq.w	8016dfc <_svfiprintf_r+0x1b8>
 8016cc2:	2300      	movs	r3, #0
 8016cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8016cc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016ccc:	9304      	str	r3, [sp, #16]
 8016cce:	9307      	str	r3, [sp, #28]
 8016cd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016cd4:	931a      	str	r3, [sp, #104]	; 0x68
 8016cd6:	462f      	mov	r7, r5
 8016cd8:	2205      	movs	r2, #5
 8016cda:	f817 1b01 	ldrb.w	r1, [r7], #1
 8016cde:	4850      	ldr	r0, [pc, #320]	; (8016e20 <_svfiprintf_r+0x1dc>)
 8016ce0:	f7e9 fa96 	bl	8000210 <memchr>
 8016ce4:	9b04      	ldr	r3, [sp, #16]
 8016ce6:	b9d0      	cbnz	r0, 8016d1e <_svfiprintf_r+0xda>
 8016ce8:	06d9      	lsls	r1, r3, #27
 8016cea:	bf44      	itt	mi
 8016cec:	2220      	movmi	r2, #32
 8016cee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016cf2:	071a      	lsls	r2, r3, #28
 8016cf4:	bf44      	itt	mi
 8016cf6:	222b      	movmi	r2, #43	; 0x2b
 8016cf8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016cfc:	782a      	ldrb	r2, [r5, #0]
 8016cfe:	2a2a      	cmp	r2, #42	; 0x2a
 8016d00:	d015      	beq.n	8016d2e <_svfiprintf_r+0xea>
 8016d02:	9a07      	ldr	r2, [sp, #28]
 8016d04:	462f      	mov	r7, r5
 8016d06:	2000      	movs	r0, #0
 8016d08:	250a      	movs	r5, #10
 8016d0a:	4639      	mov	r1, r7
 8016d0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016d10:	3b30      	subs	r3, #48	; 0x30
 8016d12:	2b09      	cmp	r3, #9
 8016d14:	d94d      	bls.n	8016db2 <_svfiprintf_r+0x16e>
 8016d16:	b1b8      	cbz	r0, 8016d48 <_svfiprintf_r+0x104>
 8016d18:	e00f      	b.n	8016d3a <_svfiprintf_r+0xf6>
 8016d1a:	462f      	mov	r7, r5
 8016d1c:	e7b8      	b.n	8016c90 <_svfiprintf_r+0x4c>
 8016d1e:	4a40      	ldr	r2, [pc, #256]	; (8016e20 <_svfiprintf_r+0x1dc>)
 8016d20:	1a80      	subs	r0, r0, r2
 8016d22:	fa0b f000 	lsl.w	r0, fp, r0
 8016d26:	4318      	orrs	r0, r3
 8016d28:	9004      	str	r0, [sp, #16]
 8016d2a:	463d      	mov	r5, r7
 8016d2c:	e7d3      	b.n	8016cd6 <_svfiprintf_r+0x92>
 8016d2e:	9a03      	ldr	r2, [sp, #12]
 8016d30:	1d11      	adds	r1, r2, #4
 8016d32:	6812      	ldr	r2, [r2, #0]
 8016d34:	9103      	str	r1, [sp, #12]
 8016d36:	2a00      	cmp	r2, #0
 8016d38:	db01      	blt.n	8016d3e <_svfiprintf_r+0xfa>
 8016d3a:	9207      	str	r2, [sp, #28]
 8016d3c:	e004      	b.n	8016d48 <_svfiprintf_r+0x104>
 8016d3e:	4252      	negs	r2, r2
 8016d40:	f043 0302 	orr.w	r3, r3, #2
 8016d44:	9207      	str	r2, [sp, #28]
 8016d46:	9304      	str	r3, [sp, #16]
 8016d48:	783b      	ldrb	r3, [r7, #0]
 8016d4a:	2b2e      	cmp	r3, #46	; 0x2e
 8016d4c:	d10c      	bne.n	8016d68 <_svfiprintf_r+0x124>
 8016d4e:	787b      	ldrb	r3, [r7, #1]
 8016d50:	2b2a      	cmp	r3, #42	; 0x2a
 8016d52:	d133      	bne.n	8016dbc <_svfiprintf_r+0x178>
 8016d54:	9b03      	ldr	r3, [sp, #12]
 8016d56:	1d1a      	adds	r2, r3, #4
 8016d58:	681b      	ldr	r3, [r3, #0]
 8016d5a:	9203      	str	r2, [sp, #12]
 8016d5c:	2b00      	cmp	r3, #0
 8016d5e:	bfb8      	it	lt
 8016d60:	f04f 33ff 	movlt.w	r3, #4294967295
 8016d64:	3702      	adds	r7, #2
 8016d66:	9305      	str	r3, [sp, #20]
 8016d68:	4d2e      	ldr	r5, [pc, #184]	; (8016e24 <_svfiprintf_r+0x1e0>)
 8016d6a:	7839      	ldrb	r1, [r7, #0]
 8016d6c:	2203      	movs	r2, #3
 8016d6e:	4628      	mov	r0, r5
 8016d70:	f7e9 fa4e 	bl	8000210 <memchr>
 8016d74:	b138      	cbz	r0, 8016d86 <_svfiprintf_r+0x142>
 8016d76:	2340      	movs	r3, #64	; 0x40
 8016d78:	1b40      	subs	r0, r0, r5
 8016d7a:	fa03 f000 	lsl.w	r0, r3, r0
 8016d7e:	9b04      	ldr	r3, [sp, #16]
 8016d80:	4303      	orrs	r3, r0
 8016d82:	3701      	adds	r7, #1
 8016d84:	9304      	str	r3, [sp, #16]
 8016d86:	7839      	ldrb	r1, [r7, #0]
 8016d88:	4827      	ldr	r0, [pc, #156]	; (8016e28 <_svfiprintf_r+0x1e4>)
 8016d8a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8016d8e:	2206      	movs	r2, #6
 8016d90:	1c7e      	adds	r6, r7, #1
 8016d92:	f7e9 fa3d 	bl	8000210 <memchr>
 8016d96:	2800      	cmp	r0, #0
 8016d98:	d038      	beq.n	8016e0c <_svfiprintf_r+0x1c8>
 8016d9a:	4b24      	ldr	r3, [pc, #144]	; (8016e2c <_svfiprintf_r+0x1e8>)
 8016d9c:	bb13      	cbnz	r3, 8016de4 <_svfiprintf_r+0x1a0>
 8016d9e:	9b03      	ldr	r3, [sp, #12]
 8016da0:	3307      	adds	r3, #7
 8016da2:	f023 0307 	bic.w	r3, r3, #7
 8016da6:	3308      	adds	r3, #8
 8016da8:	9303      	str	r3, [sp, #12]
 8016daa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016dac:	444b      	add	r3, r9
 8016dae:	9309      	str	r3, [sp, #36]	; 0x24
 8016db0:	e76d      	b.n	8016c8e <_svfiprintf_r+0x4a>
 8016db2:	fb05 3202 	mla	r2, r5, r2, r3
 8016db6:	2001      	movs	r0, #1
 8016db8:	460f      	mov	r7, r1
 8016dba:	e7a6      	b.n	8016d0a <_svfiprintf_r+0xc6>
 8016dbc:	2300      	movs	r3, #0
 8016dbe:	3701      	adds	r7, #1
 8016dc0:	9305      	str	r3, [sp, #20]
 8016dc2:	4619      	mov	r1, r3
 8016dc4:	250a      	movs	r5, #10
 8016dc6:	4638      	mov	r0, r7
 8016dc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016dcc:	3a30      	subs	r2, #48	; 0x30
 8016dce:	2a09      	cmp	r2, #9
 8016dd0:	d903      	bls.n	8016dda <_svfiprintf_r+0x196>
 8016dd2:	2b00      	cmp	r3, #0
 8016dd4:	d0c8      	beq.n	8016d68 <_svfiprintf_r+0x124>
 8016dd6:	9105      	str	r1, [sp, #20]
 8016dd8:	e7c6      	b.n	8016d68 <_svfiprintf_r+0x124>
 8016dda:	fb05 2101 	mla	r1, r5, r1, r2
 8016dde:	2301      	movs	r3, #1
 8016de0:	4607      	mov	r7, r0
 8016de2:	e7f0      	b.n	8016dc6 <_svfiprintf_r+0x182>
 8016de4:	ab03      	add	r3, sp, #12
 8016de6:	9300      	str	r3, [sp, #0]
 8016de8:	4622      	mov	r2, r4
 8016dea:	4b11      	ldr	r3, [pc, #68]	; (8016e30 <_svfiprintf_r+0x1ec>)
 8016dec:	a904      	add	r1, sp, #16
 8016dee:	4640      	mov	r0, r8
 8016df0:	f7fc fb6a 	bl	80134c8 <_printf_float>
 8016df4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016df8:	4681      	mov	r9, r0
 8016dfa:	d1d6      	bne.n	8016daa <_svfiprintf_r+0x166>
 8016dfc:	89a3      	ldrh	r3, [r4, #12]
 8016dfe:	065b      	lsls	r3, r3, #25
 8016e00:	f53f af35 	bmi.w	8016c6e <_svfiprintf_r+0x2a>
 8016e04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016e06:	b01d      	add	sp, #116	; 0x74
 8016e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e0c:	ab03      	add	r3, sp, #12
 8016e0e:	9300      	str	r3, [sp, #0]
 8016e10:	4622      	mov	r2, r4
 8016e12:	4b07      	ldr	r3, [pc, #28]	; (8016e30 <_svfiprintf_r+0x1ec>)
 8016e14:	a904      	add	r1, sp, #16
 8016e16:	4640      	mov	r0, r8
 8016e18:	f7fc fe0c 	bl	8013a34 <_printf_i>
 8016e1c:	e7ea      	b.n	8016df4 <_svfiprintf_r+0x1b0>
 8016e1e:	bf00      	nop
 8016e20:	08018104 	.word	0x08018104
 8016e24:	0801810a 	.word	0x0801810a
 8016e28:	0801810e 	.word	0x0801810e
 8016e2c:	080134c9 	.word	0x080134c9
 8016e30:	08016b91 	.word	0x08016b91

08016e34 <_sungetc_r>:
 8016e34:	b538      	push	{r3, r4, r5, lr}
 8016e36:	1c4b      	adds	r3, r1, #1
 8016e38:	4614      	mov	r4, r2
 8016e3a:	d103      	bne.n	8016e44 <_sungetc_r+0x10>
 8016e3c:	f04f 35ff 	mov.w	r5, #4294967295
 8016e40:	4628      	mov	r0, r5
 8016e42:	bd38      	pop	{r3, r4, r5, pc}
 8016e44:	8993      	ldrh	r3, [r2, #12]
 8016e46:	f023 0320 	bic.w	r3, r3, #32
 8016e4a:	8193      	strh	r3, [r2, #12]
 8016e4c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016e4e:	6852      	ldr	r2, [r2, #4]
 8016e50:	b2cd      	uxtb	r5, r1
 8016e52:	b18b      	cbz	r3, 8016e78 <_sungetc_r+0x44>
 8016e54:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016e56:	4293      	cmp	r3, r2
 8016e58:	dd08      	ble.n	8016e6c <_sungetc_r+0x38>
 8016e5a:	6823      	ldr	r3, [r4, #0]
 8016e5c:	1e5a      	subs	r2, r3, #1
 8016e5e:	6022      	str	r2, [r4, #0]
 8016e60:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016e64:	6863      	ldr	r3, [r4, #4]
 8016e66:	3301      	adds	r3, #1
 8016e68:	6063      	str	r3, [r4, #4]
 8016e6a:	e7e9      	b.n	8016e40 <_sungetc_r+0xc>
 8016e6c:	4621      	mov	r1, r4
 8016e6e:	f000 fbc3 	bl	80175f8 <__submore>
 8016e72:	2800      	cmp	r0, #0
 8016e74:	d0f1      	beq.n	8016e5a <_sungetc_r+0x26>
 8016e76:	e7e1      	b.n	8016e3c <_sungetc_r+0x8>
 8016e78:	6921      	ldr	r1, [r4, #16]
 8016e7a:	6823      	ldr	r3, [r4, #0]
 8016e7c:	b151      	cbz	r1, 8016e94 <_sungetc_r+0x60>
 8016e7e:	4299      	cmp	r1, r3
 8016e80:	d208      	bcs.n	8016e94 <_sungetc_r+0x60>
 8016e82:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8016e86:	42a9      	cmp	r1, r5
 8016e88:	d104      	bne.n	8016e94 <_sungetc_r+0x60>
 8016e8a:	3b01      	subs	r3, #1
 8016e8c:	3201      	adds	r2, #1
 8016e8e:	6023      	str	r3, [r4, #0]
 8016e90:	6062      	str	r2, [r4, #4]
 8016e92:	e7d5      	b.n	8016e40 <_sungetc_r+0xc>
 8016e94:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8016e98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016e9c:	6363      	str	r3, [r4, #52]	; 0x34
 8016e9e:	2303      	movs	r3, #3
 8016ea0:	63a3      	str	r3, [r4, #56]	; 0x38
 8016ea2:	4623      	mov	r3, r4
 8016ea4:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016ea8:	6023      	str	r3, [r4, #0]
 8016eaa:	2301      	movs	r3, #1
 8016eac:	e7dc      	b.n	8016e68 <_sungetc_r+0x34>

08016eae <__ssrefill_r>:
 8016eae:	b510      	push	{r4, lr}
 8016eb0:	460c      	mov	r4, r1
 8016eb2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016eb4:	b169      	cbz	r1, 8016ed2 <__ssrefill_r+0x24>
 8016eb6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016eba:	4299      	cmp	r1, r3
 8016ebc:	d001      	beq.n	8016ec2 <__ssrefill_r+0x14>
 8016ebe:	f7ff fdbf 	bl	8016a40 <_free_r>
 8016ec2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016ec4:	6063      	str	r3, [r4, #4]
 8016ec6:	2000      	movs	r0, #0
 8016ec8:	6360      	str	r0, [r4, #52]	; 0x34
 8016eca:	b113      	cbz	r3, 8016ed2 <__ssrefill_r+0x24>
 8016ecc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8016ece:	6023      	str	r3, [r4, #0]
 8016ed0:	bd10      	pop	{r4, pc}
 8016ed2:	6923      	ldr	r3, [r4, #16]
 8016ed4:	6023      	str	r3, [r4, #0]
 8016ed6:	2300      	movs	r3, #0
 8016ed8:	6063      	str	r3, [r4, #4]
 8016eda:	89a3      	ldrh	r3, [r4, #12]
 8016edc:	f043 0320 	orr.w	r3, r3, #32
 8016ee0:	81a3      	strh	r3, [r4, #12]
 8016ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8016ee6:	e7f3      	b.n	8016ed0 <__ssrefill_r+0x22>

08016ee8 <__ssvfiscanf_r>:
 8016ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016eec:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8016ef0:	460c      	mov	r4, r1
 8016ef2:	2100      	movs	r1, #0
 8016ef4:	9144      	str	r1, [sp, #272]	; 0x110
 8016ef6:	9145      	str	r1, [sp, #276]	; 0x114
 8016ef8:	499f      	ldr	r1, [pc, #636]	; (8017178 <__ssvfiscanf_r+0x290>)
 8016efa:	91a0      	str	r1, [sp, #640]	; 0x280
 8016efc:	f10d 0804 	add.w	r8, sp, #4
 8016f00:	499e      	ldr	r1, [pc, #632]	; (801717c <__ssvfiscanf_r+0x294>)
 8016f02:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8017180 <__ssvfiscanf_r+0x298>
 8016f06:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8016f0a:	4606      	mov	r6, r0
 8016f0c:	4692      	mov	sl, r2
 8016f0e:	91a1      	str	r1, [sp, #644]	; 0x284
 8016f10:	9300      	str	r3, [sp, #0]
 8016f12:	270a      	movs	r7, #10
 8016f14:	f89a 3000 	ldrb.w	r3, [sl]
 8016f18:	2b00      	cmp	r3, #0
 8016f1a:	f000 812a 	beq.w	8017172 <__ssvfiscanf_r+0x28a>
 8016f1e:	4655      	mov	r5, sl
 8016f20:	f7ff f948 	bl	80161b4 <__locale_ctype_ptr>
 8016f24:	f815 bb01 	ldrb.w	fp, [r5], #1
 8016f28:	4458      	add	r0, fp
 8016f2a:	7843      	ldrb	r3, [r0, #1]
 8016f2c:	f013 0308 	ands.w	r3, r3, #8
 8016f30:	d01c      	beq.n	8016f6c <__ssvfiscanf_r+0x84>
 8016f32:	6863      	ldr	r3, [r4, #4]
 8016f34:	2b00      	cmp	r3, #0
 8016f36:	dd12      	ble.n	8016f5e <__ssvfiscanf_r+0x76>
 8016f38:	f7ff f93c 	bl	80161b4 <__locale_ctype_ptr>
 8016f3c:	6823      	ldr	r3, [r4, #0]
 8016f3e:	781a      	ldrb	r2, [r3, #0]
 8016f40:	4410      	add	r0, r2
 8016f42:	7842      	ldrb	r2, [r0, #1]
 8016f44:	0712      	lsls	r2, r2, #28
 8016f46:	d401      	bmi.n	8016f4c <__ssvfiscanf_r+0x64>
 8016f48:	46aa      	mov	sl, r5
 8016f4a:	e7e3      	b.n	8016f14 <__ssvfiscanf_r+0x2c>
 8016f4c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016f4e:	3201      	adds	r2, #1
 8016f50:	9245      	str	r2, [sp, #276]	; 0x114
 8016f52:	6862      	ldr	r2, [r4, #4]
 8016f54:	3301      	adds	r3, #1
 8016f56:	3a01      	subs	r2, #1
 8016f58:	6062      	str	r2, [r4, #4]
 8016f5a:	6023      	str	r3, [r4, #0]
 8016f5c:	e7e9      	b.n	8016f32 <__ssvfiscanf_r+0x4a>
 8016f5e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016f60:	4621      	mov	r1, r4
 8016f62:	4630      	mov	r0, r6
 8016f64:	4798      	blx	r3
 8016f66:	2800      	cmp	r0, #0
 8016f68:	d0e6      	beq.n	8016f38 <__ssvfiscanf_r+0x50>
 8016f6a:	e7ed      	b.n	8016f48 <__ssvfiscanf_r+0x60>
 8016f6c:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8016f70:	f040 8082 	bne.w	8017078 <__ssvfiscanf_r+0x190>
 8016f74:	9343      	str	r3, [sp, #268]	; 0x10c
 8016f76:	9341      	str	r3, [sp, #260]	; 0x104
 8016f78:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8016f7c:	2b2a      	cmp	r3, #42	; 0x2a
 8016f7e:	d103      	bne.n	8016f88 <__ssvfiscanf_r+0xa0>
 8016f80:	2310      	movs	r3, #16
 8016f82:	9341      	str	r3, [sp, #260]	; 0x104
 8016f84:	f10a 0502 	add.w	r5, sl, #2
 8016f88:	46aa      	mov	sl, r5
 8016f8a:	f815 1b01 	ldrb.w	r1, [r5], #1
 8016f8e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8016f92:	2a09      	cmp	r2, #9
 8016f94:	d922      	bls.n	8016fdc <__ssvfiscanf_r+0xf4>
 8016f96:	2203      	movs	r2, #3
 8016f98:	4879      	ldr	r0, [pc, #484]	; (8017180 <__ssvfiscanf_r+0x298>)
 8016f9a:	f7e9 f939 	bl	8000210 <memchr>
 8016f9e:	b138      	cbz	r0, 8016fb0 <__ssvfiscanf_r+0xc8>
 8016fa0:	eba0 0309 	sub.w	r3, r0, r9
 8016fa4:	2001      	movs	r0, #1
 8016fa6:	4098      	lsls	r0, r3
 8016fa8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016faa:	4318      	orrs	r0, r3
 8016fac:	9041      	str	r0, [sp, #260]	; 0x104
 8016fae:	46aa      	mov	sl, r5
 8016fb0:	f89a 3000 	ldrb.w	r3, [sl]
 8016fb4:	2b67      	cmp	r3, #103	; 0x67
 8016fb6:	f10a 0501 	add.w	r5, sl, #1
 8016fba:	d82b      	bhi.n	8017014 <__ssvfiscanf_r+0x12c>
 8016fbc:	2b65      	cmp	r3, #101	; 0x65
 8016fbe:	f080 809f 	bcs.w	8017100 <__ssvfiscanf_r+0x218>
 8016fc2:	2b47      	cmp	r3, #71	; 0x47
 8016fc4:	d810      	bhi.n	8016fe8 <__ssvfiscanf_r+0x100>
 8016fc6:	2b45      	cmp	r3, #69	; 0x45
 8016fc8:	f080 809a 	bcs.w	8017100 <__ssvfiscanf_r+0x218>
 8016fcc:	2b00      	cmp	r3, #0
 8016fce:	d06c      	beq.n	80170aa <__ssvfiscanf_r+0x1c2>
 8016fd0:	2b25      	cmp	r3, #37	; 0x25
 8016fd2:	d051      	beq.n	8017078 <__ssvfiscanf_r+0x190>
 8016fd4:	2303      	movs	r3, #3
 8016fd6:	9347      	str	r3, [sp, #284]	; 0x11c
 8016fd8:	9742      	str	r7, [sp, #264]	; 0x108
 8016fda:	e027      	b.n	801702c <__ssvfiscanf_r+0x144>
 8016fdc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8016fde:	fb07 1303 	mla	r3, r7, r3, r1
 8016fe2:	3b30      	subs	r3, #48	; 0x30
 8016fe4:	9343      	str	r3, [sp, #268]	; 0x10c
 8016fe6:	e7cf      	b.n	8016f88 <__ssvfiscanf_r+0xa0>
 8016fe8:	2b5b      	cmp	r3, #91	; 0x5b
 8016fea:	d06a      	beq.n	80170c2 <__ssvfiscanf_r+0x1da>
 8016fec:	d80c      	bhi.n	8017008 <__ssvfiscanf_r+0x120>
 8016fee:	2b58      	cmp	r3, #88	; 0x58
 8016ff0:	d1f0      	bne.n	8016fd4 <__ssvfiscanf_r+0xec>
 8016ff2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016ff4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016ff8:	9241      	str	r2, [sp, #260]	; 0x104
 8016ffa:	2210      	movs	r2, #16
 8016ffc:	9242      	str	r2, [sp, #264]	; 0x108
 8016ffe:	2b6e      	cmp	r3, #110	; 0x6e
 8017000:	bf8c      	ite	hi
 8017002:	2304      	movhi	r3, #4
 8017004:	2303      	movls	r3, #3
 8017006:	e010      	b.n	801702a <__ssvfiscanf_r+0x142>
 8017008:	2b63      	cmp	r3, #99	; 0x63
 801700a:	d065      	beq.n	80170d8 <__ssvfiscanf_r+0x1f0>
 801700c:	2b64      	cmp	r3, #100	; 0x64
 801700e:	d1e1      	bne.n	8016fd4 <__ssvfiscanf_r+0xec>
 8017010:	9742      	str	r7, [sp, #264]	; 0x108
 8017012:	e7f4      	b.n	8016ffe <__ssvfiscanf_r+0x116>
 8017014:	2b70      	cmp	r3, #112	; 0x70
 8017016:	d04b      	beq.n	80170b0 <__ssvfiscanf_r+0x1c8>
 8017018:	d826      	bhi.n	8017068 <__ssvfiscanf_r+0x180>
 801701a:	2b6e      	cmp	r3, #110	; 0x6e
 801701c:	d062      	beq.n	80170e4 <__ssvfiscanf_r+0x1fc>
 801701e:	d84c      	bhi.n	80170ba <__ssvfiscanf_r+0x1d2>
 8017020:	2b69      	cmp	r3, #105	; 0x69
 8017022:	d1d7      	bne.n	8016fd4 <__ssvfiscanf_r+0xec>
 8017024:	2300      	movs	r3, #0
 8017026:	9342      	str	r3, [sp, #264]	; 0x108
 8017028:	2303      	movs	r3, #3
 801702a:	9347      	str	r3, [sp, #284]	; 0x11c
 801702c:	6863      	ldr	r3, [r4, #4]
 801702e:	2b00      	cmp	r3, #0
 8017030:	dd68      	ble.n	8017104 <__ssvfiscanf_r+0x21c>
 8017032:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017034:	0659      	lsls	r1, r3, #25
 8017036:	d407      	bmi.n	8017048 <__ssvfiscanf_r+0x160>
 8017038:	f7ff f8bc 	bl	80161b4 <__locale_ctype_ptr>
 801703c:	6823      	ldr	r3, [r4, #0]
 801703e:	781a      	ldrb	r2, [r3, #0]
 8017040:	4410      	add	r0, r2
 8017042:	7842      	ldrb	r2, [r0, #1]
 8017044:	0712      	lsls	r2, r2, #28
 8017046:	d464      	bmi.n	8017112 <__ssvfiscanf_r+0x22a>
 8017048:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801704a:	2b02      	cmp	r3, #2
 801704c:	dc73      	bgt.n	8017136 <__ssvfiscanf_r+0x24e>
 801704e:	466b      	mov	r3, sp
 8017050:	4622      	mov	r2, r4
 8017052:	a941      	add	r1, sp, #260	; 0x104
 8017054:	4630      	mov	r0, r6
 8017056:	f000 f897 	bl	8017188 <_scanf_chars>
 801705a:	2801      	cmp	r0, #1
 801705c:	f000 8089 	beq.w	8017172 <__ssvfiscanf_r+0x28a>
 8017060:	2802      	cmp	r0, #2
 8017062:	f47f af71 	bne.w	8016f48 <__ssvfiscanf_r+0x60>
 8017066:	e01d      	b.n	80170a4 <__ssvfiscanf_r+0x1bc>
 8017068:	2b75      	cmp	r3, #117	; 0x75
 801706a:	d0d1      	beq.n	8017010 <__ssvfiscanf_r+0x128>
 801706c:	2b78      	cmp	r3, #120	; 0x78
 801706e:	d0c0      	beq.n	8016ff2 <__ssvfiscanf_r+0x10a>
 8017070:	2b73      	cmp	r3, #115	; 0x73
 8017072:	d1af      	bne.n	8016fd4 <__ssvfiscanf_r+0xec>
 8017074:	2302      	movs	r3, #2
 8017076:	e7d8      	b.n	801702a <__ssvfiscanf_r+0x142>
 8017078:	6863      	ldr	r3, [r4, #4]
 801707a:	2b00      	cmp	r3, #0
 801707c:	dd0c      	ble.n	8017098 <__ssvfiscanf_r+0x1b0>
 801707e:	6823      	ldr	r3, [r4, #0]
 8017080:	781a      	ldrb	r2, [r3, #0]
 8017082:	455a      	cmp	r2, fp
 8017084:	d175      	bne.n	8017172 <__ssvfiscanf_r+0x28a>
 8017086:	3301      	adds	r3, #1
 8017088:	6862      	ldr	r2, [r4, #4]
 801708a:	6023      	str	r3, [r4, #0]
 801708c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801708e:	3a01      	subs	r2, #1
 8017090:	3301      	adds	r3, #1
 8017092:	6062      	str	r2, [r4, #4]
 8017094:	9345      	str	r3, [sp, #276]	; 0x114
 8017096:	e757      	b.n	8016f48 <__ssvfiscanf_r+0x60>
 8017098:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801709a:	4621      	mov	r1, r4
 801709c:	4630      	mov	r0, r6
 801709e:	4798      	blx	r3
 80170a0:	2800      	cmp	r0, #0
 80170a2:	d0ec      	beq.n	801707e <__ssvfiscanf_r+0x196>
 80170a4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80170a6:	2800      	cmp	r0, #0
 80170a8:	d159      	bne.n	801715e <__ssvfiscanf_r+0x276>
 80170aa:	f04f 30ff 	mov.w	r0, #4294967295
 80170ae:	e05c      	b.n	801716a <__ssvfiscanf_r+0x282>
 80170b0:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80170b2:	f042 0220 	orr.w	r2, r2, #32
 80170b6:	9241      	str	r2, [sp, #260]	; 0x104
 80170b8:	e79b      	b.n	8016ff2 <__ssvfiscanf_r+0x10a>
 80170ba:	2308      	movs	r3, #8
 80170bc:	9342      	str	r3, [sp, #264]	; 0x108
 80170be:	2304      	movs	r3, #4
 80170c0:	e7b3      	b.n	801702a <__ssvfiscanf_r+0x142>
 80170c2:	4629      	mov	r1, r5
 80170c4:	4640      	mov	r0, r8
 80170c6:	f000 f9c7 	bl	8017458 <__sccl>
 80170ca:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80170cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80170d0:	9341      	str	r3, [sp, #260]	; 0x104
 80170d2:	4605      	mov	r5, r0
 80170d4:	2301      	movs	r3, #1
 80170d6:	e7a8      	b.n	801702a <__ssvfiscanf_r+0x142>
 80170d8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80170da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80170de:	9341      	str	r3, [sp, #260]	; 0x104
 80170e0:	2300      	movs	r3, #0
 80170e2:	e7a2      	b.n	801702a <__ssvfiscanf_r+0x142>
 80170e4:	9841      	ldr	r0, [sp, #260]	; 0x104
 80170e6:	06c3      	lsls	r3, r0, #27
 80170e8:	f53f af2e 	bmi.w	8016f48 <__ssvfiscanf_r+0x60>
 80170ec:	9b00      	ldr	r3, [sp, #0]
 80170ee:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80170f0:	1d19      	adds	r1, r3, #4
 80170f2:	9100      	str	r1, [sp, #0]
 80170f4:	681b      	ldr	r3, [r3, #0]
 80170f6:	07c0      	lsls	r0, r0, #31
 80170f8:	bf4c      	ite	mi
 80170fa:	801a      	strhmi	r2, [r3, #0]
 80170fc:	601a      	strpl	r2, [r3, #0]
 80170fe:	e723      	b.n	8016f48 <__ssvfiscanf_r+0x60>
 8017100:	2305      	movs	r3, #5
 8017102:	e792      	b.n	801702a <__ssvfiscanf_r+0x142>
 8017104:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017106:	4621      	mov	r1, r4
 8017108:	4630      	mov	r0, r6
 801710a:	4798      	blx	r3
 801710c:	2800      	cmp	r0, #0
 801710e:	d090      	beq.n	8017032 <__ssvfiscanf_r+0x14a>
 8017110:	e7c8      	b.n	80170a4 <__ssvfiscanf_r+0x1bc>
 8017112:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017114:	3201      	adds	r2, #1
 8017116:	9245      	str	r2, [sp, #276]	; 0x114
 8017118:	6862      	ldr	r2, [r4, #4]
 801711a:	3a01      	subs	r2, #1
 801711c:	2a00      	cmp	r2, #0
 801711e:	6062      	str	r2, [r4, #4]
 8017120:	dd02      	ble.n	8017128 <__ssvfiscanf_r+0x240>
 8017122:	3301      	adds	r3, #1
 8017124:	6023      	str	r3, [r4, #0]
 8017126:	e787      	b.n	8017038 <__ssvfiscanf_r+0x150>
 8017128:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801712a:	4621      	mov	r1, r4
 801712c:	4630      	mov	r0, r6
 801712e:	4798      	blx	r3
 8017130:	2800      	cmp	r0, #0
 8017132:	d081      	beq.n	8017038 <__ssvfiscanf_r+0x150>
 8017134:	e7b6      	b.n	80170a4 <__ssvfiscanf_r+0x1bc>
 8017136:	2b04      	cmp	r3, #4
 8017138:	dc06      	bgt.n	8017148 <__ssvfiscanf_r+0x260>
 801713a:	466b      	mov	r3, sp
 801713c:	4622      	mov	r2, r4
 801713e:	a941      	add	r1, sp, #260	; 0x104
 8017140:	4630      	mov	r0, r6
 8017142:	f000 f885 	bl	8017250 <_scanf_i>
 8017146:	e788      	b.n	801705a <__ssvfiscanf_r+0x172>
 8017148:	4b0e      	ldr	r3, [pc, #56]	; (8017184 <__ssvfiscanf_r+0x29c>)
 801714a:	2b00      	cmp	r3, #0
 801714c:	f43f aefc 	beq.w	8016f48 <__ssvfiscanf_r+0x60>
 8017150:	466b      	mov	r3, sp
 8017152:	4622      	mov	r2, r4
 8017154:	a941      	add	r1, sp, #260	; 0x104
 8017156:	4630      	mov	r0, r6
 8017158:	f7fc fd7e 	bl	8013c58 <_scanf_float>
 801715c:	e77d      	b.n	801705a <__ssvfiscanf_r+0x172>
 801715e:	89a3      	ldrh	r3, [r4, #12]
 8017160:	f013 0f40 	tst.w	r3, #64	; 0x40
 8017164:	bf18      	it	ne
 8017166:	f04f 30ff 	movne.w	r0, #4294967295
 801716a:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801716e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017172:	9844      	ldr	r0, [sp, #272]	; 0x110
 8017174:	e7f9      	b.n	801716a <__ssvfiscanf_r+0x282>
 8017176:	bf00      	nop
 8017178:	08016e35 	.word	0x08016e35
 801717c:	08016eaf 	.word	0x08016eaf
 8017180:	0801810a 	.word	0x0801810a
 8017184:	08013c59 	.word	0x08013c59

08017188 <_scanf_chars>:
 8017188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801718c:	4615      	mov	r5, r2
 801718e:	688a      	ldr	r2, [r1, #8]
 8017190:	4680      	mov	r8, r0
 8017192:	460c      	mov	r4, r1
 8017194:	b932      	cbnz	r2, 80171a4 <_scanf_chars+0x1c>
 8017196:	698a      	ldr	r2, [r1, #24]
 8017198:	2a00      	cmp	r2, #0
 801719a:	bf14      	ite	ne
 801719c:	f04f 32ff 	movne.w	r2, #4294967295
 80171a0:	2201      	moveq	r2, #1
 80171a2:	608a      	str	r2, [r1, #8]
 80171a4:	6822      	ldr	r2, [r4, #0]
 80171a6:	06d1      	lsls	r1, r2, #27
 80171a8:	bf5f      	itttt	pl
 80171aa:	681a      	ldrpl	r2, [r3, #0]
 80171ac:	1d11      	addpl	r1, r2, #4
 80171ae:	6019      	strpl	r1, [r3, #0]
 80171b0:	6817      	ldrpl	r7, [r2, #0]
 80171b2:	2600      	movs	r6, #0
 80171b4:	69a3      	ldr	r3, [r4, #24]
 80171b6:	b1db      	cbz	r3, 80171f0 <_scanf_chars+0x68>
 80171b8:	2b01      	cmp	r3, #1
 80171ba:	d107      	bne.n	80171cc <_scanf_chars+0x44>
 80171bc:	682b      	ldr	r3, [r5, #0]
 80171be:	6962      	ldr	r2, [r4, #20]
 80171c0:	781b      	ldrb	r3, [r3, #0]
 80171c2:	5cd3      	ldrb	r3, [r2, r3]
 80171c4:	b9a3      	cbnz	r3, 80171f0 <_scanf_chars+0x68>
 80171c6:	2e00      	cmp	r6, #0
 80171c8:	d132      	bne.n	8017230 <_scanf_chars+0xa8>
 80171ca:	e006      	b.n	80171da <_scanf_chars+0x52>
 80171cc:	2b02      	cmp	r3, #2
 80171ce:	d007      	beq.n	80171e0 <_scanf_chars+0x58>
 80171d0:	2e00      	cmp	r6, #0
 80171d2:	d12d      	bne.n	8017230 <_scanf_chars+0xa8>
 80171d4:	69a3      	ldr	r3, [r4, #24]
 80171d6:	2b01      	cmp	r3, #1
 80171d8:	d12a      	bne.n	8017230 <_scanf_chars+0xa8>
 80171da:	2001      	movs	r0, #1
 80171dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80171e0:	f7fe ffe8 	bl	80161b4 <__locale_ctype_ptr>
 80171e4:	682b      	ldr	r3, [r5, #0]
 80171e6:	781b      	ldrb	r3, [r3, #0]
 80171e8:	4418      	add	r0, r3
 80171ea:	7843      	ldrb	r3, [r0, #1]
 80171ec:	071b      	lsls	r3, r3, #28
 80171ee:	d4ef      	bmi.n	80171d0 <_scanf_chars+0x48>
 80171f0:	6823      	ldr	r3, [r4, #0]
 80171f2:	06da      	lsls	r2, r3, #27
 80171f4:	bf5e      	ittt	pl
 80171f6:	682b      	ldrpl	r3, [r5, #0]
 80171f8:	781b      	ldrbpl	r3, [r3, #0]
 80171fa:	703b      	strbpl	r3, [r7, #0]
 80171fc:	682a      	ldr	r2, [r5, #0]
 80171fe:	686b      	ldr	r3, [r5, #4]
 8017200:	f102 0201 	add.w	r2, r2, #1
 8017204:	602a      	str	r2, [r5, #0]
 8017206:	68a2      	ldr	r2, [r4, #8]
 8017208:	f103 33ff 	add.w	r3, r3, #4294967295
 801720c:	f102 32ff 	add.w	r2, r2, #4294967295
 8017210:	606b      	str	r3, [r5, #4]
 8017212:	f106 0601 	add.w	r6, r6, #1
 8017216:	bf58      	it	pl
 8017218:	3701      	addpl	r7, #1
 801721a:	60a2      	str	r2, [r4, #8]
 801721c:	b142      	cbz	r2, 8017230 <_scanf_chars+0xa8>
 801721e:	2b00      	cmp	r3, #0
 8017220:	dcc8      	bgt.n	80171b4 <_scanf_chars+0x2c>
 8017222:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017226:	4629      	mov	r1, r5
 8017228:	4640      	mov	r0, r8
 801722a:	4798      	blx	r3
 801722c:	2800      	cmp	r0, #0
 801722e:	d0c1      	beq.n	80171b4 <_scanf_chars+0x2c>
 8017230:	6823      	ldr	r3, [r4, #0]
 8017232:	f013 0310 	ands.w	r3, r3, #16
 8017236:	d105      	bne.n	8017244 <_scanf_chars+0xbc>
 8017238:	68e2      	ldr	r2, [r4, #12]
 801723a:	3201      	adds	r2, #1
 801723c:	60e2      	str	r2, [r4, #12]
 801723e:	69a2      	ldr	r2, [r4, #24]
 8017240:	b102      	cbz	r2, 8017244 <_scanf_chars+0xbc>
 8017242:	703b      	strb	r3, [r7, #0]
 8017244:	6923      	ldr	r3, [r4, #16]
 8017246:	441e      	add	r6, r3
 8017248:	6126      	str	r6, [r4, #16]
 801724a:	2000      	movs	r0, #0
 801724c:	e7c6      	b.n	80171dc <_scanf_chars+0x54>
	...

08017250 <_scanf_i>:
 8017250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017254:	469a      	mov	sl, r3
 8017256:	4b74      	ldr	r3, [pc, #464]	; (8017428 <_scanf_i+0x1d8>)
 8017258:	460c      	mov	r4, r1
 801725a:	4683      	mov	fp, r0
 801725c:	4616      	mov	r6, r2
 801725e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017262:	b087      	sub	sp, #28
 8017264:	ab03      	add	r3, sp, #12
 8017266:	68a7      	ldr	r7, [r4, #8]
 8017268:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801726c:	4b6f      	ldr	r3, [pc, #444]	; (801742c <_scanf_i+0x1dc>)
 801726e:	69a1      	ldr	r1, [r4, #24]
 8017270:	4a6f      	ldr	r2, [pc, #444]	; (8017430 <_scanf_i+0x1e0>)
 8017272:	2903      	cmp	r1, #3
 8017274:	bf08      	it	eq
 8017276:	461a      	moveq	r2, r3
 8017278:	1e7b      	subs	r3, r7, #1
 801727a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 801727e:	bf84      	itt	hi
 8017280:	f240 135d 	movwhi	r3, #349	; 0x15d
 8017284:	60a3      	strhi	r3, [r4, #8]
 8017286:	6823      	ldr	r3, [r4, #0]
 8017288:	9200      	str	r2, [sp, #0]
 801728a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801728e:	bf88      	it	hi
 8017290:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8017294:	f104 091c 	add.w	r9, r4, #28
 8017298:	6023      	str	r3, [r4, #0]
 801729a:	bf8c      	ite	hi
 801729c:	197f      	addhi	r7, r7, r5
 801729e:	2700      	movls	r7, #0
 80172a0:	464b      	mov	r3, r9
 80172a2:	f04f 0800 	mov.w	r8, #0
 80172a6:	9301      	str	r3, [sp, #4]
 80172a8:	6831      	ldr	r1, [r6, #0]
 80172aa:	ab03      	add	r3, sp, #12
 80172ac:	2202      	movs	r2, #2
 80172ae:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80172b2:	7809      	ldrb	r1, [r1, #0]
 80172b4:	f7e8 ffac 	bl	8000210 <memchr>
 80172b8:	9b01      	ldr	r3, [sp, #4]
 80172ba:	b330      	cbz	r0, 801730a <_scanf_i+0xba>
 80172bc:	f1b8 0f01 	cmp.w	r8, #1
 80172c0:	d15a      	bne.n	8017378 <_scanf_i+0x128>
 80172c2:	6862      	ldr	r2, [r4, #4]
 80172c4:	b92a      	cbnz	r2, 80172d2 <_scanf_i+0x82>
 80172c6:	6822      	ldr	r2, [r4, #0]
 80172c8:	2108      	movs	r1, #8
 80172ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80172ce:	6061      	str	r1, [r4, #4]
 80172d0:	6022      	str	r2, [r4, #0]
 80172d2:	6822      	ldr	r2, [r4, #0]
 80172d4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80172d8:	6022      	str	r2, [r4, #0]
 80172da:	68a2      	ldr	r2, [r4, #8]
 80172dc:	1e51      	subs	r1, r2, #1
 80172de:	60a1      	str	r1, [r4, #8]
 80172e0:	b19a      	cbz	r2, 801730a <_scanf_i+0xba>
 80172e2:	6832      	ldr	r2, [r6, #0]
 80172e4:	1c51      	adds	r1, r2, #1
 80172e6:	6031      	str	r1, [r6, #0]
 80172e8:	7812      	ldrb	r2, [r2, #0]
 80172ea:	701a      	strb	r2, [r3, #0]
 80172ec:	1c5d      	adds	r5, r3, #1
 80172ee:	6873      	ldr	r3, [r6, #4]
 80172f0:	3b01      	subs	r3, #1
 80172f2:	2b00      	cmp	r3, #0
 80172f4:	6073      	str	r3, [r6, #4]
 80172f6:	dc07      	bgt.n	8017308 <_scanf_i+0xb8>
 80172f8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80172fc:	4631      	mov	r1, r6
 80172fe:	4658      	mov	r0, fp
 8017300:	4798      	blx	r3
 8017302:	2800      	cmp	r0, #0
 8017304:	f040 8086 	bne.w	8017414 <_scanf_i+0x1c4>
 8017308:	462b      	mov	r3, r5
 801730a:	f108 0801 	add.w	r8, r8, #1
 801730e:	f1b8 0f03 	cmp.w	r8, #3
 8017312:	d1c8      	bne.n	80172a6 <_scanf_i+0x56>
 8017314:	6862      	ldr	r2, [r4, #4]
 8017316:	b90a      	cbnz	r2, 801731c <_scanf_i+0xcc>
 8017318:	220a      	movs	r2, #10
 801731a:	6062      	str	r2, [r4, #4]
 801731c:	6862      	ldr	r2, [r4, #4]
 801731e:	4945      	ldr	r1, [pc, #276]	; (8017434 <_scanf_i+0x1e4>)
 8017320:	6960      	ldr	r0, [r4, #20]
 8017322:	9301      	str	r3, [sp, #4]
 8017324:	1a89      	subs	r1, r1, r2
 8017326:	f000 f897 	bl	8017458 <__sccl>
 801732a:	9b01      	ldr	r3, [sp, #4]
 801732c:	f04f 0800 	mov.w	r8, #0
 8017330:	461d      	mov	r5, r3
 8017332:	68a3      	ldr	r3, [r4, #8]
 8017334:	6822      	ldr	r2, [r4, #0]
 8017336:	2b00      	cmp	r3, #0
 8017338:	d03a      	beq.n	80173b0 <_scanf_i+0x160>
 801733a:	6831      	ldr	r1, [r6, #0]
 801733c:	6960      	ldr	r0, [r4, #20]
 801733e:	f891 c000 	ldrb.w	ip, [r1]
 8017342:	f810 000c 	ldrb.w	r0, [r0, ip]
 8017346:	2800      	cmp	r0, #0
 8017348:	d032      	beq.n	80173b0 <_scanf_i+0x160>
 801734a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801734e:	d121      	bne.n	8017394 <_scanf_i+0x144>
 8017350:	0510      	lsls	r0, r2, #20
 8017352:	d51f      	bpl.n	8017394 <_scanf_i+0x144>
 8017354:	f108 0801 	add.w	r8, r8, #1
 8017358:	b117      	cbz	r7, 8017360 <_scanf_i+0x110>
 801735a:	3301      	adds	r3, #1
 801735c:	3f01      	subs	r7, #1
 801735e:	60a3      	str	r3, [r4, #8]
 8017360:	6873      	ldr	r3, [r6, #4]
 8017362:	3b01      	subs	r3, #1
 8017364:	2b00      	cmp	r3, #0
 8017366:	6073      	str	r3, [r6, #4]
 8017368:	dd1b      	ble.n	80173a2 <_scanf_i+0x152>
 801736a:	6833      	ldr	r3, [r6, #0]
 801736c:	3301      	adds	r3, #1
 801736e:	6033      	str	r3, [r6, #0]
 8017370:	68a3      	ldr	r3, [r4, #8]
 8017372:	3b01      	subs	r3, #1
 8017374:	60a3      	str	r3, [r4, #8]
 8017376:	e7dc      	b.n	8017332 <_scanf_i+0xe2>
 8017378:	f1b8 0f02 	cmp.w	r8, #2
 801737c:	d1ad      	bne.n	80172da <_scanf_i+0x8a>
 801737e:	6822      	ldr	r2, [r4, #0]
 8017380:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8017384:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8017388:	d1bf      	bne.n	801730a <_scanf_i+0xba>
 801738a:	2110      	movs	r1, #16
 801738c:	6061      	str	r1, [r4, #4]
 801738e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8017392:	e7a1      	b.n	80172d8 <_scanf_i+0x88>
 8017394:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8017398:	6022      	str	r2, [r4, #0]
 801739a:	780b      	ldrb	r3, [r1, #0]
 801739c:	702b      	strb	r3, [r5, #0]
 801739e:	3501      	adds	r5, #1
 80173a0:	e7de      	b.n	8017360 <_scanf_i+0x110>
 80173a2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80173a6:	4631      	mov	r1, r6
 80173a8:	4658      	mov	r0, fp
 80173aa:	4798      	blx	r3
 80173ac:	2800      	cmp	r0, #0
 80173ae:	d0df      	beq.n	8017370 <_scanf_i+0x120>
 80173b0:	6823      	ldr	r3, [r4, #0]
 80173b2:	05d9      	lsls	r1, r3, #23
 80173b4:	d50c      	bpl.n	80173d0 <_scanf_i+0x180>
 80173b6:	454d      	cmp	r5, r9
 80173b8:	d908      	bls.n	80173cc <_scanf_i+0x17c>
 80173ba:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80173be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80173c2:	4632      	mov	r2, r6
 80173c4:	4658      	mov	r0, fp
 80173c6:	4798      	blx	r3
 80173c8:	1e6f      	subs	r7, r5, #1
 80173ca:	463d      	mov	r5, r7
 80173cc:	454d      	cmp	r5, r9
 80173ce:	d029      	beq.n	8017424 <_scanf_i+0x1d4>
 80173d0:	6822      	ldr	r2, [r4, #0]
 80173d2:	f012 0210 	ands.w	r2, r2, #16
 80173d6:	d113      	bne.n	8017400 <_scanf_i+0x1b0>
 80173d8:	702a      	strb	r2, [r5, #0]
 80173da:	6863      	ldr	r3, [r4, #4]
 80173dc:	9e00      	ldr	r6, [sp, #0]
 80173de:	4649      	mov	r1, r9
 80173e0:	4658      	mov	r0, fp
 80173e2:	47b0      	blx	r6
 80173e4:	f8da 3000 	ldr.w	r3, [sl]
 80173e8:	6821      	ldr	r1, [r4, #0]
 80173ea:	1d1a      	adds	r2, r3, #4
 80173ec:	f8ca 2000 	str.w	r2, [sl]
 80173f0:	f011 0f20 	tst.w	r1, #32
 80173f4:	681b      	ldr	r3, [r3, #0]
 80173f6:	d010      	beq.n	801741a <_scanf_i+0x1ca>
 80173f8:	6018      	str	r0, [r3, #0]
 80173fa:	68e3      	ldr	r3, [r4, #12]
 80173fc:	3301      	adds	r3, #1
 80173fe:	60e3      	str	r3, [r4, #12]
 8017400:	eba5 0509 	sub.w	r5, r5, r9
 8017404:	44a8      	add	r8, r5
 8017406:	6925      	ldr	r5, [r4, #16]
 8017408:	4445      	add	r5, r8
 801740a:	6125      	str	r5, [r4, #16]
 801740c:	2000      	movs	r0, #0
 801740e:	b007      	add	sp, #28
 8017410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017414:	f04f 0800 	mov.w	r8, #0
 8017418:	e7ca      	b.n	80173b0 <_scanf_i+0x160>
 801741a:	07ca      	lsls	r2, r1, #31
 801741c:	bf4c      	ite	mi
 801741e:	8018      	strhmi	r0, [r3, #0]
 8017420:	6018      	strpl	r0, [r3, #0]
 8017422:	e7ea      	b.n	80173fa <_scanf_i+0x1aa>
 8017424:	2001      	movs	r0, #1
 8017426:	e7f2      	b.n	801740e <_scanf_i+0x1be>
 8017428:	08017c68 	.word	0x08017c68
 801742c:	08014e71 	.word	0x08014e71
 8017430:	080175d5 	.word	0x080175d5
 8017434:	08018125 	.word	0x08018125

08017438 <_sbrk_r>:
 8017438:	b538      	push	{r3, r4, r5, lr}
 801743a:	4c06      	ldr	r4, [pc, #24]	; (8017454 <_sbrk_r+0x1c>)
 801743c:	2300      	movs	r3, #0
 801743e:	4605      	mov	r5, r0
 8017440:	4608      	mov	r0, r1
 8017442:	6023      	str	r3, [r4, #0]
 8017444:	f7ee ff40 	bl	80062c8 <_sbrk>
 8017448:	1c43      	adds	r3, r0, #1
 801744a:	d102      	bne.n	8017452 <_sbrk_r+0x1a>
 801744c:	6823      	ldr	r3, [r4, #0]
 801744e:	b103      	cbz	r3, 8017452 <_sbrk_r+0x1a>
 8017450:	602b      	str	r3, [r5, #0]
 8017452:	bd38      	pop	{r3, r4, r5, pc}
 8017454:	2003ddac 	.word	0x2003ddac

08017458 <__sccl>:
 8017458:	b570      	push	{r4, r5, r6, lr}
 801745a:	780b      	ldrb	r3, [r1, #0]
 801745c:	2b5e      	cmp	r3, #94	; 0x5e
 801745e:	bf13      	iteet	ne
 8017460:	1c4a      	addne	r2, r1, #1
 8017462:	1c8a      	addeq	r2, r1, #2
 8017464:	784b      	ldrbeq	r3, [r1, #1]
 8017466:	2100      	movne	r1, #0
 8017468:	bf08      	it	eq
 801746a:	2101      	moveq	r1, #1
 801746c:	1e44      	subs	r4, r0, #1
 801746e:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8017472:	f804 1f01 	strb.w	r1, [r4, #1]!
 8017476:	42ac      	cmp	r4, r5
 8017478:	d1fb      	bne.n	8017472 <__sccl+0x1a>
 801747a:	b913      	cbnz	r3, 8017482 <__sccl+0x2a>
 801747c:	3a01      	subs	r2, #1
 801747e:	4610      	mov	r0, r2
 8017480:	bd70      	pop	{r4, r5, r6, pc}
 8017482:	f081 0401 	eor.w	r4, r1, #1
 8017486:	54c4      	strb	r4, [r0, r3]
 8017488:	1c51      	adds	r1, r2, #1
 801748a:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 801748e:	2d2d      	cmp	r5, #45	; 0x2d
 8017490:	f101 36ff 	add.w	r6, r1, #4294967295
 8017494:	460a      	mov	r2, r1
 8017496:	d006      	beq.n	80174a6 <__sccl+0x4e>
 8017498:	2d5d      	cmp	r5, #93	; 0x5d
 801749a:	d0f0      	beq.n	801747e <__sccl+0x26>
 801749c:	b90d      	cbnz	r5, 80174a2 <__sccl+0x4a>
 801749e:	4632      	mov	r2, r6
 80174a0:	e7ed      	b.n	801747e <__sccl+0x26>
 80174a2:	462b      	mov	r3, r5
 80174a4:	e7ef      	b.n	8017486 <__sccl+0x2e>
 80174a6:	780e      	ldrb	r6, [r1, #0]
 80174a8:	2e5d      	cmp	r6, #93	; 0x5d
 80174aa:	d0fa      	beq.n	80174a2 <__sccl+0x4a>
 80174ac:	42b3      	cmp	r3, r6
 80174ae:	dcf8      	bgt.n	80174a2 <__sccl+0x4a>
 80174b0:	3301      	adds	r3, #1
 80174b2:	429e      	cmp	r6, r3
 80174b4:	54c4      	strb	r4, [r0, r3]
 80174b6:	dcfb      	bgt.n	80174b0 <__sccl+0x58>
 80174b8:	3102      	adds	r1, #2
 80174ba:	e7e6      	b.n	801748a <__sccl+0x32>

080174bc <strncmp>:
 80174bc:	b510      	push	{r4, lr}
 80174be:	b16a      	cbz	r2, 80174dc <strncmp+0x20>
 80174c0:	3901      	subs	r1, #1
 80174c2:	1884      	adds	r4, r0, r2
 80174c4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80174c8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80174cc:	4293      	cmp	r3, r2
 80174ce:	d103      	bne.n	80174d8 <strncmp+0x1c>
 80174d0:	42a0      	cmp	r0, r4
 80174d2:	d001      	beq.n	80174d8 <strncmp+0x1c>
 80174d4:	2b00      	cmp	r3, #0
 80174d6:	d1f5      	bne.n	80174c4 <strncmp+0x8>
 80174d8:	1a98      	subs	r0, r3, r2
 80174da:	bd10      	pop	{r4, pc}
 80174dc:	4610      	mov	r0, r2
 80174de:	e7fc      	b.n	80174da <strncmp+0x1e>

080174e0 <_strtoul_l.isra.0>:
 80174e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80174e4:	4680      	mov	r8, r0
 80174e6:	4689      	mov	r9, r1
 80174e8:	4692      	mov	sl, r2
 80174ea:	461e      	mov	r6, r3
 80174ec:	460f      	mov	r7, r1
 80174ee:	463d      	mov	r5, r7
 80174f0:	9808      	ldr	r0, [sp, #32]
 80174f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80174f6:	f7fe fe59 	bl	80161ac <__locale_ctype_ptr_l>
 80174fa:	4420      	add	r0, r4
 80174fc:	7843      	ldrb	r3, [r0, #1]
 80174fe:	f013 0308 	ands.w	r3, r3, #8
 8017502:	d130      	bne.n	8017566 <_strtoul_l.isra.0+0x86>
 8017504:	2c2d      	cmp	r4, #45	; 0x2d
 8017506:	d130      	bne.n	801756a <_strtoul_l.isra.0+0x8a>
 8017508:	787c      	ldrb	r4, [r7, #1]
 801750a:	1cbd      	adds	r5, r7, #2
 801750c:	2101      	movs	r1, #1
 801750e:	2e00      	cmp	r6, #0
 8017510:	d05c      	beq.n	80175cc <_strtoul_l.isra.0+0xec>
 8017512:	2e10      	cmp	r6, #16
 8017514:	d109      	bne.n	801752a <_strtoul_l.isra.0+0x4a>
 8017516:	2c30      	cmp	r4, #48	; 0x30
 8017518:	d107      	bne.n	801752a <_strtoul_l.isra.0+0x4a>
 801751a:	782b      	ldrb	r3, [r5, #0]
 801751c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017520:	2b58      	cmp	r3, #88	; 0x58
 8017522:	d14e      	bne.n	80175c2 <_strtoul_l.isra.0+0xe2>
 8017524:	786c      	ldrb	r4, [r5, #1]
 8017526:	2610      	movs	r6, #16
 8017528:	3502      	adds	r5, #2
 801752a:	f04f 32ff 	mov.w	r2, #4294967295
 801752e:	2300      	movs	r3, #0
 8017530:	fbb2 f2f6 	udiv	r2, r2, r6
 8017534:	fb06 fc02 	mul.w	ip, r6, r2
 8017538:	ea6f 0c0c 	mvn.w	ip, ip
 801753c:	4618      	mov	r0, r3
 801753e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8017542:	2f09      	cmp	r7, #9
 8017544:	d817      	bhi.n	8017576 <_strtoul_l.isra.0+0x96>
 8017546:	463c      	mov	r4, r7
 8017548:	42a6      	cmp	r6, r4
 801754a:	dd23      	ble.n	8017594 <_strtoul_l.isra.0+0xb4>
 801754c:	2b00      	cmp	r3, #0
 801754e:	db1e      	blt.n	801758e <_strtoul_l.isra.0+0xae>
 8017550:	4282      	cmp	r2, r0
 8017552:	d31c      	bcc.n	801758e <_strtoul_l.isra.0+0xae>
 8017554:	d101      	bne.n	801755a <_strtoul_l.isra.0+0x7a>
 8017556:	45a4      	cmp	ip, r4
 8017558:	db19      	blt.n	801758e <_strtoul_l.isra.0+0xae>
 801755a:	fb00 4006 	mla	r0, r0, r6, r4
 801755e:	2301      	movs	r3, #1
 8017560:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017564:	e7eb      	b.n	801753e <_strtoul_l.isra.0+0x5e>
 8017566:	462f      	mov	r7, r5
 8017568:	e7c1      	b.n	80174ee <_strtoul_l.isra.0+0xe>
 801756a:	2c2b      	cmp	r4, #43	; 0x2b
 801756c:	bf04      	itt	eq
 801756e:	1cbd      	addeq	r5, r7, #2
 8017570:	787c      	ldrbeq	r4, [r7, #1]
 8017572:	4619      	mov	r1, r3
 8017574:	e7cb      	b.n	801750e <_strtoul_l.isra.0+0x2e>
 8017576:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801757a:	2f19      	cmp	r7, #25
 801757c:	d801      	bhi.n	8017582 <_strtoul_l.isra.0+0xa2>
 801757e:	3c37      	subs	r4, #55	; 0x37
 8017580:	e7e2      	b.n	8017548 <_strtoul_l.isra.0+0x68>
 8017582:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8017586:	2f19      	cmp	r7, #25
 8017588:	d804      	bhi.n	8017594 <_strtoul_l.isra.0+0xb4>
 801758a:	3c57      	subs	r4, #87	; 0x57
 801758c:	e7dc      	b.n	8017548 <_strtoul_l.isra.0+0x68>
 801758e:	f04f 33ff 	mov.w	r3, #4294967295
 8017592:	e7e5      	b.n	8017560 <_strtoul_l.isra.0+0x80>
 8017594:	2b00      	cmp	r3, #0
 8017596:	da09      	bge.n	80175ac <_strtoul_l.isra.0+0xcc>
 8017598:	2322      	movs	r3, #34	; 0x22
 801759a:	f8c8 3000 	str.w	r3, [r8]
 801759e:	f04f 30ff 	mov.w	r0, #4294967295
 80175a2:	f1ba 0f00 	cmp.w	sl, #0
 80175a6:	d107      	bne.n	80175b8 <_strtoul_l.isra.0+0xd8>
 80175a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80175ac:	b101      	cbz	r1, 80175b0 <_strtoul_l.isra.0+0xd0>
 80175ae:	4240      	negs	r0, r0
 80175b0:	f1ba 0f00 	cmp.w	sl, #0
 80175b4:	d0f8      	beq.n	80175a8 <_strtoul_l.isra.0+0xc8>
 80175b6:	b10b      	cbz	r3, 80175bc <_strtoul_l.isra.0+0xdc>
 80175b8:	f105 39ff 	add.w	r9, r5, #4294967295
 80175bc:	f8ca 9000 	str.w	r9, [sl]
 80175c0:	e7f2      	b.n	80175a8 <_strtoul_l.isra.0+0xc8>
 80175c2:	2430      	movs	r4, #48	; 0x30
 80175c4:	2e00      	cmp	r6, #0
 80175c6:	d1b0      	bne.n	801752a <_strtoul_l.isra.0+0x4a>
 80175c8:	2608      	movs	r6, #8
 80175ca:	e7ae      	b.n	801752a <_strtoul_l.isra.0+0x4a>
 80175cc:	2c30      	cmp	r4, #48	; 0x30
 80175ce:	d0a4      	beq.n	801751a <_strtoul_l.isra.0+0x3a>
 80175d0:	260a      	movs	r6, #10
 80175d2:	e7aa      	b.n	801752a <_strtoul_l.isra.0+0x4a>

080175d4 <_strtoul_r>:
 80175d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80175d6:	4c06      	ldr	r4, [pc, #24]	; (80175f0 <_strtoul_r+0x1c>)
 80175d8:	4d06      	ldr	r5, [pc, #24]	; (80175f4 <_strtoul_r+0x20>)
 80175da:	6824      	ldr	r4, [r4, #0]
 80175dc:	6a24      	ldr	r4, [r4, #32]
 80175de:	2c00      	cmp	r4, #0
 80175e0:	bf08      	it	eq
 80175e2:	462c      	moveq	r4, r5
 80175e4:	9400      	str	r4, [sp, #0]
 80175e6:	f7ff ff7b 	bl	80174e0 <_strtoul_l.isra.0>
 80175ea:	b003      	add	sp, #12
 80175ec:	bd30      	pop	{r4, r5, pc}
 80175ee:	bf00      	nop
 80175f0:	2000000c 	.word	0x2000000c
 80175f4:	20000070 	.word	0x20000070

080175f8 <__submore>:
 80175f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80175fc:	460c      	mov	r4, r1
 80175fe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8017600:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017604:	4299      	cmp	r1, r3
 8017606:	d11d      	bne.n	8017644 <__submore+0x4c>
 8017608:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801760c:	f7ff fa66 	bl	8016adc <_malloc_r>
 8017610:	b918      	cbnz	r0, 801761a <__submore+0x22>
 8017612:	f04f 30ff 	mov.w	r0, #4294967295
 8017616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801761a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801761e:	63a3      	str	r3, [r4, #56]	; 0x38
 8017620:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8017624:	6360      	str	r0, [r4, #52]	; 0x34
 8017626:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801762a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801762e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8017632:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8017636:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801763a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801763e:	6020      	str	r0, [r4, #0]
 8017640:	2000      	movs	r0, #0
 8017642:	e7e8      	b.n	8017616 <__submore+0x1e>
 8017644:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8017646:	0077      	lsls	r7, r6, #1
 8017648:	463a      	mov	r2, r7
 801764a:	f000 f837 	bl	80176bc <_realloc_r>
 801764e:	4605      	mov	r5, r0
 8017650:	2800      	cmp	r0, #0
 8017652:	d0de      	beq.n	8017612 <__submore+0x1a>
 8017654:	eb00 0806 	add.w	r8, r0, r6
 8017658:	4601      	mov	r1, r0
 801765a:	4632      	mov	r2, r6
 801765c:	4640      	mov	r0, r8
 801765e:	f7fb fe8b 	bl	8013378 <memcpy>
 8017662:	f8c4 8000 	str.w	r8, [r4]
 8017666:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801766a:	e7e9      	b.n	8017640 <__submore+0x48>

0801766c <__ascii_wctomb>:
 801766c:	b149      	cbz	r1, 8017682 <__ascii_wctomb+0x16>
 801766e:	2aff      	cmp	r2, #255	; 0xff
 8017670:	bf85      	ittet	hi
 8017672:	238a      	movhi	r3, #138	; 0x8a
 8017674:	6003      	strhi	r3, [r0, #0]
 8017676:	700a      	strbls	r2, [r1, #0]
 8017678:	f04f 30ff 	movhi.w	r0, #4294967295
 801767c:	bf98      	it	ls
 801767e:	2001      	movls	r0, #1
 8017680:	4770      	bx	lr
 8017682:	4608      	mov	r0, r1
 8017684:	4770      	bx	lr

08017686 <memmove>:
 8017686:	4288      	cmp	r0, r1
 8017688:	b510      	push	{r4, lr}
 801768a:	eb01 0302 	add.w	r3, r1, r2
 801768e:	d807      	bhi.n	80176a0 <memmove+0x1a>
 8017690:	1e42      	subs	r2, r0, #1
 8017692:	4299      	cmp	r1, r3
 8017694:	d00a      	beq.n	80176ac <memmove+0x26>
 8017696:	f811 4b01 	ldrb.w	r4, [r1], #1
 801769a:	f802 4f01 	strb.w	r4, [r2, #1]!
 801769e:	e7f8      	b.n	8017692 <memmove+0xc>
 80176a0:	4283      	cmp	r3, r0
 80176a2:	d9f5      	bls.n	8017690 <memmove+0xa>
 80176a4:	1881      	adds	r1, r0, r2
 80176a6:	1ad2      	subs	r2, r2, r3
 80176a8:	42d3      	cmn	r3, r2
 80176aa:	d100      	bne.n	80176ae <memmove+0x28>
 80176ac:	bd10      	pop	{r4, pc}
 80176ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80176b2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80176b6:	e7f7      	b.n	80176a8 <memmove+0x22>

080176b8 <__malloc_lock>:
 80176b8:	4770      	bx	lr

080176ba <__malloc_unlock>:
 80176ba:	4770      	bx	lr

080176bc <_realloc_r>:
 80176bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80176be:	4607      	mov	r7, r0
 80176c0:	4614      	mov	r4, r2
 80176c2:	460e      	mov	r6, r1
 80176c4:	b921      	cbnz	r1, 80176d0 <_realloc_r+0x14>
 80176c6:	4611      	mov	r1, r2
 80176c8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80176cc:	f7ff ba06 	b.w	8016adc <_malloc_r>
 80176d0:	b922      	cbnz	r2, 80176dc <_realloc_r+0x20>
 80176d2:	f7ff f9b5 	bl	8016a40 <_free_r>
 80176d6:	4625      	mov	r5, r4
 80176d8:	4628      	mov	r0, r5
 80176da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80176dc:	f000 f814 	bl	8017708 <_malloc_usable_size_r>
 80176e0:	42a0      	cmp	r0, r4
 80176e2:	d20f      	bcs.n	8017704 <_realloc_r+0x48>
 80176e4:	4621      	mov	r1, r4
 80176e6:	4638      	mov	r0, r7
 80176e8:	f7ff f9f8 	bl	8016adc <_malloc_r>
 80176ec:	4605      	mov	r5, r0
 80176ee:	2800      	cmp	r0, #0
 80176f0:	d0f2      	beq.n	80176d8 <_realloc_r+0x1c>
 80176f2:	4631      	mov	r1, r6
 80176f4:	4622      	mov	r2, r4
 80176f6:	f7fb fe3f 	bl	8013378 <memcpy>
 80176fa:	4631      	mov	r1, r6
 80176fc:	4638      	mov	r0, r7
 80176fe:	f7ff f99f 	bl	8016a40 <_free_r>
 8017702:	e7e9      	b.n	80176d8 <_realloc_r+0x1c>
 8017704:	4635      	mov	r5, r6
 8017706:	e7e7      	b.n	80176d8 <_realloc_r+0x1c>

08017708 <_malloc_usable_size_r>:
 8017708:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801770c:	1f18      	subs	r0, r3, #4
 801770e:	2b00      	cmp	r3, #0
 8017710:	bfbc      	itt	lt
 8017712:	580b      	ldrlt	r3, [r1, r0]
 8017714:	18c0      	addlt	r0, r0, r3
 8017716:	4770      	bx	lr

08017718 <_init>:
 8017718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801771a:	bf00      	nop
 801771c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801771e:	bc08      	pop	{r3}
 8017720:	469e      	mov	lr, r3
 8017722:	4770      	bx	lr

08017724 <_fini>:
 8017724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017726:	bf00      	nop
 8017728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801772a:	bc08      	pop	{r3}
 801772c:	469e      	mov	lr, r3
 801772e:	4770      	bx	lr
