# Day 4 â€“ XOR Gate

## ðŸ”§ Module: `xor_gate.v`
Implements a basic 1-bit XOR gate.

### ðŸ§  Logic Table:
| A | B | C (A^B) |
|---|---|---------|
| 0 | 0 |   0     |
| 0 | 1 |   1     |
| 1 | 0 |   1     |
| 1 | 1 |   0     |

### ðŸ“‚ Files:
- `xor_gate.v` â€“ XOR gate RTL
- `tb_xor_gate.v` â€“ Testbench
- `waveform.png` â€“ Simulation output
