/******************************************************************************
 *
 *  Copyright (C) 2011-2012 Broadcom Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at:
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing, software
 *  distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions and
 *  limitations under the License.
 *
 ******************************************************************************/

/******************************************************************************
 *
 *  The original Work has been changed by NXP Semiconductors.
 *
 *  Copyright (C) 2015 NXP Semiconductors
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing, software
 *  distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions and
 *  limitations under the License.
 *
 *  NOT A CONTRIBUTION
 ******************************************************************************/

#include <stdio.h>
//#include <string>
//#include <vector>
//#include <list>
#ifdef ANDROID
#include <sys/stat.h>
#endif

#include "phNxpConfig.h"
#include <phNfcTypes.h>
#ifndef COMPANION_DEVICE
#include <phNxpLog.h>
#else
#include "companion_log.h"
#endif
#include <phOsalNfc.h>

#define config_name             "libnfc-nxp.conf"
#if (NXP_EXTNS == TRUE)
#define extra_config_base       "libnfc-"
#else
#define extra_config_base       "libnfc-nxp-"
#endif
#define extra_config_ext        ".conf"
#define     IsStringValue       0x80000000

/*
 * Pn66T configuration data
 *
 */

//------------
// NOTE: first byte of cfgData values is the number of data bytes
//------------

//////////////////////////////////////////////////////////////////////////////#
//# NXP TVDD configurations settings
//#    Allow NFCC to configure the external TVDD
//#    Three configurations (0x01, 0x02 and 0x03) are supported
//#    Only one shall be selected (hardware dependency)
//#       Config 1: VUP connected to VBAT
//#       Config 2: VUP connected to external 5V
//#       Config 3: TVDD connected to external 5V
uint8_t cfgData_Nxp_Ext_Tvdd_Cfg_1[] = {0x12, 0x20, 0x02, 0x0F, 0x01, 0xA0, 0x0E, 0x0B, 0x31, 0x01, 0x01, 0x31, 0x00, 0x00, 0x00, 0x01, 0x00, 0xD0, 0x0C};
//const uint8_t cfgData_Nxp_Ext_Tvdd_Cfg_1[] = {0x12, 0x20, 0x02, 0x0F, 0x01, 0xA0, 0x0E, 0x0B, 0x31, 0x01, 0x01, 0x31, 0x00, 0x00, 0x00, 0x01, 0x00, 0xD0, 0x0C};
	
//const uint8_t cfgData_Nxp_Ext_Tvdd_Cfg_2[] = {0x12, 0x20, 0x02, 0x0F, 0x01, 0xA0, 0x0E, 0x0B, 0x11, 0x01, 0xC2, 0xB2, 0x00, 0xB2, 0x1E, 0x1F, 0x00, 0xD0, 0x0C};
//const uint8_t cfgData_Nxp_Ext_Tvdd_Cfg_2[] = {0x12, 0x20, 0x02, 0x0F, 0x01, 0xA0, 0x0E, 0x0B, 0x11, 0x01, 0xC2, 0xc2, 0x00, 0xBa, 0x1E, 0x15, 0x00, 0xD0, 0x0C};
uint8_t cfgData_Nxp_Ext_Tvdd_Cfg_2[] = {0x12, 0x20, 0x02, 0x0F, 0x01, 0xA0, 0x0E, 0x0B, 0x11, 0x01, 0xC2, 0xC2, 0x00, 0xBA, 0x1E, 0x1F, 0x00, 0xD0, 0x0C}; // Eric


uint8_t cfgData_Nxp_Ext_Tvdd_Cfg_3[] = {0x0E, 0x20, 0x02, 0x0B, 0x02, 0xA0, 0x66, 0x01, 0x01, 0xA0, 0x0E, 0x03, 0x52, 0x40, 0x0A};

//////////////////////////////////////////////////////////////////////////////#
//# NXP proprietary settings
const uint8_t cfgData_Nxp_Act_Prop_Extn[] = {0x03, 0x2F, 0x02, 0x00};

//////////////////////////////////////////////////////////////////////////////#
//# NFC forum profile settings
const uint8_t cfgData_Nxp_Nfc_Profile_Extn[] = {0x08, 0x20, 0x02, 0x05, 0x01, 0xA0, 0x44, 0x01, 0x00};

#if((NFC_NXP_CHIP_TYPE == PN548C2) || (NFC_NXP_CHIP_TYPE == PN553))
//////////////////////////////////////////////////////////////////////////////#
//# NFCC Configuration Control
const uint8_t cfgData_Nxp_Nfc_Merge_Rf_Params[] = {0x07, 0x20, 0x02, 0x04, 0x01, 0x85, 0x01, 0x01};
#endif

//////////////////////////////////////////////////////////////////////////////#
//# Standby enable settings
const uint8_t cfgData_Nxp_Core_Standby[] = {0x04, 0x2F, 0x00, 0x01, 0x01};

#ifdef REFDEVICE_66T
#if (FW_VERSION_TO_DOWNLOAD == PROD_11_01_0C)
/*
################################################################################
#  NXP RF Eval1_SLALM_CFG2_EFM_40x20 configuration settings for FW Version = 01.01.0C
################################################################################
#	A0, 0D, 04, 00, 42, FF, FF,           RF_CLIF_CFG_BOOT  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 02, 44, 00, 08, F6, 00,   RF_CLIF_CFG_IDLE  CLIF_ANA_RX_REG
#	A0, 0D, 06, 02, 45, 80, 40, 00, 00,   RF_CLIF_CFG_IDLE  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 06, 02, 4A, 00, 00, 00, 00,   RF_CLIF_CFG_IDLE  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 02, 40, 00,               RF_CLIF_CFG_IDLE  CLIF_ANA_NFCLD_REG
#	A0, 0D, 03, 02, 47, 00,               RF_CLIF_CFG_IDLE  CLIF_ANA_AGC_REG
#	A0, 0D, 06, 02, 35, 00, 3E, 00, 00,   RF_CLIF_CFG_IDLE  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, 02, 33, 0F, 40, 04, 00,   RF_CLIF_CFG_IDLE  CLIF_AGC_CONFIG0_REG
#	A0, 0D, 06, 04, 35, F4, 05, 70, 02,   RF_CLIF_CFG_INITIATOR  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, 04, 42, F8, 40, FF, FF,   RF_CLIF_CFG_INITIATOR  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, C2, 35, 00, 3E, 00, 03,   RF_CLIF_EXT_FIELD_ON  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, C2, 34, F7, 7F, 10, 08,   RF_CLIF_EXT_FIELD_ON  CLIF_AGC_CONFIG1_REG
#	A0, 0D, 06, C2, 33, 03, 40, 04, 80,   RF_CLIF_EXT_FIELD_ON  CLIF_AGC_CONFIG0_REG
#	A0, 0D, 06, 06, 2D, 0D, 25, 2C, 01,   RF_CLIF_CFG_TARGET  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 06, 44, 04, 04, C4, 00,   RF_CLIF_CFG_TARGET  CLIF_ANA_RX_REG
#	A0, 0D, 06, 06, 30, 70, 00, 18, 00,   RF_CLIF_CFG_TARGET  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 06, 45, 83, 60, 40, 05,   RF_CLIF_CFG_TARGET  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 06, 06, 42, 00, 02, FF, FF,   RF_CLIF_CFG_TARGET  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 06, 16, AE, 00, 1F, 00,   RF_CLIF_CFG_TARGET  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 06, 15, 00,               RF_CLIF_CFG_TARGET  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 06, 37, 08, 76, 00, 00,   RF_CLIF_CFG_TARGET  CLIF_TX_CONTROL_REG
#	A0, 0D, 06, 07, 30, 00, 00, 00, 00,   RF_CLIF_CFG_TARGET  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 07, 37, 00, 00, 00, 00,   RF_CLIF_CFG_TARGET  CLIF_TX_CONTROL_REG
#	A0, 0D, 06, 07, 42, 01, 10, FF, FF,   RF_CLIF_CFG_TARGET  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 07, 3F, 08,               RF_CLIF_CFG_TARGET  CLIF_TEST_CONTROL_REG
#	A0, 0D, 03, 32, 03, 3D,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TRANSCEIVE_CONTROL_REG
#	A0, 0D, 04, 32, 42, F8, 40,           RF_CLIF_CFG_BR_106_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 32, 16, 01,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 32, 15, 01,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 32, 4A, 53, 07, 00, 1B,   RF_CLIF_CFG_BR_106_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 32, 0D, 24,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_DATA_MOD_REG
#	A0, 0D, 03, 32, 14, 24,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
#	A0, 0D, 06, 34, 2D, DC, 20, 04, 00,   RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 34, 44, 66, 0A, 00, 00,   RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_ANA_RX_REG
#	A0, 0D, 06, 3A, 4A, 56, 07, 01, 1B,   RF_CLIF_CFG_BR_212_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 3A, 42, 68, 40,           RF_CLIF_CFG_BR_212_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 3A, 16, 00,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 3A, 15, 00,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 3A, 0D, 11,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_DATA_MOD_REG
#	A0, 0D, 03, 3A, 14, 11,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
#	A0, 0D, 06, 3C, 2D, 05, 35, 1E, 01,   RF_CLIF_CFG_BR_212_I_RXA  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 3C, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_212_I_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 06, 3E, 4A, 56, 07, 01, 1B,   RF_CLIF_CFG_BR_424_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 3E, 42, 68, 40,           RF_CLIF_CFG_BR_424_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 3E, 16, 00,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 3E, 15, 00,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 3E, 0D, 08,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_DATA_MOD_REG
#	A0, 0D, 03, 3E, 14, 08,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
#	A0, 0D, 06, 40, 2D, 05, 45, 1E, 01,   RF_CLIF_CFG_BR_424_I_RXA  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 40, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_424_I_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 04, 42, 42, F0, 40,           RF_CLIF_CFG_BR_848_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 42, 4A, 11, 07, 01, 1B,   RF_CLIF_CFG_BR_848_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 42, 16, 00,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 42, 15, 00,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 42, 0D, 04,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_DATA_MOD_REG
#	A0, 0D, 03, 42, 14, 04,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
#	A0, 0D, 06, 48, 44, 65, 0A, 00, 00,   RF_CLIF_CFG_BR_106_I_RXB  CLIF_ANA_RX_REG
#	A0, 0D, 06, 48, 2D, 15, 34, 1F, 01,   RF_CLIF_CFG_BR_106_I_RXB  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 46, 4A, 33, 07, 00, 07,   RF_CLIF_CFG_BR_106_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 46, 42, 68, 40,           RF_CLIF_CFG_BR_106_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 46, 16, 00,               RF_CLIF_CFG_BR_106_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 46, 15, 00,               RF_CLIF_CFG_BR_106_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 4C, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_212_I_RXB  CLIF_ANA_RX_REG
#	A0, 0D, 06, 4C, 2D, 05, 35, 1E, 01,   RF_CLIF_CFG_BR_212_I_RXB  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 4A, 4A, 13, 07, 01, 07,   RF_CLIF_CFG_BR_212_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 4A, 42, 68, 40,           RF_CLIF_CFG_BR_212_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 4A, 16, 00,               RF_CLIF_CFG_BR_212_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 4A, 15, 00,               RF_CLIF_CFG_BR_212_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 50, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_424_I_RXB  CLIF_ANA_RX_REG
#	A0, 0D, 06, 50, 2D, 05, 35, 1E, 01,   RF_CLIF_CFG_BR_424_I_RXB  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 4E, 4A, 12, 07, 01, 07,   RF_CLIF_CFG_BR_424_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 4E, 42, 68, 40,           RF_CLIF_CFG_BR_424_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 4E, 16, 00,               RF_CLIF_CFG_BR_424_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 4E, 15, 00,               RF_CLIF_CFG_BR_424_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 04, 52, 42, 68, 40,           RF_CLIF_CFG_BR_848_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 52, 4A, 11, 07, 01, 07,   RF_CLIF_CFG_BR_848_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 52, 16, 00,               RF_CLIF_CFG_BR_848_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 52, 15, 00,               RF_CLIF_CFG_BR_848_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 58, 2D, 0D, 48, 0C, 01,   RF_CLIF_CFG_BR_212_I_RXF_P  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 58, 44, 55, 08, 00, 00,   RF_CLIF_CFG_BR_212_I_RXF_P  CLIF_ANA_RX_REG
#	A0, 0D, 06, 5E, 2D, 0D, 5A, 0C, 01,   RF_CLIF_CFG_BR_424_I_RXF_P  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 5E, 44, 55, 08, 00, 00,   RF_CLIF_CFG_BR_424_I_RXF_P  CLIF_ANA_RX_REG
#	A0, 0D, 04, 56, 42, 78, 40,           RF_CLIF_CFG_BR_212_I_TXF  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 56, 4A, 43, 07, 00, 07,   RF_CLIF_CFG_BR_212_I_TXF  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 56, 16, 00,               RF_CLIF_CFG_BR_212_I_TXF  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 56, 15, 00,               RF_CLIF_CFG_BR_212_I_TXF  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 04, 5C, 42, 80, 40,           RF_CLIF_CFG_BR_424_I_TXF  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 5C, 4A, 11, 07, 01, 07,   RF_CLIF_CFG_BR_424_I_TXF  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 5C, 16, 00,               RF_CLIF_CFG_BR_424_I_TXF  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 5C, 15, 00,               RF_CLIF_CFG_BR_424_I_TXF  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 30, 44, 05, 04, C4, 00,   RF_CLIF_CFG_TECHNO_T_RXF  CLIF_ANA_RX_REG
#	A0, 0D, 03, 24, 03, 7F,               RF_CLIF_CFG_TECHNO_T_TXA_P  CLIF_TRANSCEIVE_CONTROL_REG
#	A0, 0D, 06, 7A, 16, AE, 00, 1F, 00,   RF_CLIF_CFG_BR_848_T_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 28, 16, 00,               RF_CLIF_CFG_TECHNO_T_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 2C, 16, 00,               RF_CLIF_CFG_TECHNO_T_TXF_P  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 06, 70, 44, 04, 04, C4, 00,   RF_CLIF_CFG_BR_106_T_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 06, 74, 30, E0, 00, 30, 00,   RF_CLIF_CFG_BR_212_T_RXA  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 74, 45, 70,               RF_CLIF_CFG_BR_212_T_RXA  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 03, 75, 45, 60,               RF_CLIF_CFG_BR_212_T_RXA  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 06, 78, 30, 40, 00, 20, 00,   RF_CLIF_CFG_BR_424_T_RXA  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 78, 44, 02, 04, C4, 00,   RF_CLIF_CFG_BR_424_T_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 06, 7C, 30, 26, 00, 08, 00,   RF_CLIF_CFG_BR_848_T_RXA  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 7C, 44, 11, 00, C4, 00,   RF_CLIF_CFG_BR_848_T_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 06, 80, 30, 70, 00, 18, 00,   RF_CLIF_CFG_BR_106_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 80, 44, 04, 04, C4, 00,   RF_CLIF_CFG_BR_106_T_RXB  CLIF_ANA_RX_REG
#	A0, 0D, 06, 84, 30, B0, 00, 45, 00,   RF_CLIF_CFG_BR_212_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 88, 30, B0, 00, 45, 00,   RF_CLIF_CFG_BR_424_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 8C, 30, 70, 00, 18, 00,   RF_CLIF_CFG_BR_848_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 92, 30, 00,               RF_CLIF_CFG_BR_212_T_RXF  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 93, 30, 00,               RF_CLIF_CFG_BR_212_T_RXF  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 08, 45, C3, 82, 71, 05,   RF_CLIF_CFG_I_PASSIVE  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 03, 0A, 44, 60,               RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_RX_REG
#	A0, 0D, 06, 0A, 30, 70, 00, 18, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 0A, 48, 10,               RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_CLK_MAN_REG
#	A0, 0D, 06, 0A, 45, 80, 40, 00, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 06, 0A, 2D, 0D, 25, 2C, 01,   RF_CLIF_CFG_I_ACTIVE  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 03, 0A, 35, 0C,               RF_CLIF_CFG_I_ACTIVE  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, 0B, 30, 00, 00, 00, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 0B, 48, 00,               RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_CLK_MAN_REG
#	A0, 0D, 06, 0B, 85, 00, 00, 00, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_BBA_CONTROL_REG
#	A0, 0D, 06, 1E, 44, 05, 04, C4, 00,   RF_CLIF_CFG_TECHNO_I_RXF_A  CLIF_ANA_RX_REG
#	A0, 0D, 06, 36, 44, 04, 04, C4, 00,   RF_CLIF_CFG_BR_106_I_RXA_A  CLIF_ANA_RX_REG
#	A0, 0D, 03, 10, 16, 00,               RF_CLIF_CFG_T_ACTIVE  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 06, 10, 37, 00, 00, 00, 00,   RF_CLIF_CFG_T_ACTIVE  CLIF_TX_CONTROL_REG
#	A0, 0D, 03, 10, 35, 0C,               RF_CLIF_CFG_T_ACTIVE  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, C4, 42, F8, 40, FF, FF,   RF_CLIF_WL_106_T_TXA_A  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, C4, 4A, 53, 07, 00, 1B,   RF_CLIF_WL_106_T_TXA_A  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 06, C6, 42, 78, 40, FF, FF,   RF_CLIF_WL_212_T_TXF_A  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, C6, 4A, 43, 07, 00, 07,   RF_CLIF_WL_212_T_TXF_A  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 06, C8, 42, 80, 40, FF, FF,   RF_CLIF_WL_424_T_TXF_A  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, C8, 4A, 11, 07, 01, 07,   RF_CLIF_WL_424_T_TXF_A  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 6C, 16, 01,               RF_CLIF_CFG_BR_106_T_TXA_A  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 6C, 15, 01,               RF_CLIF_CFG_BR_106_T_TXA_A  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 90, 16, 00,               RF_CLIF_CFG_BR_212_T_TXF_A  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 90, 15, 00,               RF_CLIF_CFG_BR_212_T_TXF_A  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 96, 16, 00,               RF_CLIF_CFG_BR_424_T_TXF_A  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 96, 15, 00,               RF_CLIF_CFG_BR_424_T_TXF_A  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 04, CA, 42, 68, 40,           RF_CLIF_CFG_STAG  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, CA, 44, 65, 0A, 00, 00,   RF_CLIF_CFG_STAG  CLIF_ANA_RX_REG
#	A0, 0D, 06, CA, 2D, 15, 34, 1F, 01,   RF_CLIF_CFG_STAG  CLIF_SIGPRO_RM_CONFIG1_REG*/


const uint8_t cfgData_Nxp_Rf_Conf_Blk_1[] = {0xFF,
		0x20, 0x02, 0xFC, 0x1F,
		0xA0, 0x0D, 0x04, 0x00, 0x42, 0xFF, 0xFF,
		0xA0, 0x0D, 0x06, 0x02, 0x44, 0x00, 0x08, 0xF6, 0x00,
		0xA0, 0x0D, 0x06, 0x02, 0x45, 0x80, 0x40, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0x02, 0x4A, 0x00, 0x00, 0x00, 0x00,
		0xA0, 0x0D, 0x03, 0x02, 0x40, 0x00,
		0xA0, 0x0D, 0x03, 0x02, 0x47, 0x00,
		0xA0, 0x0D, 0x06, 0x02, 0x35, 0x00, 0x3E, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0x02, 0x33, 0x0F, 0x40, 0x04, 0x00,
		0xA0, 0x0D, 0x06, 0x04, 0x35, 0xF4, 0x05, 0x70, 0x02,
		0xA0, 0x0D, 0x06, 0x04, 0x42, 0xF8, 0x40, 0xFF, 0xFF,
		0xA0, 0x0D, 0x06, 0xC2, 0x35, 0x00, 0x3E, 0x00, 0x03,
		0xA0, 0x0D, 0x06, 0xC2, 0x34, 0xF7, 0x7F, 0x10, 0x08,
		0xA0, 0x0D, 0x06, 0xC2, 0x33, 0x03, 0x40, 0x04, 0x80,
		0xA0, 0x0D, 0x06, 0x06, 0x2D, 0x0D, 0x25, 0x2C, 0x01,
		0xA0, 0x0D, 0x06, 0x06, 0x44, 0x04, 0x04, 0xC4, 0x00,
		0xA0, 0x0D, 0x06, 0x06, 0x30, 0x70, 0x00, 0x18, 0x00,
		0xA0, 0x0D, 0x06, 0x06, 0x45, 0x83, 0x60, 0x40, 0x05,
		0xA0, 0x0D, 0x06, 0x06, 0x42, 0x00, 0x02, 0xFF, 0xFF,
		0xA0, 0x0D, 0x06, 0x06, 0x16, 0xAE, 0x00, 0x1F, 0x00,
		0xA0, 0x0D, 0x03, 0x06, 0x15, 0x00,
		0xA0, 0x0D, 0x06, 0x06, 0x37, 0x08, 0x76, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0x07, 0x30, 0x00, 0x00, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0x07, 0x37, 0x00, 0x00, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0x07, 0x42, 0x01, 0x10, 0xFF, 0xFF,
		0xA0, 0x0D, 0x03, 0x07, 0x3F, 0x08,
		0xA0, 0x0D, 0x03, 0x32, 0x03, 0x3D,
		0xA0, 0x0D, 0x04, 0x32, 0x42, 0xF8, 0x40,
		0xA0, 0x0D, 0x03, 0x32, 0x16, 0x01,
		0xA0, 0x0D, 0x03, 0x32, 0x15, 0x01,
		0xA0, 0x0D, 0x06, 0x32, 0x4A, 0x53, 0x07, 0x00, 0x1B,
		0xA0, 0x0D, 0x03, 0x32, 0x0D, 0x24
};

const uint8_t cfgData_Nxp_Rf_Conf_Blk_2[] = {0xF8,
		0x20, 0x02, 0xF5, 0x21,
		0xA0, 0x0D, 0x03, 0x32, 0x14, 0x24,
		0xA0, 0x0D, 0x06, 0x34, 0x2D, 0xDC, 0x20, 0x04, 0x00,
		0xA0, 0x0D, 0x06, 0x34, 0x44, 0x66, 0x0A, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0x3A, 0x4A, 0x56, 0x07, 0x01, 0x1B,
		0xA0, 0x0D, 0x04, 0x3A, 0x42, 0x68, 0x40,
		0xA0, 0x0D, 0x03, 0x3A, 0x16, 0x00,
		0xA0, 0x0D, 0x03, 0x3A, 0x15, 0x00,
		0xA0, 0x0D, 0x03, 0x3A, 0x0D, 0x11,
		0xA0, 0x0D, 0x03, 0x3A, 0x14, 0x11,
		0xA0, 0x0D, 0x06, 0x3C, 0x2D, 0x05, 0x35, 0x1E, 0x01,
		0xA0, 0x0D, 0x06, 0x3C, 0x44, 0x65, 0x09, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0x3E, 0x4A, 0x56, 0x07, 0x01, 0x1B,
		0xA0, 0x0D, 0x04, 0x3E, 0x42, 0x68, 0x40,
		0xA0, 0x0D, 0x03, 0x3E, 0x16, 0x00,
		0xA0, 0x0D, 0x03, 0x3E, 0x15, 0x00,
		0xA0, 0x0D, 0x03, 0x3E, 0x0D, 0x08,
		0xA0, 0x0D, 0x03, 0x3E, 0x14, 0x08,
		0xA0, 0x0D, 0x06, 0x40, 0x2D, 0x05, 0x45, 0x1E, 0x01,
		0xA0, 0x0D, 0x06, 0x40, 0x44, 0x65, 0x09, 0x00, 0x00,
		0xA0, 0x0D, 0x04, 0x42, 0x42, 0xF0, 0x40,
		0xA0, 0x0D, 0x06, 0x42, 0x4A, 0x11, 0x07, 0x01, 0x1B,
		0xA0, 0x0D, 0x03, 0x42, 0x16, 0x00,
		0xA0, 0x0D, 0x03, 0x42, 0x15, 0x00,
		0xA0, 0x0D, 0x03, 0x42, 0x0D, 0x04,
		0xA0, 0x0D, 0x03, 0x42, 0x14, 0x04,
		0xA0, 0x0D, 0x06, 0x48, 0x44, 0x65, 0x0A, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0x48, 0x2D, 0x15, 0x34, 0x1F, 0x01,
		0xA0, 0x0D, 0x06, 0x46, 0x4A, 0x33, 0x07, 0x00, 0x07,
		0xA0, 0x0D, 0x04, 0x46, 0x42, 0x68, 0x40,
		0xA0, 0x0D, 0x03, 0x46, 0x16, 0x00,
		0xA0, 0x0D, 0x03, 0x46, 0x15, 0x00,
		0xA0, 0x0D, 0x06, 0x4C, 0x44, 0x65, 0x09, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0x4C, 0x2D, 0x05, 0x35, 0x1E, 0x01
};

const uint8_t cfgData_Nxp_Rf_Conf_Blk_3[] = {0xFF,
		0x20, 0x02, 0xFC, 0x22,
		0xA0, 0x0D, 0x04, 0x4A, 0x42, 0x68, 0x40,
		0xA0, 0x0D, 0x03, 0x4A, 0x16, 0x00,
		0xA0, 0x0D, 0x03, 0x4A, 0x15, 0x00,
		0xA0, 0x0D, 0x06, 0x50, 0x44, 0x65, 0x09, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0x50, 0x2D, 0x05, 0x35, 0x1E, 0x01,
		0xA0, 0x0D, 0x06, 0x4E, 0x4A, 0x12, 0x07, 0x01, 0x07,
		0xA0, 0x0D, 0x04, 0x4E, 0x42, 0x68, 0x40,
		0xA0, 0x0D, 0x03, 0x4E, 0x16, 0x00,
		0xA0, 0x0D, 0x03, 0x4E, 0x15, 0x00,
		0xA0, 0x0D, 0x04, 0x52, 0x42, 0x68, 0x40,
		0xA0, 0x0D, 0x06, 0x52, 0x4A, 0x11, 0x07, 0x01, 0x07,
		0xA0, 0x0D, 0x03, 0x52, 0x16, 0x00,
		0xA0, 0x0D, 0x03, 0x52, 0x15, 0x00,
		0xA0, 0x0D, 0x06, 0x58, 0x2D, 0x0D, 0x48, 0x0C, 0x01,
		0xA0, 0x0D, 0x06, 0x58, 0x44, 0x55, 0x08, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0x5E, 0x2D, 0x0D, 0x5A, 0x0C, 0x01,
		0xA0, 0x0D, 0x06, 0x5E, 0x44, 0x55, 0x08, 0x00, 0x00,
		0xA0, 0x0D, 0x04, 0x56, 0x42, 0x78, 0x40,
		0xA0, 0x0D, 0x06, 0x56, 0x4A, 0x43, 0x07, 0x00, 0x07,
		0xA0, 0x0D, 0x03, 0x56, 0x16, 0x00,
		0xA0, 0x0D, 0x03, 0x56, 0x15, 0x00,
		0xA0, 0x0D, 0x04, 0x5C, 0x42, 0x80, 0x40,
		0xA0, 0x0D, 0x06, 0x5C, 0x4A, 0x11, 0x07, 0x01, 0x07,
		0xA0, 0x0D, 0x03, 0x5C, 0x16, 0x00,
		0xA0, 0x0D, 0x03, 0x5C, 0x15, 0x00,
		0xA0, 0x0D, 0x06, 0x30, 0x44, 0x05, 0x04, 0xC4, 0x00,
		0xA0, 0x0D, 0x03, 0x24, 0x03, 0x7F,
		0xA0, 0x0D, 0x06, 0x7A, 0x16, 0xAE, 0x00, 0x1F, 0x00,
		0xA0, 0x0D, 0x03, 0x28, 0x16, 0x00,
		0xA0, 0x0D, 0x03, 0x2C, 0x16, 0x00,
		0xA0, 0x0D, 0x06, 0x70, 0x44, 0x04, 0x04, 0xC4, 0x00,
		0xA0, 0x0D, 0x06, 0x74, 0x30, 0xE0, 0x00, 0x30, 0x00,
		0xA0, 0x0D, 0x03, 0x74, 0x45, 0x70,
		0xA0, 0x0D, 0x03, 0x75, 0x45, 0x60
};

const uint8_t cfgData_Nxp_Rf_Conf_Blk_4[] = {0xFA,
		0x20, 0x02, 0xF7, 0x1E,
		0xA0, 0x0D, 0x06, 0x78, 0x30, 0x40, 0x00, 0x20, 0x00,
		0xA0, 0x0D, 0x06, 0x78, 0x44, 0x02, 0x04, 0xC4, 0x00,
		0xA0, 0x0D, 0x06, 0x7C, 0x30, 0x26, 0x00, 0x08, 0x00,
		0xA0, 0x0D, 0x06, 0x7C, 0x44, 0x11, 0x00, 0xC4, 0x00,
		0xA0, 0x0D, 0x06, 0x80, 0x30, 0x70, 0x00, 0x18, 0x00,
		0xA0, 0x0D, 0x06, 0x80, 0x44, 0x04, 0x04, 0xC4, 0x00,
		0xA0, 0x0D, 0x06, 0x84, 0x30, 0xB0, 0x00, 0x45, 0x00,
		0xA0, 0x0D, 0x06, 0x88, 0x30, 0xB0, 0x00, 0x45, 0x00,
		0xA0, 0x0D, 0x06, 0x8C, 0x30, 0x70, 0x00, 0x18, 0x00,
		0xA0, 0x0D, 0x03, 0x92, 0x30, 0x00,
		0xA0, 0x0D, 0x03, 0x93, 0x30, 0x00,
		0xA0, 0x0D, 0x06, 0x08, 0x45, 0xC3, 0x82, 0x71, 0x05,
		0xA0, 0x0D, 0x03, 0x0A, 0x44, 0x60,
		0xA0, 0x0D, 0x06, 0x0A, 0x30, 0x70, 0x00, 0x18, 0x00,
		0xA0, 0x0D, 0x03, 0x0A, 0x48, 0x10,
		0xA0, 0x0D, 0x06, 0x0A, 0x45, 0x80, 0x40, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0x0A, 0x2D, 0x0D, 0x25, 0x2C, 0x01,
		0xA0, 0x0D, 0x03, 0x0A, 0x35, 0x0C,
		0xA0, 0x0D, 0x06, 0x0B, 0x30, 0x00, 0x00, 0x00, 0x00,
		0xA0, 0x0D, 0x03, 0x0B, 0x48, 0x00,
		0xA0, 0x0D, 0x06, 0x0B, 0x85, 0x00, 0x00, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0x1E, 0x44, 0x05, 0x04, 0xC4, 0x00,
		0xA0, 0x0D, 0x06, 0x36, 0x44, 0x04, 0x04, 0xC4, 0x00,
		0xA0, 0x0D, 0x03, 0x10, 0x16, 0x00,
		0xA0, 0x0D, 0x06, 0x10, 0x37, 0x00, 0x00, 0x00, 0x00,
		0xA0, 0x0D, 0x03, 0x10, 0x35, 0x0C,
		0xA0, 0x0D, 0x06, 0xC4, 0x42, 0xF8, 0x40, 0xFF, 0xFF,
		0xA0, 0x0D, 0x06, 0xC4, 0x4A, 0x53, 0x07, 0x00, 0x1B,
		0xA0, 0x0D, 0x06, 0xC6, 0x42, 0x78, 0x40, 0xFF, 0xFF,
		0xA0, 0x0D, 0x06, 0xC6, 0x4A, 0x43, 0x07, 0x00, 0x07
};

const uint8_t cfgData_Nxp_Rf_Conf_Blk_5[] = {0x5C,
		0x20, 0x02, 0x59, 0x0C,
		0xA0, 0x0D, 0x06, 0xC8, 0x42, 0x80, 0x40, 0xFF, 0xFF,
		0xA0, 0x0D, 0x06, 0xC8, 0x4A, 0x11, 0x07, 0x01, 0x07,
		0xA0, 0x0D, 0x03, 0x6C, 0x16, 0x01,
		0xA0, 0x0D, 0x03, 0x6C, 0x15, 0x01,
		0xA0, 0x0D, 0x03, 0x90, 0x16, 0x00,
		0xA0, 0x0D, 0x03, 0x90, 0x15, 0x00,
		0xA0, 0x0D, 0x03, 0x96, 0x16, 0x00,
		0xA0, 0x0D, 0x03, 0x96, 0x15, 0x00,
		0xA0, 0x0D, 0x04, 0xCA, 0x42, 0x68, 0x40,
		0xA0, 0x0D, 0x06, 0xCA, 0x44, 0x65, 0x0A, 0x00, 0x00,
		0xA0, 0x0D, 0x06, 0xCA, 0x2D, 0x15, 0x34, 0x1F, 0x01,
		0xA0, 0x0D, 0x06, 0x4A, 0x4A, 0x13, 0x07, 0x01, 0x07
};
#elif (FW_VERSION_TO_DOWNLOAD == PROD_11_01_0B)
/*
################################################################################
#  NXP RF Eval1_SLALM_CFG2_EFM_40x20 configuration settings for FW Version = 01.01.0B
################################################################################
#	A0, 0D, 04, 00, 42, FF, FF,           RF_CLIF_CFG_BOOT  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 02, 44, 00, 08, F6, 00,   RF_CLIF_CFG_IDLE  CLIF_ANA_RX_REG
#	A0, 0D, 06, 02, 45, 80, 40, 00, 00,   RF_CLIF_CFG_IDLE  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 06, 02, 4A, 00, 00, 00, 00,   RF_CLIF_CFG_IDLE  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 02, 40, 00,               RF_CLIF_CFG_IDLE  CLIF_ANA_NFCLD_REG
#	A0, 0D, 03, 02, 47, 00,               RF_CLIF_CFG_IDLE  CLIF_ANA_AGC_REG
#	A0, 0D, 06, 02, 35, 00, 3E, 00, 00,   RF_CLIF_CFG_IDLE  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, 02, 33, 0F, 40, 04, 00,   RF_CLIF_CFG_IDLE  CLIF_AGC_CONFIG0_REG
#	A0, 0D, 06, 04, 35, F4, 05, 70, 02,   RF_CLIF_CFG_INITIATOR  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, 04, 42, F8, 40, FF, FF,   RF_CLIF_CFG_INITIATOR  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, C2, 35, 00, 3E, 00, 03,   RF_CLIF_EXT_FIELD_ON  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, C2, 34, F7, 7F, 10, 08,   RF_CLIF_EXT_FIELD_ON  CLIF_AGC_CONFIG1_REG
#	A0, 0D, 06, C2, 33, 03, 40, 04, 80,   RF_CLIF_EXT_FIELD_ON  CLIF_AGC_CONFIG0_REG
#	A0, 0D, 06, 06, 2D, 0D, 25, 2C, 01,   RF_CLIF_CFG_TARGET  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 06, 44, 04, 04, C4, 00,   RF_CLIF_CFG_TARGET  CLIF_ANA_RX_REG
#	A0, 0D, 06, 06, 30, 70, 00, 18, 00,   RF_CLIF_CFG_TARGET  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 06, 45, 83, 60, 40, 05,   RF_CLIF_CFG_TARGET  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 06, 06, 42, 00, 02, FF, FF,   RF_CLIF_CFG_TARGET  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 06, 16, AE, 00, 1F, 00,   RF_CLIF_CFG_TARGET  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 06, 15, 00,               RF_CLIF_CFG_TARGET  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 06, 37, 08, 76, 00, 00,   RF_CLIF_CFG_TARGET  CLIF_TX_CONTROL_REG
#	A0, 0D, 06, 07, 30, 00, 00, 00, 00,   RF_CLIF_CFG_TARGET  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 07, 37, 00, 00, 00, 00,   RF_CLIF_CFG_TARGET  CLIF_TX_CONTROL_REG
#	A0, 0D, 06, 07, 42, 01, 10, FF, FF,   RF_CLIF_CFG_TARGET  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 07, 3F, 08,               RF_CLIF_CFG_TARGET  CLIF_TEST_CONTROL_REG
#	A0, 0D, 03, 32, 03, 3D,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TRANSCEIVE_CONTROL_REG
#	A0, 0D, 04, 32, 42, F8, 40,           RF_CLIF_CFG_BR_106_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 32, 16, 01,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 32, 15, 01,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 32, 4A, 53, 07, 00, 1B,   RF_CLIF_CFG_BR_106_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 32, 0D, 24,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_DATA_MOD_REG
#	A0, 0D, 03, 32, 14, 24,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
#	A0, 0D, 06, 34, 2D, DC, 20, 04, 00,   RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 34, 44, 66, 0A, 00, 00,   RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_ANA_RX_REG
#	A0, 0D, 06, 3A, 4A, 56, 07, 01, 1B,   RF_CLIF_CFG_BR_212_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 3A, 42, 68, 40,           RF_CLIF_CFG_BR_212_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 3A, 16, 00,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 3A, 15, 00,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 3A, 0D, 11,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_DATA_MOD_REG
#	A0, 0D, 03, 3A, 14, 11,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
#	A0, 0D, 06, 3C, 2D, 05, 35, 1E, 01,   RF_CLIF_CFG_BR_212_I_RXA  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 3C, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_212_I_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 06, 3E, 4A, 56, 07, 01, 1B,   RF_CLIF_CFG_BR_424_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 3E, 42, 68, 40,           RF_CLIF_CFG_BR_424_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 3E, 16, 00,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 3E, 15, 00,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 3E, 0D, 08,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_DATA_MOD_REG
#	A0, 0D, 03, 3E, 14, 08,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
#	A0, 0D, 06, 40, 2D, 05, 45, 1E, 01,   RF_CLIF_CFG_BR_424_I_RXA  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 40, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_424_I_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 04, 42, 42, F0, 40,           RF_CLIF_CFG_BR_848_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 42, 4A, 11, 07, 01, 1B,   RF_CLIF_CFG_BR_848_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 42, 16, 00,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 42, 15, 00,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 42, 0D, 04,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_DATA_MOD_REG
#	A0, 0D, 03, 42, 14, 04,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
#	A0, 0D, 06, 48, 44, 65, 0A, 00, 00,   RF_CLIF_CFG_BR_106_I_RXB  CLIF_ANA_RX_REG
#	A0, 0D, 06, 48, 2D, 15, 34, 1F, 01,   RF_CLIF_CFG_BR_106_I_RXB  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 46, 4A, 33, 07, 00, 07,   RF_CLIF_CFG_BR_106_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 46, 42, 68, 40,           RF_CLIF_CFG_BR_106_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 46, 16, 00,               RF_CLIF_CFG_BR_106_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 46, 15, 00,               RF_CLIF_CFG_BR_106_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 4C, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_212_I_RXB  CLIF_ANA_RX_REG
#	A0, 0D, 06, 4C, 2D, 05, 35, 1E, 01,   RF_CLIF_CFG_BR_212_I_RXB  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 4A, 4A, 13, 07, 01, 07,   RF_CLIF_CFG_BR_212_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 4A, 42, 68, 40,           RF_CLIF_CFG_BR_212_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 4A, 16, 00,               RF_CLIF_CFG_BR_212_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 4A, 15, 00,               RF_CLIF_CFG_BR_212_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 50, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_424_I_RXB  CLIF_ANA_RX_REG
#	A0, 0D, 06, 50, 2D, 05, 35, 1E, 01,   RF_CLIF_CFG_BR_424_I_RXB  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 4E, 4A, 12, 07, 01, 07,   RF_CLIF_CFG_BR_424_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 4E, 42, 68, 40,           RF_CLIF_CFG_BR_424_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 4E, 16, 00,               RF_CLIF_CFG_BR_424_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 4E, 15, 00,               RF_CLIF_CFG_BR_424_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 04, 52, 42, 68, 40,           RF_CLIF_CFG_BR_848_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 52, 4A, 11, 07, 01, 07,   RF_CLIF_CFG_BR_848_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 52, 16, 00,               RF_CLIF_CFG_BR_848_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 52, 15, 00,               RF_CLIF_CFG_BR_848_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 58, 2D, 0D, 48, 0C, 01,   RF_CLIF_CFG_BR_212_I_RXF_P  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 58, 44, 55, 08, 00, 00,   RF_CLIF_CFG_BR_212_I_RXF_P  CLIF_ANA_RX_REG
#	A0, 0D, 06, 5E, 2D, 0D, 5A, 0C, 01,   RF_CLIF_CFG_BR_424_I_RXF_P  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 5E, 44, 55, 08, 00, 00,   RF_CLIF_CFG_BR_424_I_RXF_P  CLIF_ANA_RX_REG
#	A0, 0D, 04, 56, 42, 78, 40,           RF_CLIF_CFG_BR_212_I_TXF  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 56, 4A, 43, 07, 00, 07,   RF_CLIF_CFG_BR_212_I_TXF  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 56, 16, 00,               RF_CLIF_CFG_BR_212_I_TXF  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 56, 15, 00,               RF_CLIF_CFG_BR_212_I_TXF  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 04, 5C, 42, 80, 40,           RF_CLIF_CFG_BR_424_I_TXF  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 5C, 4A, 11, 07, 01, 07,   RF_CLIF_CFG_BR_424_I_TXF  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 5C, 16, 00,               RF_CLIF_CFG_BR_424_I_TXF  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 5C, 15, 00,               RF_CLIF_CFG_BR_424_I_TXF  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 30, 44, 05, 04, C4, 00,   RF_CLIF_CFG_TECHNO_T_RXF  CLIF_ANA_RX_REG
#	A0, 0D, 03, 24, 03, 7F,               RF_CLIF_CFG_TECHNO_T_TXA_P  CLIF_TRANSCEIVE_CONTROL_REG
#	A0, 0D, 06, 7A, 16, AE, 00, 1F, 00,   RF_CLIF_CFG_BR_848_T_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 28, 16, 00,               RF_CLIF_CFG_TECHNO_T_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 2C, 16, 00,               RF_CLIF_CFG_TECHNO_T_TXF_P  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 06, 70, 44, 04, 04, C4, 00,   RF_CLIF_CFG_BR_106_T_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 06, 74, 30, E0, 00, 30, 00,   RF_CLIF_CFG_BR_212_T_RXA  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 74, 45, 70,               RF_CLIF_CFG_BR_212_T_RXA  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 03, 75, 45, 60,               RF_CLIF_CFG_BR_212_T_RXA  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 06, 78, 30, 40, 00, 20, 00,   RF_CLIF_CFG_BR_424_T_RXA  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 78, 44, 02, 04, C4, 00,   RF_CLIF_CFG_BR_424_T_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 06, 7C, 30, 26, 00, 08, 00,   RF_CLIF_CFG_BR_848_T_RXA  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 7C, 44, 11, 00, C4, 00,   RF_CLIF_CFG_BR_848_T_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 06, 80, 30, 70, 00, 18, 00,   RF_CLIF_CFG_BR_106_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 80, 44, 04, 04, C4, 00,   RF_CLIF_CFG_BR_106_T_RXB  CLIF_ANA_RX_REG
#	A0, 0D, 06, 84, 30, B0, 00, 45, 00,   RF_CLIF_CFG_BR_212_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 88, 30, B0, 00, 45, 00,   RF_CLIF_CFG_BR_424_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 8C, 30, 70, 00, 18, 00,   RF_CLIF_CFG_BR_848_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 92, 30, 00,               RF_CLIF_CFG_BR_212_T_RXF  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 93, 30, 00,               RF_CLIF_CFG_BR_212_T_RXF  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 08, 45, C3, 82, 71, 05,   RF_CLIF_CFG_I_PASSIVE  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 03, 0A, 44, 60,               RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_RX_REG
#	A0, 0D, 06, 0A, 30, 70, 00, 18, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 0A, 48, 10,               RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_CLK_MAN_REG
#	A0, 0D, 06, 0A, 45, 80, 40, 00, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 06, 0A, 2D, 0D, 25, 2C, 01,   RF_CLIF_CFG_I_ACTIVE  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 03, 0A, 35, 0C,               RF_CLIF_CFG_I_ACTIVE  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, 0B, 30, 00, 00, 00, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 0B, 48, 00,               RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_CLK_MAN_REG
#	A0, 0D, 06, 0B, 85, 00, 00, 00, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_BBA_CONTROL_REG
#	A0, 0D, 06, 1E, 44, 05, 04, C4, 00,   RF_CLIF_CFG_TECHNO_I_RXF_A  CLIF_ANA_RX_REG
#	A0, 0D, 06, 36, 44, 04, 04, C4, 00,   RF_CLIF_CFG_BR_106_I_RXA_A  CLIF_ANA_RX_REG
#	A0, 0D, 03, 10, 16, 00,               RF_CLIF_CFG_T_ACTIVE  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 06, 10, 37, 00, 00, 00, 00,   RF_CLIF_CFG_T_ACTIVE  CLIF_TX_CONTROL_REG
#	A0, 0D, 03, 10, 35, 0C,               RF_CLIF_CFG_T_ACTIVE  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, C4, 42, F8, 40, FF, FF,   RF_CLIF_WL_106_T_TXA_A  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, C4, 4A, 53, 07, 00, 1B,   RF_CLIF_WL_106_T_TXA_A  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 06, C6, 42, 78, 40, FF, FF,   RF_CLIF_WL_212_T_TXF_A  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, C6, 4A, 43, 07, 00, 07,   RF_CLIF_WL_212_T_TXF_A  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 06, C8, 42, 80, 40, FF, FF,   RF_CLIF_WL_424_T_TXF_A  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, C8, 4A, 11, 07, 01, 07,   RF_CLIF_WL_424_T_TXF_A  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 6C, 16, 01,               RF_CLIF_CFG_BR_106_T_TXA_A  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 6C, 15, 01,               RF_CLIF_CFG_BR_106_T_TXA_A  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 90, 16, 00,               RF_CLIF_CFG_BR_212_T_TXF_A  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 90, 15, 00,               RF_CLIF_CFG_BR_212_T_TXF_A  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 96, 16, 00,               RF_CLIF_CFG_BR_424_T_TXF_A  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 96, 15, 00,               RF_CLIF_CFG_BR_424_T_TXF_A  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 04, CA, 42, 68, 40,           RF_CLIF_CFG_STAG  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, CA, 44, 65, 0A, 00, 00,   RF_CLIF_CFG_STAG  CLIF_ANA_RX_REG
#	A0, 0D, 06, CA, 2D, 15, 34, 1F, 01,   RF_CLIF_CFG_STAG  CLIF_SIGPRO_RM_CONFIG1_REG
*/


//# *** Eval1_SLALM_CFG2_EFM_40x20 FW VERSION = 01.01.0B    ***
const uint8_t cfgData_Nxp_Rf_Conf_Blk_1[] = {0xFF,
 0x20, 0x02, 0xFC, 0x1F,
 0xA0, 0x0D, 0x04, 0x00, 0x42, 0xFF, 0xFF,
 0xA0, 0x0D, 0x06, 0x02, 0x44, 0x00, 0x08, 0xF6, 0x00,
 0xA0, 0x0D, 0x06, 0x02, 0x45, 0x80, 0x40, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0x02, 0x4A, 0x00, 0x00, 0x00, 0x00,
 0xA0, 0x0D, 0x03, 0x02, 0x40, 0x00,
 0xA0, 0x0D, 0x03, 0x02, 0x47, 0x00,
 0xA0, 0x0D, 0x06, 0x02, 0x35, 0x00, 0x3E, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0x02, 0x33, 0x0F, 0x40, 0x04, 0x00,
 0xA0, 0x0D, 0x06, 0x04, 0x35, 0xF4, 0x05, 0x70, 0x02,
 0xA0, 0x0D, 0x06, 0x04, 0x42, 0xF8, 0x40, 0xFF, 0xFF,
 0xA0, 0x0D, 0x06, 0xC2, 0x35, 0x00, 0x3E, 0x00, 0x03,
 0xA0, 0x0D, 0x06, 0xC2, 0x34, 0xF7, 0x7F, 0x10, 0x08,
 0xA0, 0x0D, 0x06, 0xC2, 0x33, 0x03, 0x40, 0x04, 0x80,
 0xA0, 0x0D, 0x06, 0x06, 0x2D, 0x0D, 0x25, 0x2C, 0x01,
 0xA0, 0x0D, 0x06, 0x06, 0x44, 0x04, 0x04, 0xC4, 0x00,
 0xA0, 0x0D, 0x06, 0x06, 0x30, 0x70, 0x00, 0x18, 0x00,
 0xA0, 0x0D, 0x06, 0x06, 0x45, 0x83, 0x60, 0x40, 0x05,
 0xA0, 0x0D, 0x06, 0x06, 0x42, 0x00, 0x02, 0xFF, 0xFF,
 0xA0, 0x0D, 0x06, 0x06, 0x16, 0xAE, 0x00, 0x1F, 0x00,
 0xA0, 0x0D, 0x03, 0x06, 0x15, 0x00,
 0xA0, 0x0D, 0x06, 0x06, 0x37, 0x08, 0x76, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0x07, 0x30, 0x00, 0x00, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0x07, 0x37, 0x00, 0x00, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0x07, 0x42, 0x01, 0x10, 0xFF, 0xFF,
 0xA0, 0x0D, 0x03, 0x07, 0x3F, 0x08,
 0xA0, 0x0D, 0x03, 0x32, 0x03, 0x3D,
 0xA0, 0x0D, 0x04, 0x32, 0x42, 0xF8, 0x40,
 0xA0, 0x0D, 0x03, 0x32, 0x16, 0x01,
 0xA0, 0x0D, 0x03, 0x32, 0x15, 0x01,
 0xA0, 0x0D, 0x06, 0x32, 0x4A, 0x53, 0x07, 0x00, 0x1B,
 0xA0, 0x0D, 0x03, 0x32, 0x0D, 0x24
};


//# *** Eval1_SLALM_CFG2_EFM_40x20 FW VERSION = 01.01.0B    ***
const uint8_t cfgData_Nxp_Rf_Conf_Blk_2[] = {0xF8,
 0x20, 0x02, 0xF5, 0x21,
 0xA0, 0x0D, 0x03, 0x32, 0x14, 0x24,
 0xA0, 0x0D, 0x06, 0x34, 0x2D, 0xDC, 0x20, 0x04, 0x00,
 0xA0, 0x0D, 0x06, 0x34, 0x44, 0x66, 0x0A, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0x3A, 0x4A, 0x56, 0x07, 0x01, 0x1B,
 0xA0, 0x0D, 0x04, 0x3A, 0x42, 0x68, 0x40,
 0xA0, 0x0D, 0x03, 0x3A, 0x16, 0x00,
 0xA0, 0x0D, 0x03, 0x3A, 0x15, 0x00,
 0xA0, 0x0D, 0x03, 0x3A, 0x0D, 0x11,
 0xA0, 0x0D, 0x03, 0x3A, 0x14, 0x11,
 0xA0, 0x0D, 0x06, 0x3C, 0x2D, 0x05, 0x35, 0x1E, 0x01,
 0xA0, 0x0D, 0x06, 0x3C, 0x44, 0x65, 0x09, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0x3E, 0x4A, 0x56, 0x07, 0x01, 0x1B,
 0xA0, 0x0D, 0x04, 0x3E, 0x42, 0x68, 0x40,
 0xA0, 0x0D, 0x03, 0x3E, 0x16, 0x00,
 0xA0, 0x0D, 0x03, 0x3E, 0x15, 0x00,
 0xA0, 0x0D, 0x03, 0x3E, 0x0D, 0x08,
 0xA0, 0x0D, 0x03, 0x3E, 0x14, 0x08,
 0xA0, 0x0D, 0x06, 0x40, 0x2D, 0x05, 0x45, 0x1E, 0x01,
 0xA0, 0x0D, 0x06, 0x40, 0x44, 0x65, 0x09, 0x00, 0x00,
 0xA0, 0x0D, 0x04, 0x42, 0x42, 0xF0, 0x40,
 0xA0, 0x0D, 0x06, 0x42, 0x4A, 0x11, 0x07, 0x01, 0x1B,
 0xA0, 0x0D, 0x03, 0x42, 0x16, 0x00,
 0xA0, 0x0D, 0x03, 0x42, 0x15, 0x00,
 0xA0, 0x0D, 0x03, 0x42, 0x0D, 0x04,
 0xA0, 0x0D, 0x03, 0x42, 0x14, 0x04,
 0xA0, 0x0D, 0x06, 0x48, 0x44, 0x65, 0x0A, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0x48, 0x2D, 0x15, 0x34, 0x1F, 0x01,
 0xA0, 0x0D, 0x06, 0x46, 0x4A, 0x33, 0x07, 0x00, 0x07,
 0xA0, 0x0D, 0x04, 0x46, 0x42, 0x68, 0x40,
 0xA0, 0x0D, 0x03, 0x46, 0x16, 0x00,
 0xA0, 0x0D, 0x03, 0x46, 0x15, 0x00,
 0xA0, 0x0D, 0x06, 0x4C, 0x44, 0x65, 0x09, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0x4C, 0x2D, 0x05, 0x35, 0x1E, 0x01};
/*,
 0xA0, 0x0D, 0x06, 0x4A, 0x4A, 0x13, 0x07, 0x01, 0x07
};*/

//# *** Eval1_SLALM_CFG2_EFM_40x20 FW VERSION = 01.01.0B    ***
const uint8_t cfgData_Nxp_Rf_Conf_Blk_3[] = {0xFF,
 0x20, 0x02, 0xFC, 0x22,
 0xA0, 0x0D, 0x04, 0x4A, 0x42, 0x68, 0x40,
 0xA0, 0x0D, 0x03, 0x4A, 0x16, 0x00,
 0xA0, 0x0D, 0x03, 0x4A, 0x15, 0x00,
 0xA0, 0x0D, 0x06, 0x50, 0x44, 0x65, 0x09, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0x50, 0x2D, 0x05, 0x35, 0x1E, 0x01,
 0xA0, 0x0D, 0x06, 0x4E, 0x4A, 0x12, 0x07, 0x01, 0x07,
 0xA0, 0x0D, 0x04, 0x4E, 0x42, 0x68, 0x40,
 0xA0, 0x0D, 0x03, 0x4E, 0x16, 0x00,
 0xA0, 0x0D, 0x03, 0x4E, 0x15, 0x00,
 0xA0, 0x0D, 0x04, 0x52, 0x42, 0x68, 0x40,
 0xA0, 0x0D, 0x06, 0x52, 0x4A, 0x11, 0x07, 0x01, 0x07,
 0xA0, 0x0D, 0x03, 0x52, 0x16, 0x00,
 0xA0, 0x0D, 0x03, 0x52, 0x15, 0x00,
 0xA0, 0x0D, 0x06, 0x58, 0x2D, 0x0D, 0x48, 0x0C, 0x01,
 0xA0, 0x0D, 0x06, 0x58, 0x44, 0x55, 0x08, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0x5E, 0x2D, 0x0D, 0x5A, 0x0C, 0x01,
 0xA0, 0x0D, 0x06, 0x5E, 0x44, 0x55, 0x08, 0x00, 0x00,
 0xA0, 0x0D, 0x04, 0x56, 0x42, 0x78, 0x40,
 0xA0, 0x0D, 0x06, 0x56, 0x4A, 0x43, 0x07, 0x00, 0x07,
 0xA0, 0x0D, 0x03, 0x56, 0x16, 0x00,
 0xA0, 0x0D, 0x03, 0x56, 0x15, 0x00,
 0xA0, 0x0D, 0x04, 0x5C, 0x42, 0x80, 0x40,
 0xA0, 0x0D, 0x06, 0x5C, 0x4A, 0x11, 0x07, 0x01, 0x07,
 0xA0, 0x0D, 0x03, 0x5C, 0x16, 0x00,
 0xA0, 0x0D, 0x03, 0x5C, 0x15, 0x00,
 0xA0, 0x0D, 0x06, 0x30, 0x44, 0x05, 0x04, 0xC4, 0x00,
 0xA0, 0x0D, 0x03, 0x24, 0x03, 0x7F,
 0xA0, 0x0D, 0x06, 0x7A, 0x16, 0xAE, 0x00, 0x1F, 0x00,
 0xA0, 0x0D, 0x03, 0x28, 0x16, 0x00,
 0xA0, 0x0D, 0x03, 0x2C, 0x16, 0x00,
 0xA0, 0x0D, 0x06, 0x70, 0x44, 0x04, 0x04, 0xC4, 0x00,
 0xA0, 0x0D, 0x06, 0x74, 0x30, 0xE0, 0x00, 0x30, 0x00,
 0xA0, 0x0D, 0x03, 0x74, 0x45, 0x70,
 0xA0, 0x0D, 0x03, 0x75, 0x45, 0x60
};

//# *** Eval1_SLALM_CFG2_EFM_40x20 FW VERSION = 01.01.0B    ***
const uint8_t cfgData_Nxp_Rf_Conf_Blk_4[] = {0xFA,
 0x20, 0x02, 0xF7, 0x1E,
 0xA0, 0x0D, 0x06, 0x78, 0x30, 0x40, 0x00, 0x20, 0x00,
 0xA0, 0x0D, 0x06, 0x78, 0x44, 0x02, 0x04, 0xC4, 0x00,
 0xA0, 0x0D, 0x06, 0x7C, 0x30, 0x26, 0x00, 0x08, 0x00,
 0xA0, 0x0D, 0x06, 0x7C, 0x44, 0x11, 0x00, 0xC4, 0x00,
 0xA0, 0x0D, 0x06, 0x80, 0x30, 0x70, 0x00, 0x18, 0x00,
 0xA0, 0x0D, 0x06, 0x80, 0x44, 0x04, 0x04, 0xC4, 0x00,
 0xA0, 0x0D, 0x06, 0x84, 0x30, 0xB0, 0x00, 0x45, 0x00,
 0xA0, 0x0D, 0x06, 0x88, 0x30, 0xB0, 0x00, 0x45, 0x00,
 0xA0, 0x0D, 0x06, 0x8C, 0x30, 0x70, 0x00, 0x18, 0x00,
 0xA0, 0x0D, 0x03, 0x92, 0x30, 0x00,
 0xA0, 0x0D, 0x03, 0x93, 0x30, 0x00,
 0xA0, 0x0D, 0x06, 0x08, 0x45, 0xC3, 0x82, 0x71, 0x05,
 0xA0, 0x0D, 0x03, 0x0A, 0x44, 0x60,
 0xA0, 0x0D, 0x06, 0x0A, 0x30, 0x70, 0x00, 0x18, 0x00,
 0xA0, 0x0D, 0x03, 0x0A, 0x48, 0x10,
 0xA0, 0x0D, 0x06, 0x0A, 0x45, 0x80, 0x40, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0x0A, 0x2D, 0x0D, 0x25, 0x2C, 0x01,
 0xA0, 0x0D, 0x03, 0x0A, 0x35, 0x0C,
 0xA0, 0x0D, 0x06, 0x0B, 0x30, 0x00, 0x00, 0x00, 0x00,
 0xA0, 0x0D, 0x03, 0x0B, 0x48, 0x00,
 0xA0, 0x0D, 0x06, 0x0B, 0x85, 0x00, 0x00, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0x1E, 0x44, 0x05, 0x04, 0xC4, 0x00,
 0xA0, 0x0D, 0x06, 0x36, 0x44, 0x04, 0x04, 0xC4, 0x00,
 0xA0, 0x0D, 0x03, 0x10, 0x16, 0x00,
 0xA0, 0x0D, 0x06, 0x10, 0x37, 0x00, 0x00, 0x00, 0x00,
 0xA0, 0x0D, 0x03, 0x10, 0x35, 0x0C,
 0xA0, 0x0D, 0x06, 0xC4, 0x42, 0xF8, 0x40, 0xFF, 0xFF,
 0xA0, 0x0D, 0x06, 0xC4, 0x4A, 0x53, 0x07, 0x00, 0x1B,
 0xA0, 0x0D, 0x06, 0xC6, 0x42, 0x78, 0x40, 0xFF, 0xFF,
 0xA0, 0x0D, 0x06, 0xC6, 0x4A, 0x43, 0x07, 0x00, 0x07
};

//# *** Eval1_SLALM_CFG2_EFM_40x20 FW VERSION = 01.01.0B    ***
const uint8_t cfgData_Nxp_Rf_Conf_Blk_5[] = {0x5C,
 0x20, 0x02, 0x59, 0x0C,
 0xA0, 0x0D, 0x06, 0xC8, 0x42, 0x80, 0x40, 0xFF, 0xFF,
 0xA0, 0x0D, 0x06, 0xC8, 0x4A, 0x11, 0x07, 0x01, 0x07,
 0xA0, 0x0D, 0x03, 0x6C, 0x16, 0x01,
 0xA0, 0x0D, 0x03, 0x6C, 0x15, 0x01,
 0xA0, 0x0D, 0x03, 0x90, 0x16, 0x00,
 0xA0, 0x0D, 0x03, 0x90, 0x15, 0x00,
 0xA0, 0x0D, 0x03, 0x96, 0x16, 0x00,
 0xA0, 0x0D, 0x03, 0x96, 0x15, 0x00,
 0xA0, 0x0D, 0x04, 0xCA, 0x42, 0x68, 0x40,
 0xA0, 0x0D, 0x06, 0xCA, 0x44, 0x65, 0x0A, 0x00, 0x00,
 0xA0, 0x0D, 0x06, 0xCA, 0x2D, 0x15, 0x34, 0x1F, 0x01,
 0xA0, 0x0D, 0x06, 0x4A, 0x4A, 0x13, 0x07, 0x01, 0x07
};
#endif /* firmware to download */

#else /* REFDEVICE_66T */
#if 0
const uint8_t cfgData_Nxp_Rf_Conf_Blk_1[] = { 0xFF, 
        0x20, 0x02, 0xFC, 0x1F,
	0xA0, 0x0D, 0x04, 0x00, 0x42, 0xFF, 0xFF,           
	0xA0, 0x0D, 0x06, 0x02, 0x44, 0x00, 0x08, 0xF6, 0x00, 
	0xA0, 0x0D, 0x06, 0x02, 0x45, 0x80, 0x40, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x02, 0x4A, 0x00, 0x00, 0x00, 0x00, 
	0xA0, 0x0D, 0x03, 0x02, 0x40, 0x00,             
	0xA0, 0x0D, 0x03, 0x02, 0x47, 0x00,             
	0xA0, 0x0D, 0x06, 0x02, 0x35, 0x00, 0x3E, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x02, 0x33, 0x0F, 0x40, 0x04, 0x00, 
	0xA0, 0x0D, 0x06, 0x04, 0x35, 0xF4, 0x05, 0x70, 0x02, 
	0xA0, 0x0D, 0x06, 0x04, 0x42, 0xF8, 0x40, 0xFF, 0xFF, 
	0xA0, 0x0D, 0x06, 0xC2, 0x35, 0x00, 0x3E, 0x00, 0x03, 
	0xA0, 0x0D, 0x06, 0xC2, 0x34, 0xF7, 0x7F, 0x10, 0x08, 
	0xA0, 0x0D, 0x06, 0xC2, 0x33, 0x03, 0x40, 0x04, 0x80, 
	0xA0, 0x0D, 0x06, 0x06, 0x2D, 0x0D, 0x25, 0x2C, 0x01, 
	0xA0, 0x0D, 0x06, 0x06, 0x44, 0x04, 0x04, 0xC4, 0x00, 
	0xA0, 0x0D, 0x06, 0x06, 0x30, 0x70, 0x00, 0x18, 0x00, 
	0xA0, 0x0D, 0x06, 0x06, 0x45, 0x83, 0x60, 0x40, 0x05, 
	0xA0, 0x0D, 0x06, 0x06, 0x42, 0x00, 0x02, 0xF8, 0xF8, 
	0xA0, 0x0D, 0x06, 0x06, 0x16, 0xAE, 0x00, 0x1F, 0x00, 
	0xA0, 0x0D, 0x03, 0x06, 0x15, 0x00,             
	0xA0, 0x0D, 0x06, 0x06, 0x37, 0x08, 0x76, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x07, 0x30, 0x00, 0x00, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x07, 0x37, 0x00, 0x00, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x07, 0x42, 0x01, 0x10, 0xFF, 0xFF, 
	0xA0, 0x0D, 0x03, 0x07, 0x3F, 0x08,             
	0xA0, 0x0D, 0x03, 0x32, 0x03, 0x3D, 
	0xA0, 0x0D, 0x04, 0x32, 0x42, 0xF8, 0x40, 
	0xA0, 0x0D, 0x03, 0x32, 0x16, 0x01, 
	0xA0, 0x0D, 0x03, 0x32, 0x15, 0x01, 
	0xA0, 0x0D, 0x06, 0x32, 0x4A, 0x53, 0x07, 0x00, 0x1B, 
	0xA0, 0x0D, 0x03, 0x32, 0x0D, 0x24
};

const uint8_t cfgData_Nxp_Rf_Conf_Blk_2[] = { 0xFB, 
        0x20, 0x02, 0xF8, 0x21,
    	0xA0, 0x0D, 0x03, 0x32, 0x14, 0x24, 
    	0xA0, 0x0D, 0x06, 0x34, 0x2D, 0xDC, 0x20, 0x04, 0x00, 
    	0xA0, 0x0D, 0x06, 0x34, 0x44, 0x66, 0x08, 0x00, 0x00, 
    	0xA0, 0x0D, 0x06, 0x3A, 0x4A, 0x56, 0x07, 0x01, 0x1B, 
    	0xA0, 0x0D, 0x04, 0x3A, 0x42, 0x68, 0x40, 
    	0xA0, 0x0D, 0x03, 0x3A, 0x16, 0x00, 
    	0xA0, 0x0D, 0x03, 0x3A, 0x15, 0x00, 
    	0xA0, 0x0D, 0x03, 0x3A, 0x0D, 0x11, 
    	0xA0, 0x0D, 0x03, 0x3A, 0x14, 0x11, 
    	0xA0, 0x0D, 0x06, 0x3C, 0x2D, 0x05, 0x35, 0x1E, 0x01, 
    	0xA0, 0x0D, 0x06, 0x3C, 0x44, 0x65, 0x09, 0x00, 0x00, 
    	0xA0, 0x0D, 0x06, 0x3E, 0x4A, 0x56, 0x07, 0x01, 0x1B, 
    	0xA0, 0x0D, 0x04, 0x3E, 0x42, 0x68, 0x40, 
    	0xA0, 0x0D, 0x03, 0x3E, 0x16, 0x00, 
    	0xA0, 0x0D, 0x03, 0x3E, 0x15, 0x00, 
    	0xA0, 0x0D, 0x03, 0x3E, 0x0D, 0x08, 
    	0xA0, 0x0D, 0x03, 0x3E, 0x14, 0x08, 
    	0xA0, 0x0D, 0x06, 0x40, 0x2D, 0x05, 0x45, 0x1E, 0x01, 
    	0xA0, 0x0D, 0x06, 0x40, 0x44, 0x65, 0x09, 0x00, 0x00, 
    	0xA0, 0x0D, 0x04, 0x42, 0x42, 0xF0, 0x40, 
    	0xA0, 0x0D, 0x06, 0x42, 0x4A, 0x11, 0x07, 0x01, 0x1B, 
    	0xA0, 0x0D, 0x03, 0x42, 0x16, 0x00, 
    	0xA0, 0x0D, 0x03, 0x42, 0x15, 0x00, 
    	0xA0, 0x0D, 0x03, 0x42, 0x0D, 0x04, 
    	0xA0, 0x0D, 0x03, 0x42, 0x14, 0x04, 
    	0xA0, 0x0D, 0x06, 0x48, 0x44, 0x65, 0x0A, 0x00, 0x00, 
    	0xA0, 0x0D, 0x06, 0x48, 0x2D, 0x15, 0x34, 0x1F, 0x01, 
    	0xA0, 0x0D, 0x06, 0x46, 0x4A, 0x33, 0x07, 0x00, 0x07, 
    	0xA0, 0x0D, 0x04, 0x46, 0x42, 0x68, 0x40, 
    	0xA0, 0x0D, 0x03, 0x46, 0x16, 0x00, 
    	
    	0xA0, 0x0D, 0x06, 0x4C, 0x44, 0x65, 0x09, 0x00, 0x00, 
    	0xA0, 0x0D, 0x06, 0x4C, 0x2D, 0x05, 0x35, 0x1E, 0x01, 
    	0xA0, 0x0D, 0x06, 0x4A, 0x4A, 0x13, 0x07, 0x01, 0x07
};

const uint8_t cfgData_Nxp_Rf_Conf_Blk_3[] = { 0xFF, 
        0x20, 0x02, 0xFC, 0x22,
    	0xA0, 0x0D, 0x04, 0x4A, 0x42, 0x68, 0x40,
    	0xA0, 0x0D, 0x03, 0x4A, 0x16, 0x00,
    	0xA0, 0x0D, 0x03, 0x4A, 0x15, 0x00, 
    	0xA0, 0x0D, 0x06, 0x50, 0x44, 0x65, 0x09, 0x00, 0x00, 
    	0xA0, 0x0D, 0x06, 0x50, 0x2D, 0x05, 0x35, 0x1E, 0x01, 
    	0xA0, 0x0D, 0x06, 0x4E, 0x4A, 0x12, 0x07, 0x01, 0x07, 
    	0xA0, 0x0D, 0x04, 0x4E, 0x42, 0x68, 0x40, 
    	0xA0, 0x0D, 0x03, 0x4E, 0x16, 0x00, 
    	0xA0, 0x0D, 0x03, 0x4E, 0x15, 0x00, 
    	0xA0, 0x0D, 0x04, 0x52, 0x42, 0x68, 0x40, 
    	0xA0, 0x0D, 0x06, 0x52, 0x4A, 0x11, 0x07, 0x01, 0x07, 
    	0xA0, 0x0D, 0x03, 0x52, 0x16, 0x00,
    	0xA0, 0x0D, 0x03, 0x52, 0x15, 0x00, 
    	0xA0, 0x0D, 0x06, 0x58, 0x2D, 0x0D, 0x48, 0x0C, 0x01, 
    	0xA0, 0x0D, 0x06, 0x58, 0x44, 0x55, 0x08, 0x00, 0x00, 
    	0xA0, 0x0D, 0x06, 0x5E, 0x2D, 0x0D, 0x5A, 0x0C, 0x01, 
    	0xA0, 0x0D, 0x06, 0x5E, 0x44, 0x55, 0x08, 0x00, 0x00, 
    	0xA0, 0x0D, 0x04, 0x56, 0x42, 0x78, 0x40, 
    	0xA0, 0x0D, 0x06, 0x56, 0x4A, 0x43, 0x07, 0x00, 0x07, 
    	0xA0, 0x0D, 0x03, 0x56, 0x16, 0x00, 
    	0xA0, 0x0D, 0x03, 0x56, 0x15, 0x00, 
    	0xA0, 0x0D, 0x04, 0x5C, 0x42, 0x80, 0x40, 
    	0xA0, 0x0D, 0x06, 0x5C, 0x4A, 0x11, 0x07, 0x01, 0x07, 
    	0xA0, 0x0D, 0x03, 0x5C, 0x16, 0x00,
    	0xA0, 0x0D, 0x03, 0x5C, 0x15, 0x00, 
    	0xA0, 0x0D, 0x06, 0x30, 0x44, 0x05, 0x04, 0xC4, 0x00, 
    	0xA0, 0x0D, 0x03, 0x24, 0x03, 0x7C, 
    	0xA0, 0x0D, 0x06, 0x7A, 0x16, 0xAE, 0x00, 0x1F, 0x00, 
    	0xA0, 0x0D, 0x03, 0x28, 0x16, 0x00, 
    	0xA0, 0x0D, 0x03, 0x2C, 0x16, 0x00, 
    	0xA0, 0x0D, 0x06, 0x70, 0x44, 0x04, 0x04, 0xC4, 0x00, 
    	0xA0, 0x0D, 0x06, 0x74, 0x30, 0xE0, 0x00, 0x30, 0x00, 
    	0xA0, 0x0D, 0x03, 0x74, 0x45, 0x70, 
    	0xA0, 0x0D, 0x03, 0x75, 0x45, 0x60  
};

const uint8_t cfgData_Nxp_Rf_Conf_Blk_4[] = { 0xFA, 
        0x20, 0x02, 0xF7, 0x1E, 
    	0xA0, 0x0D, 0x06, 0x78, 0x30, 0x40, 0x00, 0x20, 0x00, 
    	0xA0, 0x0D, 0x06, 0x78, 0x44, 0x02, 0x04, 0xC4, 0x00, 
    	0xA0, 0x0D, 0x06, 0x7C, 0x30, 0x26, 0x00, 0x08, 0x00, 
    	0xA0, 0x0D, 0x06, 0x7C, 0x44, 0x11, 0x00, 0xC4, 0x00, 
    	0xA0, 0x0D, 0x06, 0x80, 0x30, 0x70, 0x00, 0x18, 0x00, 
    	0xA0, 0x0D, 0x06, 0x80, 0x44, 0x04, 0x04, 0xC4, 0x00, 
    	0xA0, 0x0D, 0x06, 0x84, 0x30, 0xB0, 0x00, 0x45, 0x00, 
    	0xA0, 0x0D, 0x06, 0x88, 0x30, 0xB0, 0x00, 0x45, 0x00, 
    	0xA0, 0x0D, 0x06, 0x8C, 0x30, 0x70, 0x00, 0x18, 0x00, 
    	0xA0, 0x0D, 0x03, 0x92, 0x30, 0x00, 
    	0xA0, 0x0D, 0x03, 0x93, 0x30, 0x00, 
    	0xA0, 0x0D, 0x06, 0x08, 0x45, 0xC3, 0x82, 0x71, 0x05, 
    	0xA0, 0x0D, 0x03, 0x0A, 0x44, 0x60, 
    	0xA0, 0x0D, 0x06, 0x0A, 0x30, 0x70, 0x00, 0x18, 0x00, 
    	0xA0, 0x0D, 0x03, 0x0A, 0x48, 0x10, 
    	0xA0, 0x0D, 0x06, 0x0A, 0x45, 0x80, 0x40, 0x00, 0x00, 
    	0xA0, 0x0D, 0x06, 0x0A, 0x2D, 0x0D, 0x25, 0x2C, 0x01, 
    	0xA0, 0x0D, 0x03, 0x0A, 0x35, 0x0C, 
    	0xA0, 0x0D, 0x06, 0x0B, 0x30, 0x00, 0x00, 0x00, 0x00, 
    	0xA0, 0x0D, 0x03, 0x0B, 0x48, 0x00, 
    	0xA0, 0x0D, 0x06, 0x0B, 0x85, 0x00, 0x00, 0x00, 0x00, 
    	0xA0, 0x0D, 0x06, 0x1E, 0x44, 0x05, 0x04, 0xC4, 0x00, 
    	0xA0, 0x0D, 0x06, 0x36, 0x44, 0x04, 0x04, 0xC4, 0x00, 
    	0xA0, 0x0D, 0x03, 0x10, 0x16, 0x00, 
    	0xA0, 0x0D, 0x06, 0x10, 0x37, 0x00, 0x00, 0x00, 0x00, 
    	0xA0, 0x0D, 0x03, 0x10, 0x35, 0x0C,
    	0xA0, 0x0D, 0x06, 0xC4, 0x42, 0xF8, 0x40, 0xFF, 0xFF, 
    	0xA0, 0x0D, 0x06, 0xC4, 0x4A, 0x53, 0x07, 0x00, 0x1B, 
    	0xA0, 0x0D, 0x06, 0xC6, 0x42, 0x78, 0x40, 0xFF, 0xFF, 
    	0xA0, 0x0D, 0x06, 0xC6, 0x4A, 0x43, 0x07, 0x00, 0x07
};

const uint8_t cfgData_Nxp_Rf_Conf_Blk_5[] = { 0x6B, 
        0x20, 0x02, 0x68, 0x0E,
        0xA0, 0x0D, 0x06, 0xC8, 0x42, 0x80, 0x40, 0xFF, 0xFF, 
        0xA0, 0x0D, 0x06, 0xC8, 0x4A, 0x11, 0x07, 0x01, 0x07, 
        0xA0, 0x0D, 0x03, 0x6C, 0x16, 0x01,
        0xA0, 0x0D, 0x03, 0x6C, 0x15, 0x01,
        0xA0, 0x0D, 0x03, 0x90, 0x16, 0x00,
        0xA0, 0x0D, 0x03, 0x90, 0x15, 0x00,
        0xA0, 0x0D, 0x03, 0x96, 0x16, 0x00, 
        0xA0, 0x0D, 0x03, 0x96, 0x15, 0x00, 
        0xA0, 0x0D, 0x04, 0xCA, 0x42, 0x68, 0x40, 
        0xA0, 0x0D, 0x06, 0xCA, 0x44, 0x65, 0x0A, 0x00, 0x00, 
        0xA0, 0x0D, 0x06, 0xCA, 0x2D, 0x15, 0x34, 0x1F, 0x01,
        0xA0, 0x38, 0x04, 0x04, 0x04, 0x00, 0x00,
        0xA0, 0x3A, 0x08, 0xC8, 0x00, 0xC8, 0x00, 0xC8, 0x00, 0xC8, 0x00,
        0xA0, 0x0D, 0x03, 0x46, 0x15, 0x00, 
};

const uint8_t cfgData_Nxp_Rf_Conf_Blk_6[] = { 0xD9, 
        0x20, 0x02, 0xD6, 0x01, 0xA0, 0x34, 0xD2, 0x23, 0x04, 0x18, 0x47, 0x40, 0x00, 0x00, 
    	0x40, 0x01, 0x32, 0x00, 0x40, 0x01, 0x47, 0x00, 0x40, 0x01, 0x6B, 0x00, 0x40, 0x01, 
    	0xA7, 0x00, 0x40, 0x01, 0xFE, 0x00, 0x48, 0x01, 0x4B, 0x01, 0x48, 0x00, 0x00, 0x00, 
    	0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 
    	0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x48, 0x01, 0x00, 0x00, 
    	0x08, 0x03, 0x00, 0x00, 0x08, 0x01, 0x00, 0x00, 0xC8, 0x02, 0x00, 0x00, 0xC8, 0x00, 
    	0x00, 0x00, 0x88, 0x02, 0x00, 0x00, 0x48, 0x02, 0x00, 0x00, 0xB8, 0x00, 0x00, 0x00, 
    	0x68, 0x00, 0x00, 0x00, 0x18, 0x00, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x00, 0x00, 
    	0x00, 0x00, 0x00, 0x00, 0x47, 0x00, 0x00, 0x40, 0x01, 0x32, 0x00, 0x40, 0x01, 0x47, 
    	0x00, 0x40, 0x01, 0x6B, 0x00, 0x40, 0x01, 0xA7, 0x00, 0x40, 0x01, 0xFE, 0x00, 0x48, 
    	0x01, 0x4B, 0x01, 0x48, 0x00, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 
    	0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 
    	0x02, 0x00, 0x00, 0x48, 0x01, 0x00, 0x00, 0x08, 0x03, 0x00, 0x00, 0x08, 0x01, 0x00, 
    	0x00, 0xC8, 0x02, 0x00, 0x00, 0xC8, 0x00, 0x00, 0x00, 0x88, 0x02, 0x00, 0x00, 0x48, 
    	0x02, 0x00, 0x00, 0xB8, 0x00, 0x00, 0x00, 0x68, 0x00, 0x00, 0x00, 0x18, 0x00, 0x00, 
    	0x00, 0x08, 0x02, 0x00, 0x00, 0x00, 0x00
};
#endif

#if (FW_VERSION_TO_DOWNLOAD == PROD_11_01_0C)
uint8_t cfgData_Nxp_Rf_Conf_Blk_1[] ={ 0xFF,
         0x20, 0x02, 0xFC, 0x1F,
         0xA0, 0x0D, 0x04, 0x00, 0x42, 0xFF, 0xFF,      
         0xA0, 0x0D, 0x06, 0x02, 0x44, 0x00, 0x08, 0xF6, 0x00,
         0xA0, 0x0D, 0x06, 0x02, 0x45, 0x80, 0x40, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0x02, 0x4A, 0x00, 0x00, 0x00, 0x00,
         0xA0, 0x0D, 0x03, 0x02, 0x40, 0x00,
         0xA0, 0x0D, 0x03, 0x02, 0x47, 0x00,
         0xA0, 0x0D, 0x06, 0x02, 0x35, 0x00, 0x3E, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0x02, 0x33, 0x0F, 0x40, 0x04, 0x00,
         0xA0, 0x0D, 0x06, 0x04, 0x35, 0xF4, 0x05, 0x70, 0x02,
         0xA0, 0x0D, 0x06, 0x04, 0x42, 0xF8, 0x40, 0xFF, 0xFF,
         0xA0, 0x0D, 0x06, 0xC2, 0x35, 0x00, 0x3E, 0x00, 0x03,
         0xA0, 0x0D, 0x06, 0xC2, 0x34, 0xF7, 0x7F, 0x10, 0x08,
         0xA0, 0x0D, 0x06, 0xC2, 0x33, 0x03, 0x40, 0x04, 0x80,
         0xA0, 0x0D, 0x06, 0x06, 0x2D, 0x0D, 0x25, 0x2C, 0x01,
         0xA0, 0x0D, 0x06, 0x06, 0x44, 0x04, 0x04, 0xC4, 0x00,
         0xA0, 0x0D, 0x06, 0x06, 0x30, 0x70, 0x00, 0x18, 0x00,
         0xA0, 0x0D, 0x06, 0x06, 0x45, 0x83, 0x60, 0x40, 0x05,
         0xA0, 0x0D, 0x06, 0x06, 0x42, 0x00, 0x02, 0xFF, 0xFF,
         0xA0, 0x0D, 0x06, 0x06, 0x16, 0xAE, 0x00, 0x1F, 0x00,
         0xA0, 0x0D, 0x03, 0x06, 0x15, 0x00,
         0xA0, 0x0D, 0x06, 0x06, 0x37, 0x08, 0x76, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0x07, 0x30, 0x00, 0x00, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0x07, 0x37, 0x00, 0x00, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0x07, 0x42, 0x01, 0x10, 0xFF, 0xFF,
         0xA0, 0x0D, 0x03, 0x07, 0x3F, 0x08,
         0xA0, 0x0D, 0x03, 0x32, 0x03, 0x3D,
         0xA0, 0x0D, 0x04, 0x32, 0x42, 0xF8, 0x40,
         0xA0, 0x0D, 0x03, 0x32, 0x16, 0x01,
         0xA0, 0x0D, 0x03, 0x32, 0x15, 0x01,
         0xA0, 0x0D, 0x06, 0x32, 0x4A, 0x53, 0x07, 0x00, 0x1B,
         0xA0, 0x0D, 0x03, 0x32, 0x0D, 0x24
};

uint8_t cfgData_Nxp_Rf_Conf_Blk_2[] = { 0xFB,
         0x20, 0x02, 0xF8, 0x21,
         0xA0, 0x0D, 0x06, 0x34, 0x2D, 0xDC, 0x20, 0x04, 0x00,
         0xA0, 0x0D, 0x06, 0x34, 0x44, 0x66, 0x08, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0x3A, 0x4A, 0x56, 0x07, 0x01, 0x1B,
         0xA0, 0x0D, 0x04, 0x3A, 0x42, 0x68, 0x40,
         0xA0, 0x0D, 0x03, 0x3A, 0x16, 0x00,
         0xA0, 0x0D, 0x03, 0x3A, 0x15, 0x00,
         0xA0, 0x0D, 0x03, 0x3A, 0x0D, 0x11,
         0xA0, 0x0D, 0x03, 0x3A, 0x14, 0x11,
         0xA0, 0x0D, 0x06, 0x3C, 0x2D, 0x05, 0x35, 0x1E, 0x01,
         0xA0, 0x0D, 0x06, 0x3C, 0x44, 0x65, 0x09, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0x3E, 0x4A, 0x56, 0x07, 0x01, 0x1B,
         0xA0, 0x0D, 0x04, 0x3E, 0x42, 0x68, 0x40,
         0xA0, 0x0D, 0x03, 0x3E, 0x16, 0x00,
         0xA0, 0x0D, 0x03, 0x3E, 0x15, 0x00,
         0xA0, 0x0D, 0x03, 0x3E, 0x0D, 0x08,
         0xA0, 0x0D, 0x03, 0x3E, 0x14, 0x08,
         0xA0, 0x0D, 0x06, 0x40, 0x2D, 0x05, 0x45, 0x1E, 0x01,
         0xA0, 0x0D, 0x06, 0x40, 0x44, 0x65, 0x09, 0x00, 0x00,
         0xA0, 0x0D, 0x04, 0x42, 0x42, 0xF0, 0x40,
         0xA0, 0x0D, 0x06, 0x42, 0x4A, 0x11, 0x07, 0x01, 0x1B,
         0xA0, 0x0D, 0x03, 0x42, 0x16, 0x00,
         0xA0, 0x0D, 0x03, 0x42, 0x15, 0x00,
         0xA0, 0x0D, 0x03, 0x42, 0x0D, 0x04,
         0xA0, 0x0D, 0x03, 0x42, 0x14, 0x04,
         0xA0, 0x0D, 0x06, 0x48, 0x44, 0x65, 0x0A, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0x48, 0x2D, 0x15, 0x34, 0x1F, 0x01,
         0xA0, 0x0D, 0x06, 0x46, 0x4A, 0x33, 0x07, 0x00, 0x07,
         0xA0, 0x0D, 0x04, 0x46, 0x42, 0x68, 0x40,
         0xA0, 0x0D, 0x03, 0x46, 0x16, 0x00,
         0xA0, 0x0D, 0x03, 0x46, 0x15, 0x00,
         0xA0, 0x0D, 0x06, 0x4C, 0x44, 0x65, 0x09, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0x4C, 0x2D, 0x05, 0x35, 0x1E, 0x01,
         0xA0, 0x0D, 0x06, 0x4A, 0x4A, 0x13, 0x07, 0x01, 0x07
};

uint8_t cfgData_Nxp_Rf_Conf_Blk_3[] = { 0xFF,
         0x20, 0x02, 0xFC, 0x22,
         0xA0, 0x0D, 0x04, 0x4A, 0x42, 0x68, 0x40,
         0xA0, 0x0D, 0x03, 0x4A, 0x16, 0x00,
         0xA0, 0x0D, 0x03, 0x4A, 0x15, 0x00,
         0xA0, 0x0D, 0x06, 0x50, 0x44, 0x65, 0x09, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0x50, 0x2D, 0x05, 0x35, 0x1E, 0x01,
         0xA0, 0x0D, 0x06, 0x4E, 0x4A, 0x12, 0x07, 0x01, 0x07,
         0xA0, 0x0D, 0x04, 0x4E, 0x42, 0x68, 0x40,
         0xA0, 0x0D, 0x03, 0x4E, 0x16, 0x00,
         0xA0, 0x0D, 0x03, 0x4E, 0x15, 0x00,
         0xA0, 0x0D, 0x04, 0x52, 0x42, 0x68, 0x40,
         0xA0, 0x0D, 0x06, 0x52, 0x4A, 0x11, 0x07, 0x01, 0x07,
         0xA0, 0x0D, 0x03, 0x52, 0x16, 0x00,
         0xA0, 0x0D, 0x03, 0x52, 0x15, 0x00,
         0xA0, 0x0D, 0x06, 0x58, 0x2D, 0x0D, 0x48, 0x0C, 0x01,
         0xA0, 0x0D, 0x06, 0x58, 0x44, 0x55, 0x08, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0x5E, 0x2D, 0x0D, 0x5A, 0x0C, 0x01,
         0xA0, 0x0D, 0x06, 0x5E, 0x44, 0x55, 0x08, 0x00, 0x00,
         0xA0, 0x0D, 0x04, 0x56, 0x42, 0x78, 0x40,
         0xA0, 0x0D, 0x06, 0x56, 0x4A, 0x43, 0x07, 0x00, 0x07,
         0xA0, 0x0D, 0x03, 0x56, 0x16, 0x00,
         0xA0, 0x0D, 0x03, 0x56, 0x15, 0x00,
         0xA0, 0x0D, 0x04, 0x5C, 0x42, 0x80, 0x40,
         0xA0, 0x0D, 0x06, 0x5C, 0x4A, 0x11, 0x07, 0x01, 0x07,
         0xA0, 0x0D, 0x03, 0x5C, 0x16, 0x00,
         0xA0, 0x0D, 0x03, 0x5C, 0x15, 0x00,
         0xA0, 0x0D, 0x06, 0x30, 0x44, 0x05, 0x04, 0xC4, 0x00,
         0xA0, 0x0D, 0x03, 0x24, 0x03, 0x7C,
         0xA0, 0x0D, 0x06, 0x7A, 0x16, 0xAE, 0x00, 0x1F, 0x00,
         0xA0, 0x0D, 0x03, 0x28, 0x16, 0x00,
         0xA0, 0x0D, 0x03, 0x2C, 0x16, 0x00,
         0xA0, 0x0D, 0x06, 0x70, 0x44, 0x04, 0x04, 0xC4, 0x00,
         0xA0, 0x0D, 0x06, 0x74, 0x30, 0xE0, 0x00, 0x30, 0x00,
         0xA0, 0x0D, 0x03, 0x74, 0x45, 0x70,
         0xA0, 0x0D, 0x03, 0x75, 0x45, 0x60
};

uint8_t cfgData_Nxp_Rf_Conf_Blk_4[] = { 0xFA,
         0x20, 0x02, 0xF7, 0x1E,
         0xA0, 0x0D, 0x06, 0x78, 0x30, 0x40, 0x00, 0x20, 0x00,
         0xA0, 0x0D, 0x06, 0x78, 0x44, 0x02, 0x04, 0xC4, 0x00,
         0xA0, 0x0D, 0x06, 0x7C, 0x30, 0x26, 0x00, 0x08, 0x00,
         0xA0, 0x0D, 0x06, 0x7C, 0x44, 0x11, 0x00, 0xC4, 0x00,
         0xA0, 0x0D, 0x06, 0x80, 0x30, 0x70, 0x00, 0x18, 0x00,
         0xA0, 0x0D, 0x06, 0x80, 0x44, 0x04, 0x04, 0xC4, 0x00,
         0xA0, 0x0D, 0x06, 0x84, 0x30, 0xB0, 0x00, 0x45, 0x00,
         0xA0, 0x0D, 0x06, 0x88, 0x30, 0xB0, 0x00, 0x45, 0x00,
         0xA0, 0x0D, 0x06, 0x8C, 0x30, 0x70, 0x00, 0x18, 0x00,
         0xA0, 0x0D, 0x03, 0x92, 0x30, 0x00,
         0xA0, 0x0D, 0x03, 0x93, 0x30, 0x00,
         0xA0, 0x0D, 0x06, 0x08, 0x45, 0xC3, 0x82, 0x71, 0x05,
         0xA0, 0x0D, 0x03, 0x0A, 0x44, 0x60,
         0xA0, 0x0D, 0x06, 0x0A, 0x30, 0x70, 0x00, 0x18, 0x00,
         0xA0, 0x0D, 0x03, 0x0A, 0x48, 0x10,
         0xA0, 0x0D, 0x06, 0x0A, 0x45, 0x80, 0x40, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0x0A, 0x2D, 0x0D, 0x25, 0x2C, 0x01,
         0xA0, 0x0D, 0x03, 0x0A, 0x35, 0x0C,
         0xA0, 0x0D, 0x06, 0x0B, 0x30, 0x00, 0x00, 0x00, 0x00,
         0xA0, 0x0D, 0x03, 0x0B, 0x48, 0x00,
         0xA0, 0x0D, 0x06, 0x0B, 0x85, 0x00, 0x00, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0x1E, 0x44, 0x05, 0x04, 0xC4, 0x00,
         0xA0, 0x0D, 0x06, 0x36, 0x44, 0x04, 0x04, 0xC4, 0x00,
         0xA0, 0x0D, 0x03, 0x10, 0x16, 0x00,
         0xA0, 0x0D, 0x06, 0x10, 0x37, 0x00, 0x00, 0x00, 0x00,
         0xA0, 0x0D, 0x03, 0x10, 0x35, 0x0C,
         0xA0, 0x0D, 0x06, 0xC4, 0x42, 0xF8, 0x40, 0xFF, 0xFF,
         0xA0, 0x0D, 0x06, 0xC4, 0x4A, 0x53, 0x07, 0x00, 0x1B,
         0xA0, 0x0D, 0x06, 0xC6, 0x42, 0x78, 0x40, 0xFF, 0xFF,
         0xA0, 0x0D, 0x06, 0xC6, 0x4A, 0x43, 0x07, 0x00, 0x07
};

uint8_t cfgData_Nxp_Rf_Conf_Blk_5[]  = { 0x6B,
         0x20, 0x02, 0x68, 0x0E,
         0xA0, 0x0D, 0x03, 0x32, 0x14, 0x24,
         0xA0, 0x0D, 0x06, 0xC8, 0x42, 0x80, 0x40, 0xFF, 0xFF,
         0xA0, 0x0D, 0x06, 0xC8, 0x4A, 0x11, 0x07, 0x01, 0x07,
         0xA0, 0x0D, 0x03, 0x6C, 0x16, 0x01,
         0xA0, 0x0D, 0x03, 0x6C, 0x15, 0x01,
         0xA0, 0x0D, 0x03, 0x90, 0x16, 0x00,
         0xA0, 0x0D, 0x03, 0x90, 0x15, 0x00,
         0xA0, 0x0D, 0x03, 0x96, 0x16, 0x00,
         0xA0, 0x0D, 0x03, 0x96, 0x15, 0x00,
         0xA0, 0x0D, 0x04, 0xCA, 0x42, 0x68, 0x40,
         0xA0, 0x0D, 0x06, 0xCA, 0x44, 0x65, 0x0A, 0x00, 0x00,
         0xA0, 0x0D, 0x06, 0xCA, 0x2D, 0x15, 0x34, 0x1F, 0x01,
         0xA0, 0x38, 0x04, 0x04, 0x04, 0x00, 0x00,
         0xA0, 0x3A, 0x08, 0xE1, 0x00, 0xE1, 0x00, 0xE1, 0x00, 0xE1, 0x00 // 225
         //0xA0, 0x3A, 0x08, 0x2D, 0x00, 0x2D, 0x00, 0x2D, 0x00, 0x2D, 0x00 // 225
         
};

uint8_t cfgData_Nxp_Rf_Conf_Blk_6[] = {
    0xD9, 0x20, 0x02, 0xD6, 0x01, 0xA0, 0x34, 0xD2, 0x23, 0x04, 0x18, 0x47, 0x40, 0x00, 0x00, 0x40, 0x01, 0x32, 0x00, 0x40, 0x01, 0x4B, 0x00, 0x40, 0x01, 0x77, 0x00, 0x40, 0x01, 0xB0, 0x00, 0x40, 0x01, 0x0E, 0x01, 0x48, 0x01, 0x76, 0x01, 0x48, 0x00, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x48, 0x01, 0x00, 0x00, 0x08, 0x03, 0x00, 0x00, 0x08, 0x01, 0x00, 0x00, 0xC8, 0x02, 0x00, 0x00, 0xC8, 0x00, 0x00, 0x00, 0x88, 0x02, 0x00, 0x00, 0x48, 0x02, 0x00, 0x00, 0xB8, 0x00, 0x00, 0x00, 0x68, 0x00, 0x00, 0x00, 0x18, 0x00, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x47, 0x00, 0x00, 0x40, 0x01, 0x32, 0x00, 0x40, 0x01, 0x4B, 0x00, 0x40, 0x01, 0x77, 0x00, 0x40, 0x01, 0xB0, 0x00, 0x40, 0x01, 0x0E, 0x01, 0x48, 0x01, 0x76, 0x01, 0x48, 0x00, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x48, 0x01, 0x00, 0x00, 0x08, 0x03, 0x00, 0x00, 0x08, 0x01, 0x00, 0x00, 0xC8, 0x02, 0x00, 0x00, 0xC8, 0x00, 0x00, 0x00, 0x88, 0x02, 0x00, 0x00, 0x48, 0x02, 0x00, 0x00, 0xB8, 0x00, 0x00, 0x00, 0x68, 0x00, 0x00, 0x00, 0x18, 0x00, 0x00, 0x00, 0x08, 0x02, 0x00, 0x00, 0x00, 0x00
};

#elif (FW_VERSION_TO_DOWNLOAD == PROD_11_01_14)

/*################################################################################
#  NXP RF Eval1_SLALM_CFG2_EFM_40x20 configuration settings for FW Version = 11.01.14 
#
#	A0, 0D, 04, 00, 42, FF, FF,           RF_CLIF_CFG_BOOT  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 02, 43, A0,               RF_CLIF_CFG_IDLE  CLIF_ANA_PBF_CONTROL_REG
#	A0, 0D, 06, 02, 44, 00, 08, F6, 00,   RF_CLIF_CFG_IDLE  CLIF_ANA_RX_REG
#	A0, 0D, 06, 02, 45, 80, 40, 00, 00,   RF_CLIF_CFG_IDLE  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 06, 02, 4A, 00, 00, 00, 00,   RF_CLIF_CFG_IDLE  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 02, 40, 00,               RF_CLIF_CFG_IDLE  CLIF_ANA_NFCLD_REG
#	A0, 0D, 03, 02, 47, 00,               RF_CLIF_CFG_IDLE  CLIF_ANA_AGC_REG
#	A0, 0D, 06, 02, 35, 00, 3E, 00, 00,   RF_CLIF_CFG_IDLE  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, 02, 33, 0F, 40, 04, 00,   RF_CLIF_CFG_IDLE  CLIF_AGC_CONFIG0_REG
#	A0, 0D, 06, 04, 35, F4, 05, 70, 02,   RF_CLIF_CFG_INITIATOR  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, 04, 42, F8, 40, FF, FF,   RF_CLIF_CFG_INITIATOR  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, C2, 35, 00, 3E, 00, 03,   RF_CLIF_EXT_FIELD_ON  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, C2, 34, F7, 7F, 10, 08,   RF_CLIF_EXT_FIELD_ON  CLIF_AGC_CONFIG1_REG
#	A0, 0D, 06, C2, 33, 03, 40, 04, 80,   RF_CLIF_EXT_FIELD_ON  CLIF_AGC_CONFIG0_REG
#	A0, 0D, 06, 06, 2D, 0D, 25, 2C, 01,   RF_CLIF_CFG_TARGET  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 06, 44, 04, 04, C4, 00,   RF_CLIF_CFG_TARGET  CLIF_ANA_RX_REG
#	A0, 0D, 06, 06, 30, 70, 00, 18, 00,   RF_CLIF_CFG_TARGET  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 06, 45, 83, 60, 40, 05,   RF_CLIF_CFG_TARGET  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 06, 06, 42, 00, 02, FF, FF,   RF_CLIF_CFG_TARGET  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 06, 16, 6E, 00, 1F, 00,   RF_CLIF_CFG_TARGET  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 06, 15, 00,               RF_CLIF_CFG_TARGET  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 06, 37, 08, 76, 00, 00,   RF_CLIF_CFG_TARGET  CLIF_TX_CONTROL_REG
#	A0, 0D, 06, 07, 30, 00, 00, 00, 00,   RF_CLIF_CFG_TARGET  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 07, 37, 00, 00, 00, 00,   RF_CLIF_CFG_TARGET  CLIF_TX_CONTROL_REG
#	A0, 0D, 06, 07, 42, 01, 10, FF, FF,   RF_CLIF_CFG_TARGET  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 07, 3F, 08,               RF_CLIF_CFG_TARGET  CLIF_TEST_CONTROL_REG
#	A0, 0D, 03, 32, 03, 3D,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TRANSCEIVE_CONTROL_REG
#	A0, 0D, 04, 32, 42, F8, 40,           RF_CLIF_CFG_BR_106_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 32, 16, 01,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 32, 15, 01,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 32, 4A, 53, 07, 00, 1B,   RF_CLIF_CFG_BR_106_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 32, 0D, 24,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_DATA_MOD_REG
#	A0, 0D, 03, 32, 14, 24,               RF_CLIF_CFG_BR_106_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
#	A0, 0D, 06, 34, 2D, DC, 40, 04, 00,   RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 34, 44, 66, 0A, 00, 00,   RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_ANA_RX_REG
#	A0, 0D, 06, 3A, 4A, 56, 07, 01, 1B,   RF_CLIF_CFG_BR_212_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 3A, 42, 68, 40,           RF_CLIF_CFG_BR_212_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 3A, 16, 00,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 3A, 15, 00,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 3A, 0D, 11,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_DATA_MOD_REG
#	A0, 0D, 03, 3A, 14, 11,               RF_CLIF_CFG_BR_212_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
#	A0, 0D, 06, 3C, 2D, 05, 35, 1E, 01,   RF_CLIF_CFG_BR_212_I_RXA  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 3C, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_212_I_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 06, 3E, 4A, 56, 07, 01, 1B,   RF_CLIF_CFG_BR_424_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 3E, 42, 68, 40,           RF_CLIF_CFG_BR_424_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 3E, 16, 00,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 3E, 15, 00,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 3E, 0D, 08,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_DATA_MOD_REG
#	A0, 0D, 03, 3E, 14, 08,               RF_CLIF_CFG_BR_424_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
#	A0, 0D, 06, 40, 2D, 05, 45, 1E, 01,   RF_CLIF_CFG_BR_424_I_RXA  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 40, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_424_I_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 04, 42, 42, F0, 40,           RF_CLIF_CFG_BR_848_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 42, 4A, 11, 07, 01, 1B,   RF_CLIF_CFG_BR_848_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 42, 16, 00,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 42, 15, 00,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 42, 0D, 04,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_DATA_MOD_REG
#	A0, 0D, 03, 42, 14, 04,               RF_CLIF_CFG_BR_848_I_TXA  CLIF_TX_SYMBOL23_MOD_REG
#	A0, 0D, 06, 48, 44, 65, 0A, 00, 00,   RF_CLIF_CFG_BR_106_I_RXB  CLIF_ANA_RX_REG
#	A0, 0D, 06, 48, 2D, 15, 34, 1F, 01,   RF_CLIF_CFG_BR_106_I_RXB  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 46, 0F, 6C, 01, 04, 00,   RF_CLIF_CFG_BR_106_I_TXB  CLIF_TX_SYMBOL_CONFIG_REG
#	A0, 0D, 06, 46, 4A, 33, 07, 00, 07,   RF_CLIF_CFG_BR_106_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 46, 42, 68, 40,           RF_CLIF_CFG_BR_106_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 46, 16, 00,               RF_CLIF_CFG_BR_106_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 46, 15, 00,               RF_CLIF_CFG_BR_106_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 4C, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_212_I_RXB  CLIF_ANA_RX_REG
#	A0, 0D, 06, 4C, 2D, 05, 35, 1E, 01,   RF_CLIF_CFG_BR_212_I_RXB  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 4A, 4A, 13, 07, 01, 07,   RF_CLIF_CFG_BR_212_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 4A, 42, 68, 40,           RF_CLIF_CFG_BR_212_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 4A, 16, 00,               RF_CLIF_CFG_BR_212_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 4A, 15, 00,               RF_CLIF_CFG_BR_212_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 50, 44, 65, 09, 00, 00,   RF_CLIF_CFG_BR_424_I_RXB  CLIF_ANA_RX_REG
#	A0, 0D, 06, 50, 2D, 05, 35, 1E, 01,   RF_CLIF_CFG_BR_424_I_RXB  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 4E, 4A, 12, 07, 01, 07,   RF_CLIF_CFG_BR_424_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 04, 4E, 42, 68, 40,           RF_CLIF_CFG_BR_424_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 03, 4E, 16, 00,               RF_CLIF_CFG_BR_424_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 4E, 15, 00,               RF_CLIF_CFG_BR_424_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 04, 52, 42, 68, 40,           RF_CLIF_CFG_BR_848_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 52, 4A, 11, 07, 01, 07,   RF_CLIF_CFG_BR_848_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 52, 16, 00,               RF_CLIF_CFG_BR_848_I_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 52, 15, 00,               RF_CLIF_CFG_BR_848_I_TXB  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 58, 2D, 0D, 48, 0C, 01,   RF_CLIF_CFG_BR_212_I_RXF_P  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 58, 44, 55, 08, 00, 00,   RF_CLIF_CFG_BR_212_I_RXF_P  CLIF_ANA_RX_REG
#	A0, 0D, 06, 5E, 2D, 0D, 5A, 0C, 01,   RF_CLIF_CFG_BR_424_I_RXF_P  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 5E, 44, 55, 08, 00, 00,   RF_CLIF_CFG_BR_424_I_RXF_P  CLIF_ANA_RX_REG
#	A0, 0D, 04, 56, 42, 78, 40,           RF_CLIF_CFG_BR_212_I_TXF  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 56, 4A, 43, 07, 00, 07,   RF_CLIF_CFG_BR_212_I_TXF  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 56, 16, 00,               RF_CLIF_CFG_BR_212_I_TXF  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 56, 15, 00,               RF_CLIF_CFG_BR_212_I_TXF  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 04, 5C, 42, 80, 40,           RF_CLIF_CFG_BR_424_I_TXF  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, 5C, 4A, 11, 07, 01, 07,   RF_CLIF_CFG_BR_424_I_TXF  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 5C, 16, 00,               RF_CLIF_CFG_BR_424_I_TXF  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 5C, 15, 00,               RF_CLIF_CFG_BR_424_I_TXF  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 06, 30, 44, 05, 04, C4, 00,   RF_CLIF_CFG_TECHNO_T_RXF  CLIF_ANA_RX_REG
#	A0, 0D, 03, 24, 03, 7F,               RF_CLIF_CFG_TECHNO_T_TXA_P  CLIF_TRANSCEIVE_CONTROL_REG
#	A0, 0D, 06, 7A, 16, 8E, 00, 1F, 00,   RF_CLIF_CFG_BR_848_T_TXA  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 28, 16, 00,               RF_CLIF_CFG_TECHNO_T_TXB  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 2C, 16, 00,               RF_CLIF_CFG_TECHNO_T_TXF_P  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 06, 70, 44, 04, 04, C4, 00,   RF_CLIF_CFG_BR_106_T_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 06, 74, 30, E0, 00, 30, 00,   RF_CLIF_CFG_BR_212_T_RXA  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 74, 45, 70,               RF_CLIF_CFG_BR_212_T_RXA  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 03, 75, 45, 60,               RF_CLIF_CFG_BR_212_T_RXA  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 06, 78, 30, 40, 00, 20, 00,   RF_CLIF_CFG_BR_424_T_RXA  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 78, 44, 02, 04, C4, 00,   RF_CLIF_CFG_BR_424_T_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 06, 7C, 30, 26, 00, 08, 00,   RF_CLIF_CFG_BR_848_T_RXA  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 7C, 44, 11, 00, C4, 00,   RF_CLIF_CFG_BR_848_T_RXA  CLIF_ANA_RX_REG
#	A0, 0D, 06, 80, 30, 70, 00, 18, 00,   RF_CLIF_CFG_BR_106_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 80, 44, 04, 04, C4, 00,   RF_CLIF_CFG_BR_106_T_RXB  CLIF_ANA_RX_REG
#	A0, 0D, 06, 84, 30, B0, 00, 45, 00,   RF_CLIF_CFG_BR_212_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 88, 30, B0, 00, 45, 00,   RF_CLIF_CFG_BR_424_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 8C, 30, 70, 00, 18, 00,   RF_CLIF_CFG_BR_848_T_RXB  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 92, 30, 00,               RF_CLIF_CFG_BR_212_T_RXF  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 93, 30, 00,               RF_CLIF_CFG_BR_212_T_RXF  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 06, 08, 45, C3, 82, 71, 05,   RF_CLIF_CFG_I_PASSIVE  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 03, 0A, 44, 60,               RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_RX_REG
#	A0, 0D, 06, 0A, 30, 70, 00, 18, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 0A, 48, 10,               RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_CLK_MAN_REG
#	A0, 0D, 06, 0A, 45, 80, 40, 00, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_CM_CONFIG_REG
#	A0, 0D, 06, 0A, 2D, 0D, 25, 2C, 01,   RF_CLIF_CFG_I_ACTIVE  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 03, 0A, 35, 0C,               RF_CLIF_CFG_I_ACTIVE  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, 0B, 30, 00, 00, 00, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_SIGPRO_ADCBCM_THRESHOLD_REG
#	A0, 0D, 03, 0B, 48, 00,               RF_CLIF_CFG_I_ACTIVE  CLIF_ANA_CLK_MAN_REG
#	A0, 0D, 06, 0B, 85, 00, 00, 00, 00,   RF_CLIF_CFG_I_ACTIVE  CLIF_BBA_CONTROL_REG
#	A0, 0D, 06, 1E, 44, 05, 04, C4, 00,   RF_CLIF_CFG_TECHNO_I_RXF_A  CLIF_ANA_RX_REG
#	A0, 0D, 06, 36, 44, 04, 04, C4, 00,   RF_CLIF_CFG_BR_106_I_RXA_A  CLIF_ANA_RX_REG
#	A0, 0D, 03, 10, 16, 00,               RF_CLIF_CFG_T_ACTIVE  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 06, 10, 37, 00, 00, 00, 00,   RF_CLIF_CFG_T_ACTIVE  CLIF_TX_CONTROL_REG
#	A0, 0D, 03, 10, 35, 0C,               RF_CLIF_CFG_T_ACTIVE  CLIF_AGC_INPUT_REG
#	A0, 0D, 06, C4, 42, F8, 40, FF, FF,   RF_CLIF_WL_106_T_TXA_A  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, C4, 4A, 53, 07, 00, 1B,   RF_CLIF_WL_106_T_TXA_A  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 06, C6, 42, 78, 40, FF, FF,   RF_CLIF_WL_212_T_TXF_A  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, C6, 4A, 43, 07, 00, 07,   RF_CLIF_WL_212_T_TXF_A  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 06, C8, 42, 80, 40, FF, FF,   RF_CLIF_WL_424_T_TXF_A  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, C8, 4A, 11, 07, 01, 07,   RF_CLIF_WL_424_T_TXF_A  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 03, 6C, 16, 01,               RF_CLIF_CFG_BR_106_T_TXA_A  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 6C, 15, 01,               RF_CLIF_CFG_BR_106_T_TXA_A  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 90, 16, 00,               RF_CLIF_CFG_BR_212_T_TXF_A  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 90, 15, 00,               RF_CLIF_CFG_BR_212_T_TXF_A  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 03, 96, 16, 00,               RF_CLIF_CFG_BR_424_T_TXF_A  CLIF_TX_UNDERSHOOT_CONFIG_REG
#	A0, 0D, 03, 96, 15, 00,               RF_CLIF_CFG_BR_424_T_TXF_A  CLIF_TX_OVERSHOOT_CONFIG_REG
#	A0, 0D, 04, CA, 42, 68, 40,           RF_CLIF_CFG_STAG  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 06, CA, 44, 65, 0A, 00, 00,   RF_CLIF_CFG_STAG  CLIF_ANA_RX_REG
#	A0, 0D, 06, CA, 2D, 15, 34, 1F, 01,   RF_CLIF_CFG_STAG  CLIF_SIGPRO_RM_CONFIG1_REG
#
# *** Eval1_SLALM_CFG2_EFM_40x20 FW VERSION = 11.01.14    ****/

uint8_t cfgData_Nxp_Rf_Conf_Blk_1[] ={0xFF,
	0x20, 0x02, 0xFC, 0x1F,
	0xA0, 0x0D, 0x04, 0x00, 0x42, 0xFF, 0xFF,           
	0xA0, 0x0D, 0x03, 0x02, 0x43, 0xA0, 
	0xA0, 0x0D, 0x06, 0x02, 0x44, 0x00, 0x08, 0xF6, 0x00, 
	0xA0, 0x0D, 0x06, 0x02, 0x45, 0x80, 0x40, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x02, 0x4A, 0x00, 0x00, 0x00, 0x00, 
	0xA0, 0x0D, 0x03, 0x02, 0x40, 0x00, 
	0xA0, 0x0D, 0x03, 0x02, 0x47, 0x00, 
	0xA0, 0x0D, 0x06, 0x02, 0x35, 0x00, 0x3E, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x02, 0x33, 0x0F, 0x40, 0x04, 0x00, 
	0xA0, 0x0D, 0x06, 0x04, 0x35, 0xF4, 0x05, 0x70, 0x02,
	0xA0, 0x0D, 0x06, 0x04, 0x42, 0xF8, 0x40, 0xFF, 0xFF, 
	0xA0, 0x0D, 0x06, 0xC2, 0x35, 0x00, 0x3E, 0x00, 0x03, 
	0xA0, 0x0D, 0x06, 0xC2, 0x34, 0xF7, 0x7F, 0x10, 0x08, 
	0xA0, 0x0D, 0x06, 0xC2, 0x33, 0x03, 0x40, 0x04, 0x80, 
	0xA0, 0x0D, 0x06, 0x06, 0x2D, 0x0D, 0x25, 0x2C, 0x01, 
	0xA0, 0x0D, 0x06, 0x06, 0x44, 0x04, 0x04, 0xC4, 0x00, 
	0xA0, 0x0D, 0x06, 0x06, 0x30, 0x70, 0x00, 0x18, 0x00, 
	0xA0, 0x0D, 0x06, 0x06, 0x45, 0x83, 0x60, 0x40, 0x05, 
	0xA0, 0x0D, 0x06, 0x06, 0x42, 0x00, 0x02, 0xF1, 0xF1, //0xFF, 0xFF, mod/cw
	0xA0, 0x0D, 0x06, 0x06, 0x16, 0x6E, 0x00, 0x1F, 0x00, 
	0xA0, 0x0D, 0x03, 0x06, 0x15, 0x00, 
	0xA0, 0x0D, 0x06, 0x06, 0x37, 0x28, 0x76, 0x00, 0x00,  //0x28 card mode - 1 , 0x08 - card mode 2, 0x48- card mode 3.
	0xA0, 0x0D, 0x06, 0x07, 0x30, 0x00, 0x00, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x07, 0x37, 0x00, 0x00, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x07, 0x42, 0x01, 0x10, 0xFF, 0xFF, 
	0xA0, 0x0D, 0x03, 0x07, 0x3F, 0x08, 
	0xA0, 0x0D, 0x03, 0x32, 0x03, 0x3D, 
	0xA0, 0x0D, 0x04, 0x32, 0x42, 0xF8, 0x40, 
	0xA0, 0x0D, 0x03, 0x32, 0x16, 0x01, 
	0xA0, 0x0D, 0x03, 0x32, 0x15, 0x01, 
	0xA0, 0x0D, 0x06, 0x32, 0x4A, 0x53, 0x07, 0x00, 0x1B
};

uint8_t cfgData_Nxp_Rf_Conf_Blk_2[] ={0xFE,
	0x20, 0x02, 0xFB, 0x22,
	0xA0, 0x0D, 0x03, 0x32, 0x0D, 0x24, 
	0xA0, 0x0D, 0x03, 0x32, 0x14, 0x24, 
	0xA0, 0x0D, 0x06, 0x34, 0x2D, 0xDC, 0x40, 0x04, 0x00, // reader threshold, 0x40 --> 0x20 low, sensitivity High
	0xA0, 0x0D, 0x06, 0x34, 0x44, 0x66, 0x0A, 0x00, 0x00, // 0x66, dbM. 11 22 33 44 55 66 77
	0xA0, 0x0D, 0x06, 0x3A, 0x4A, 0x56, 0x07, 0x01, 0x1B, 
	0xA0, 0x0D, 0x04, 0x3A, 0x42, 0x68, 0x40, 
	0xA0, 0x0D, 0x03, 0x3A, 0x16, 0x00, 
	0xA0, 0x0D, 0x03, 0x3A, 0x15, 0x00, 
	0xA0, 0x0D, 0x03, 0x3A, 0x0D, 0x11, 
	0xA0, 0x0D, 0x03, 0x3A, 0x14, 0x11, 
	0xA0, 0x0D, 0x06, 0x3C, 0x2D, 0x05, 0x35, 0x1E, 0x01, 
	0xA0, 0x0D, 0x06, 0x3C, 0x44, 0x65, 0x09, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x3E, 0x4A, 0x56, 0x07, 0x01, 0x1B, 
	0xA0, 0x0D, 0x04, 0x3E, 0x42, 0x68, 0x40, 
	0xA0, 0x0D, 0x03, 0x3E, 0x16, 0x00, 
	0xA0, 0x0D, 0x03, 0x3E, 0x15, 0x00, 
	0xA0, 0x0D, 0x03, 0x3E, 0x0D, 0x08, 
	0xA0, 0x0D, 0x03, 0x3E, 0x14, 0x08, 
	0xA0, 0x0D, 0x06, 0x40, 0x2D, 0x05, 0x45, 0x1E, 0x01, 
	0xA0, 0x0D, 0x06, 0x40, 0x44, 0x65, 0x09, 0x00, 0x00, 
	0xA0, 0x0D, 0x04, 0x42, 0x42, 0xF0, 0x40, 
	0xA0, 0x0D, 0x06, 0x42, 0x4A, 0x11, 0x07, 0x01, 0x1B, 
	0xA0, 0x0D, 0x03, 0x42, 0x16, 0x00, 
	0xA0, 0x0D, 0x03, 0x42, 0x15, 0x00, 
	0xA0, 0x0D, 0x03, 0x42, 0x0D, 0x04, 
	0xA0, 0x0D, 0x03, 0x42, 0x14, 0x04, 
	0xA0, 0x0D, 0x06, 0x48, 0x44, 0x65, 0x0A, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x48, 0x2D, 0x15, 0x34, 0x1F, 0x01, 
	0xA0, 0x0D, 0x06, 0x46, 0x0F, 0x6C, 0x01, 0x04, 0x00, 
	0xA0, 0x0D, 0x06, 0x46, 0x4A, 0x33, 0x07, 0x00, 0x07, 
	0xA0, 0x0D, 0x04, 0x46, 0x42, 0x68, 0x40, 
	0xA0, 0x0D, 0x03, 0x46, 0x16, 0x00, 
	0xA0, 0x0D, 0x03, 0x46, 0x15, 0x00, 
	0xA0, 0x0D, 0x06, 0x4C, 0x44, 0x65, 0x09, 0x00, 0x00
};

uint8_t cfgData_Nxp_Rf_Conf_Blk_3[] ={0xFC,
	0x20, 0x02, 0xF9, 0x21,
	0xA0, 0x0D, 0x06, 0x4C, 0x2D, 0x05, 0x35, 0x1E, 0x01, 
	0xA0, 0x0D, 0x06, 0x4A, 0x4A, 0x13, 0x07, 0x01, 0x07, 
	0xA0, 0x0D, 0x04, 0x4A, 0x42, 0x68, 0x40, 
	0xA0, 0x0D, 0x03, 0x4A, 0x16, 0x00,
	0xA0, 0x0D, 0x03, 0x4A, 0x15, 0x00,
	0xA0, 0x0D, 0x06, 0x50, 0x44, 0x65, 0x09, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x50, 0x2D, 0x05, 0x35, 0x1E, 0x01, 
	0xA0, 0x0D, 0x06, 0x4E, 0x4A, 0x12, 0x07, 0x01, 0x07, 
	0xA0, 0x0D, 0x04, 0x4E, 0x42, 0x68, 0x40, 
	0xA0, 0x0D, 0x03, 0x4E, 0x16, 0x00,
	0xA0, 0x0D, 0x03, 0x4E, 0x15, 0x00,
	0xA0, 0x0D, 0x04, 0x52, 0x42, 0x68, 0x40, 
	0xA0, 0x0D, 0x06, 0x52, 0x4A, 0x11, 0x07, 0x01, 0x07, 
	0xA0, 0x0D, 0x03, 0x52, 0x16, 0x00,
	0xA0, 0x0D, 0x03, 0x52, 0x15, 0x00,
	0xA0, 0x0D, 0x06, 0x58, 0x2D, 0x0D, 0x48, 0x0C, 0x01, 
	0xA0, 0x0D, 0x06, 0x58, 0x44, 0x55, 0x08, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x5E, 0x2D, 0x0D, 0x5A, 0x0C, 0x01, 
	0xA0, 0x0D, 0x06, 0x5E, 0x44, 0x55, 0x08, 0x00, 0x00, 
	0xA0, 0x0D, 0x04, 0x56, 0x42, 0x78, 0x40, 
	0xA0, 0x0D, 0x06, 0x56, 0x4A, 0x43, 0x07, 0x00, 0x07, 
	0xA0, 0x0D, 0x03, 0x56, 0x16, 0x00,
	0xA0, 0x0D, 0x03, 0x56, 0x15, 0x00,
	0xA0, 0x0D, 0x04, 0x5C, 0x42, 0x80, 0x40, 
	0xA0, 0x0D, 0x06, 0x5C, 0x4A, 0x11, 0x07, 0x01, 0x07, 
	0xA0, 0x0D, 0x03, 0x5C, 0x16, 0x00,
	0xA0, 0x0D, 0x03, 0x5C, 0x15, 0x00,
	0xA0, 0x0D, 0x06, 0x30, 0x44, 0x05, 0x04, 0xC4, 0x00, 
	0xA0, 0x0D, 0x03, 0x24, 0x03, 0x7F,
	0xA0, 0x0D, 0x06, 0x7A, 0x16, 0x8E, 0x00, 0x1F, 0x00, 
	0xA0, 0x0D, 0x03, 0x28, 0x16, 0x00,
	0xA0, 0x0D, 0x03, 0x2C, 0x16, 0x00,
	0xA0, 0x0D, 0x06, 0x70, 0x44, 0x04, 0x04, 0xC4, 0x00
};

uint8_t cfgData_Nxp_Rf_Conf_Blk_4[] ={0xFD,
	0x20, 0x02, 0xFA, 0x1F,
	0xA0, 0x0D, 0x06, 0x74, 0x30, 0xE0, 0x00, 0x30, 0x00, 
	0xA0, 0x0D, 0x03, 0x74, 0x45, 0x70,
	0xA0, 0x0D, 0x03, 0x75, 0x45, 0x60,
	0xA0, 0x0D, 0x06, 0x78, 0x30, 0x40, 0x00, 0x20, 0x00, 
	0xA0, 0x0D, 0x06, 0x78, 0x44, 0x02, 0x04, 0xC4, 0x00, 
	0xA0, 0x0D, 0x06, 0x7C, 0x30, 0x26, 0x00, 0x08, 0x00, 
	0xA0, 0x0D, 0x06, 0x7C, 0x44, 0x11, 0x00, 0xC4, 0x00, 
	0xA0, 0x0D, 0x06, 0x80, 0x30, 0x70, 0x00, 0x18, 0x00, 
	0xA0, 0x0D, 0x06, 0x80, 0x44, 0x04, 0x04, 0xC4, 0x00, 
	0xA0, 0x0D, 0x06, 0x84, 0x30, 0xB0, 0x00, 0x45, 0x00, 
	0xA0, 0x0D, 0x06, 0x88, 0x30, 0xB0, 0x00, 0x45, 0x00, 
	0xA0, 0x0D, 0x06, 0x8C, 0x30, 0x70, 0x00, 0x18, 0x00, 
	0xA0, 0x0D, 0x03, 0x92, 0x30, 0x00,
	0xA0, 0x0D, 0x03, 0x93, 0x30, 0x00,
	0xA0, 0x0D, 0x06, 0x08, 0x45, 0xC3, 0x82, 0x71, 0x05, 
	0xA0, 0x0D, 0x03, 0x0A, 0x44, 0x60,
	0xA0, 0x0D, 0x06, 0x0A, 0x30, 0x70, 0x00, 0x18, 0x00, 
	0xA0, 0x0D, 0x03, 0x0A, 0x48, 0x10,
	0xA0, 0x0D, 0x06, 0x0A, 0x45, 0x80, 0x40, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x0A, 0x2D, 0x0D, 0x25, 0x2C, 0x01, 
	0xA0, 0x0D, 0x03, 0x0A, 0x35, 0x0C,
	0xA0, 0x0D, 0x06, 0x0B, 0x30, 0x00, 0x00, 0x00, 0x00, 
	0xA0, 0x0D, 0x03, 0x0B, 0x48, 0x00,
	0xA0, 0x0D, 0x06, 0x0B, 0x85, 0x00, 0x00, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0x1E, 0x44, 0x05, 0x04, 0xC4, 0x00, 
	0xA0, 0x0D, 0x06, 0x36, 0x44, 0x04, 0x04, 0xC4, 0x00, 
	0xA0, 0x0D, 0x03, 0x10, 0x16, 0x00,
	0xA0, 0x0D, 0x06, 0x10, 0x37, 0x00, 0x00, 0x00, 0x00, 
	0xA0, 0x0D, 0x03, 0x10, 0x35, 0x0C,
	0xA0, 0x0D, 0x06, 0xC4, 0x42, 0xF8, 0x40, 0xFF, 0xFF, 
	0xA0, 0x0D, 0x06, 0xC4, 0x4A, 0x53, 0x07, 0x00, 0x1B
};

uint8_t cfgData_Nxp_Rf_Conf_Blk_5[] ={0x79,
	0x20, 0x02, 0x76, 0x0F,
	0xA0, 0x0D, 0x06, 0xC6, 0x42, 0x78, 0x40, 0xFF, 0xFF, 
	0xA0, 0x0D, 0x06, 0xC6, 0x4A, 0x43, 0x07, 0x00, 0x07, 
	0xA0, 0x0D, 0x06, 0xC8, 0x42, 0x80, 0x40, 0xFF, 0xFF, 
	0xA0, 0x0D, 0x06, 0xC8, 0x4A, 0x11, 0x07, 0x01, 0x07, 
	0xA0, 0x0D, 0x03, 0x6C, 0x16, 0x01,
	0xA0, 0x0D, 0x03, 0x6C, 0x15, 0x01,
	0xA0, 0x0D, 0x03, 0x90, 0x16, 0x00,
	0xA0, 0x0D, 0x03, 0x90, 0x15, 0x00,
	0xA0, 0x0D, 0x03, 0x96, 0x16, 0x00,
	0xA0, 0x0D, 0x03, 0x96, 0x15, 0x00, 
	0xA0, 0x0D, 0x04, 0xCA, 0x42, 0x68, 0x40,
	0xA0, 0x0D, 0x06, 0xCA, 0x44, 0x65, 0x0A, 0x00, 0x00, 
	0xA0, 0x0D, 0x06, 0xCA, 0x2D, 0x15, 0x34, 0x1F, 0x01, 
	0xA0, 0x3A, 0x08, 0xE1, 0x00, 0xE1, 0x00, 0xE1, 0x00, 0xE1, 0x00, // E1 2D C8
	0xA0, 0x1F, 0x06, 0xAB, 0x2F, 0x29, 0x13, 0x63, 0x00
};

#endif // (FW_VERSION_TO_DOWNLOAD == PROD_11_01_14)

#endif /* REFDEVICE_66T */

//////////////////////////////////////////////////////////////////////////////#
//# Core configuration extensions
//# It includes
//# A002      - Disable/Enable Clock Request
//# A009      - Time-out before standby
//# A012      - NFCEE interface 2 configuration
//# A01D      - Clock Phase configuration
//# A01E      - Clock Phase configuration
//# A040      - Low Power Card Detector Enable
//# A041      - Low Power Card Detector Threshold
//# A042      - Low Power Card Detector Sampling
//# A043      - Low Power Card Detector Hybrid
//# A05E      - Send RID automatically in Jewel Reader mode
//# A061      - Retry after LPCD
//# A096      - Notify all AIDs
//# A0DD      - Retry on SWP2 interface
//# A0EC      - Disable/Enable SWP1 interface
//# A0ED      - Disable/Enable SWP2 interface
//# A0F2      - SVDD_PWR_REQ enable
#if(NFC_NXP_CHIP_TYPE == PN548C2) //|| (NFC_NXP_CHIP_TYPE == PN553))
const uint8_t cfgData_Nxp_Core_Conf_Extn[] = { 0x65,
		0x20, 0x02, 0x62, 0x10,
		0xA0, 0x02, 0x01, 0x01,
		0xA0, 0x09, 0x02, 0xE8, 0x03,
		0xA0, 0x12, 0x01, 0x02,
		0xA0, 0x40, 0x01, 0x01,
		0xA0, 0x41, 0x01, 0x04,
		0xA0, 0x42, 0x01, 0x0F,
		0xA0, 0x43, 0x01, 0x03,
		0xA0, 0x5E, 0x01, 0x01,
		0xA0, 0x61, 0x01, 0x53,
		0xA0, 0x96, 0x01, 0x01,
		0xA0, 0xDD, 0x01, 0x2D,
		0xA0, 0xEC, 0x01, 0x01,
		0xA0, 0xED, 0x01, 0x03,
		0xA0, 0xF2, 0x01, 0x00,
		0xA0, 0x1D, 0x11, 0x50, 0x33, 0x14, 0x17, 0x00, 0xAA, 0x85, 0x00, 0x80, 0x55, 0x2A, 0x04, 0x00, 0x63, 0x00, 0x00, 0x00,
		0xA0, 0x1E, 0x11, 0x18, 0x13, 0x14, 0x14, 0x00, 0x6F, 0x97, 0x00, 0x00, 0x00, 0x10, 0x04, 0x00, 0x63, 0x02, 0x00, 0x00
};
//////////////////////////////////////////////////////////////////////////////#
//# Core configuration settings
//# It includes
//# 10        - Poll Mode NFC-B:   PB_AFI
//# 18        - Poll Mode NFC-F:   PF_BIT_RATE
//# 21        - Poll Mode ISO-DEP: PI_BIT_RATE
//# 28        - Poll Mode NFC-DEP: PN_NFC_DEP_SPEED
//# 30        - Lis. Mode NFC-A:   LA_BIT_FRAME_SDD
//# 31        - Lis. Mode NFC-A:   LA_PLATFORM_CONFIG
//# 50        - Lis. Mode NFC-F:   LF_PROTOCOL_TYPE
//# 54        - Lis. Mode NFC-F:   LF_CON_BITR_F
//# 5B        - Lis. Mode ISO-DEP: LI_BIT_RATE
//# 80        - Other Param.:      RF_FIELD_INFO
//# 81        - Other Param.:      RF_NFCEE_ACTION
//# 82        - Other Param.:      NFCDEP_OP
const uint8_t cfgData_Nxp_Core_Conf[] = { 0x28,
		0x20, 0x02, 0x25, 0x0C,
		0x10, 0x01, 0x00,
		0x18, 0x01, 0x01,
		0x21, 0x01, 0x00,
		0x28, 0x01, 0x00,
		0x30, 0x01, 0x08,
		0x31, 0x01, 0x03,
		0x50, 0x01, 0x02,
		0x54, 0x01, 0x06,
		0x5B, 0x01, 0x00,
		0x80, 0x01, 0x01,
		0x81, 0x01, 0x01,
		0x82, 0x01, 0x0E
};
#elif (NFC_NXP_CHIP_TYPE == PN553)
//Core configuration extensions
// It includes
// Wired mode settings A0ED, A0EE
// Tag Detector A040, A041, A043
// Low Power mode A007
// Clock settings A002, A003
// PbF settings A008
// Clock timeout settings A004
// How eSE connected to PN553 A012
// UICC2 bit rate A0D1
// SWP1A interface A0D4
// DWP intf behavior config A037
const uint8_t cfgData_Nxp_Core_Conf_Extn[] = {0x36,//0x3D, //0x36, //0x2B,
		0x20, 0x02, 0x33, 0x0a, //0X28, 0x09
		0xA0, 0xED, 0x01, 0x01,
	    0xA0, 0x37, 0x01, 0x35, //0x11,
		0xA0, 0xF2, 0x01, 0x00,
		0xA0, 0xD8, 0x01, 0x02,
		0xA0, 0xEC, 0x01, 0x01, //0x01
	    0xA0, 0x5E, 0x01, 0x01,
	    0xA0, 0x12, 0x01, 0x02,
	    0xA0, 0x40, 0x01, 0x01,
        0xA0, 0xF6, 0x04, 0x00, 0x04, 0xA4, 0x38, /* wearable fix: Timeout for eSE initialization set to 304184 usec
                                                                   = 4 times default value of 76046 usec */
	    0xA0, 0xEB, 0x08, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF
	    //0xA0, 0x38, 0x04, 0x05, 0x05, 0x05, 0x00 // New add. Kanjie-20180605
};

uint8_t cfgData_Nxp_Core_Conf[] = {0x31, 0x20, 0x02, 0x2E, 0x0E,
		0x28, 0x01, 0x00,
		0x21, 0x01, 0x00,
		0x30, 0x01, 0x08,
		0x31, 0x01, 0x03,
		0x32, 0x01, 0x20,//0x60,   0x20:standard, 0x60:with P2P
		0x38, 0x01, 0x01,
		0x33, 0x04, 0x01, 0x02, 0x03, 0x04,
		0x54, 0x01, 0x06,
		0x50, 0x01, 0x02,
		0x5B, 0x01, 0x00,
		0x80, 0x01, 0x01,
		0x81, 0x01, 0x01,
		0x82, 0x01, 0x0E,
		0x18, 0x01, 0x01
};
#endif

//////////////////////////////////////////////////////////////////////////////#
//# Core configuration rf field filter settings to enable set to 01 to disable set to 00 last bit
const uint8_t cfgData_Nxp_Core_Rf_Field[] = {0x08, 0x20, 0x02, 0x05, 0x01, 0xA0, 0x62, 0x01, 0x01};



const NxpParam_t NXPConfig[] =
{
//////////////////////////////////////////////////////////////////////////////#
	{CFG_NXPLOG_EXTNS_LOGLEVEL,		TYPE_VAL, CONFIG_VAL 0x03},
	{CFG_NXPLOG_NCIHAL_LOGLEVEL,		TYPE_VAL, CONFIG_VAL 0x03},
	{CFG_NXPLOG_NCIX_LOGLEVEL,		TYPE_VAL, CONFIG_VAL 0x03},
	{CFG_NXPLOG_NCIR_LOGLEVEL,		TYPE_VAL, CONFIG_VAL 0x03},
	{CFG_NXPLOG_FWDNLD_LOGLEVEL,		TYPE_VAL, CONFIG_VAL 0x03},
	{CFG_NXPLOG_TML_LOGLEVEL,		TYPE_VAL, CONFIG_VAL 0x03},
//////////////////////////////////////////////////////////////////////////////#
//# Extension for Mifare reader enable
	{CFG_MIFARE_READER_ENABLE,		TYPE_VAL, CONFIG_VAL 0x01},

//////////////////////////////////////////////////////////////////////////////#
//# File name for Firmware
	{CFG_NXP_FW_NAME,		TYPE_STR, "libpn548ad_fw.so"},

//////////////////////////////////////////////////////////////////////////////#
//# System clock source selection configuration
// System clock source selection configuration
//#define CLK_SRC_XTAL       1
//#define CLK_SRC_PLL        2

	{CFG_NXP_SYS_CLK_SRC_SEL,		TYPE_VAL, CONFIG_VAL 0x01},

//////////////////////////////////////////////////////////////////////////////#
//# System clock frequency selection configuration
//# System clock frequency selection configuration
//#define CLK_FREQ_13MHZ         1
//#define CLK_FREQ_19_2MHZ       2
//#define CLK_FREQ_24MHZ         3
//#define CLK_FREQ_26MHZ         4
//#define CLK_FREQ_38_4MHZ       5
//#define CLK_FREQ_52MHZ         6
    {CFG_NXP_SYS_CLK_FREQ_SEL,		TYPE_VAL, CONFIG_VAL 0x00},//Eric
	//{CFG_NXP_SYS_CLK_FREQ_SEL,		TYPE_VAL, CONFIG_VAL 0x01},//xiaohua.wang@nxp.com

//////////////////////////////////////////////////////////////////////////////#
//# The timeout value to be used for clock request acknowledgment
//# min value = 0x01 to max = 0x06
	{CFG_NXP_SYS_CLOCK_TO_CFG,		TYPE_VAL, CONFIG_VAL 0x06},

//# Power to eSE is controlled by DH or PMU depending on following configurations
//#define DH_PWR_CONTROL         1
//#define PMU_PWR_CONTROL        2
//NXP_ESE_POWER_DH_CONTROL=1
	{CFG_NXP_ESE_POWER_DH_CONTROL,		TYPE_VAL, CONFIG_VAL 0x01},

//////////////////////////////////////////////////////////////////////////////#
//# NXP TVDD configurations settings
//#    Allow NFCC to configure the external TVDD
//#    Three configurations (0x01, 0x02 and 0x03) are supported
//#    Only one shall be selected (hardware dependancy)
//#       Config 1: VUP connected to VBAT
//#       Config 2: VUP connected to external 5V
//#       Config 3: TVDD connected to external 5V
{CFG_NXP_EXT_TVDD_CFG,		TYPE_VAL, CONFIG_VAL 0x02},
{CFG_NXP_EXT_TVDD_CFG_1,		TYPE_DATA, cfgData_Nxp_Ext_Tvdd_Cfg_1},
{CFG_NXP_EXT_TVDD_CFG_2,		TYPE_DATA, cfgData_Nxp_Ext_Tvdd_Cfg_2},
{CFG_NXP_EXT_TVDD_CFG_3,		TYPE_DATA, cfgData_Nxp_Ext_Tvdd_Cfg_3},

//////////////////////////////////////////////////////////////////////////////#
//# NXP proprietary settings
	{CFG_NXP_ACT_PROP_EXTN,		TYPE_DATA, cfgData_Nxp_Act_Prop_Extn},

//////////////////////////////////////////////////////////////////////////////#
//# NFC forum profile settings
	{CFG_NXP_NFC_PROFILE_EXTN,	TYPE_DATA, cfgData_Nxp_Nfc_Profile_Extn},

#if((NFC_NXP_CHIP_TYPE == PN548C2) || (NFC_NXP_CHIP_TYPE == PN553))
//////////////////////////////////////////////////////////////////////////////#
//# NFCC Configuration Control
	{CFG_NXP_NFC_MERGE_RF_PARAMS, TYPE_DATA, cfgData_Nxp_Nfc_Merge_Rf_Params},
#endif

//////////////////////////////////////////////////////////////////////////////#
//# Standby enable settings
	{CFG_NXP_CORE_STANDBY,		TYPE_DATA, cfgData_Nxp_Core_Standby},

//////////////////////////////////////////////////////////////////////////////#
//# NXP RF configuration ALM/PLM settings
//# This section needs to be updated with the correct values based on the platform
{CFG_NXP_RF_CONF_BLK_1,		TYPE_DATA, cfgData_Nxp_Rf_Conf_Blk_1},
{CFG_NXP_RF_CONF_BLK_2,		TYPE_DATA, cfgData_Nxp_Rf_Conf_Blk_2},
{CFG_NXP_RF_CONF_BLK_3,		TYPE_DATA, cfgData_Nxp_Rf_Conf_Blk_3},
{CFG_NXP_RF_CONF_BLK_4,		TYPE_DATA, cfgData_Nxp_Rf_Conf_Blk_4},
{CFG_NXP_RF_CONF_BLK_5,		TYPE_DATA, cfgData_Nxp_Rf_Conf_Blk_5},
#if (FW_VERSION_TO_DOWNLOAD == PROD_11_01_0C)
{CFG_NXP_RF_CONF_BLK_6,     TYPE_DATA, cfgData_Nxp_Rf_Conf_Blk_6},
#endif

//////////////////////////////////////////////////////////////////////////////#
//# Core configuration extensions
	{CFG_NXP_CORE_CONF_EXTN, TYPE_DATA, cfgData_Nxp_Core_Conf_Extn},

//////////////////////////////////////////////////////////////////////////////#
//# Core configuration rf field filter settings to enable set to 01 to disable set
//# to 00 last bit
	{CFG_NXP_CORE_RF_FIELD, TYPE_DATA, cfgData_Nxp_Core_Rf_Field},

//////////////////////////////////////////////////////////////////////////////#
//# Core configuration settings
	{CFG_NXP_CORE_CONF, TYPE_DATA, cfgData_Nxp_Core_Conf},

//////////////////////////////////////////////////////////////////////////////#
//# To enable i2c fragmentation set i2c fragmentation enable 0x01 to disable set
//# to 0x00
	{CFG_NXP_I2C_FRAGMENTATION_ENABLED,		TYPE_VAL, CONFIG_VAL 0x01},

//////////////////////////////////////////////////////////////////////////////#
//# Mifare Classic Key settings
//#NXP_CORE_MFCKEY_SETTING={20, 02, 25,04, A0, 51, 06, A0, A1, A2, A3, A4, A5,
//#                                     A0, 52, 06, D3, F7, D3, F7, D3, F7,
//#                                     A0, 53, 06, FF, FF, FF, FF, FF, FF,
//#                                     A0, 54, 06, 00, 00, 00, 00, 00, 00}

//////////////////////////////////////////////////////////////////////////////#
//# Default SE Options
//# No secure element 0x00
//# eSE               0x01
//# UICC              0x02
//# Multi SE          0x03
#if(NFC_NXP_CHIP_TYPE == PN548C2) || (NFC_NXP_CHIP_TYPE == PN553)
	{CFG_NXP_DEFAULT_SE,		TYPE_VAL, CONFIG_VAL 0x01},//xiaohua.wang@nxp.com
#else	//-- PN547/PN65T
#endif

//////////////////////////////////////////////////////////////////////////////#
//#Timeout in secs to get NFCEE Discover notification
	{CFG_NXP_DEFAULT_NFCEE_DISC_TIMEOUT,        TYPE_VAL, CONFIG_VAL 20},

//////////////////////////////////////////////////////////////////////////////#
	{CFG_NXP_DEFAULT_NFCEE_TIMEOUT,		TYPE_VAL, CONFIG_VAL 20},

//////////////////////////////////////////////////////////////////////////////#
//#Enable SWP full power mode when device is power off
#if(NFC_NXP_CHIP_TYPE == PN548C2) || (NFC_NXP_CHIP_TYPE == PN553)
	{CFG_NXP_SWP_FULL_PWR_ON,		TYPE_VAL, CONFIG_VAL 0x00},
#else	//-- PN547/PN65T
#endif

//////////////////////////////////////////////////////////////////////////////#
//#Chip type
//#PN547C2            0x01
//#PN65T              0x02
//#PN548AD            0x03
//#PN66T              0x04
#if(NFC_NXP_CHIP_TYPE == PN548C2) || (NFC_NXP_CHIP_TYPE == PN553)
	{CFG_NXP_NFC_CHIP,		TYPE_VAL, CONFIG_VAL 0x04},
#else	//-- PN547/PN65T
#endif

//////////////////////////////////////////////////////////////////////////////#
//# CE when Screen state is locked
//# This setting is for DEFAULT_AID_ROUTE,
//# DEFAULT_DESFIRE_ROUTE and DEFAULT_MIFARE_CLT_ROUTE
//# Disable           0x00
//# Enable            0x01
#if(NFC_NXP_CHIP_TYPE == PN548C2) || (NFC_NXP_CHIP_TYPE == PN553)
	{CFG_NXP_CE_ROUTE_STRICT_DISABLE,		TYPE_VAL, CONFIG_VAL 0x01},

//////////////////////////////////////////////////////////////////////////////#
//#Timeout in secs
	{CFG_NXP_SWP_RD_START_TIMEOUT,		TYPE_VAL, CONFIG_VAL 0x0A},

//////////////////////////////////////////////////////////////////////////////#
//#Timeout in secs
	{CFG_NXP_SWP_RD_TAG_OP_TIMEOUT,		TYPE_VAL, CONFIG_VAL 0x01},
#else	//-- PN547/PN65T
#endif

//////////////////////////////////////////////////////////////////////////////#
//#Set the Mifare Desfire route Location :
//#This settings will be used when application does not set this parameter
//# host 0x00
//# eSE  0x01
//# UICC 0x02
	{CFG_DEFAULT_DESFIRE_ROUTE,		TYPE_VAL, CONFIG_VAL 0x01},

//////////////////////////////////////////////////////////////////////////////#
//#Set the Mifare CLT route Location :
//#This settings will be used when application does not set this parameter
//# host 0x00
//# eSE  0x01
//# UICC 0x02
	{CFG_DEFAULT_MIFARE_CLT_ROUTE,		TYPE_VAL, CONFIG_VAL 0x01},

//////////////////////////////////////////////////////////////////////////////#
//#Set the default AID Power state :
//#This settings will be used when application does not set this parameter
//# bit pos 0 = Switch On
//# bit pos 1 = Switch Off
//# bit pos 2 = Battery Off
//# bit pos 3 = Screen Lock
//# bit pos 4 = Screen Off
    {CFG_DEFAULT_AID_PWR_STATE,     TYPE_VAL, CONFIG_VAL 0x19},

//////////////////////////////////////////////////////////////////////////////#
//#Set the Mifare Desfire Power state :
//#This settings will be used when application does not set this parameter
//# bit pos 0 = Switch On
//# bit pos 1 = Switch Off
//# bit pos 2 = Battery Off
//# bit pos 3 = Screen Lock
//# bit pos 4 = Screen Off
    {CFG_DEFAULT_DESFIRE_PWR_STATE,     TYPE_VAL, CONFIG_VAL 0x1B},

//////////////////////////////////////////////////////////////////////////////#
//#Set the Mifare CLT Power state :
//#This settings will be used when application does not set this parameter
//# bit pos 0 = Switch On
//# bit pos 1 = Switch Off
//# bit pos 2 = Battery Off
//# bit pos 3 = Screen Lock
//# bit pos 4 = Screen Off
    {CFG_DEFAULT_MIFARE_CLT_PWR_STATE,     TYPE_VAL, CONFIG_VAL 0x1B},

#if(NFC_NXP_CHIP_TYPE == PN548C2) || (NFC_NXP_CHIP_TYPE == PN553)
//////////////////////////////////////////////////////////////////////////////#
//# AID Matching platform options
//# AID_MATCHING_L 0x01
//# AID_MATCHING_K 0x02
	{CFG_AID_MATCHING_PLATFORM,		TYPE_VAL, CONFIG_VAL 0x01},
#endif

//////////////////////////////////////////////////////////////////////////////#
//#Set the default AID route Location :
//#This settings will be used when application does not set this parameter
//# host 0x00
//# eSE  0x01
//# UICC 0x02
	{CFG_DEFAULT_AID_ROUTE,		TYPE_VAL, CONFIG_VAL 0x01},//xiaohua.wang@nxp.com
//###############################################################################
//# Allowed range of swp timeout setting is 0x00 to 0x3C [0 - 60].
//# Timeout in milliseconds, for example
//# No Timeout  0x00
//# 10 millisecond timeout 0x0A
	{CFG_NXP_SWP_SWITCH_TIMEOUT,		TYPE_VAL, CONFIG_VAL 0x0A},

//////////////////////////////////////////////////////////////////////////////#
//#CHINA_TIANJIN_RF_SETTING
//#Enable  0x01
//#Disable 0x00
	{CFG_NXP_CHINA_TIANJIN_RF_ENABLED,		TYPE_VAL, CONFIG_VAL 0x01},

//////////////////////////////////////////////////////////////////////////////#
//## Set configuration optimization decision setting
//## Enable    = 0x01
//## Disable   = 0x00
	{CFG_NXP_SET_CONFIG_ALWAYS,		TYPE_VAL, CONFIG_VAL 0x01},

//////////////////////////////////////////////////////////////////////////////#
//# Enable/Disable checking default proto SE Id
//# Disable           0x00
//# Enable            0x01
    {CFG_NXP_CHECK_DEFAULT_PROTO_SE_ID,     TYPE_VAL, CONFIG_VAL 0x01},
};

/*******************************************************************************
**
** Function:    CNfcConfig::find()
**
** Description: search if a setting exist in the setting array
**
** Returns:     pointer to the setting object
**
*******************************************************************************/
const NxpParam_t* NxpParamFind(const unsigned char key)
{
	int i;
	int listSize;

    listSize = (sizeof(NXPConfig) / sizeof(NxpParam_t));

    if (listSize == 0)
    	return NULL;

    for (i = 0; i<listSize; ++i)
    {
        if (NXPConfig[i].key == key)
        {
            if(NXPConfig[i].type == TYPE_DATA)
            {
                NXPLOG_EXTNS_D("%s found key %d, data len = %d\n", __func__, key,  *((unsigned char *)(NXPConfig[i].val)));
            }
            else
            {
                NXPLOG_EXTNS_D("%s found key %d = (0x%lx)\n", __func__, key, (long unsigned int) NXPConfig[i].val);
            }
            return &(NXPConfig[i]);
        }
    }
    return NULL;
}



/*******************************************************************************
**
** Function:    GetStrValue()
**
** Description: API function for getting a string value of a setting
**
** Returns:     True if found, otherwise False.
**
*******************************************************************************/
extern int GetNxpStrValue(unsigned char key, char* pValue, unsigned long len)
{
    if (!pValue)
        return FALSE;

    const NxpParam_t* pParam = NxpParamFind(key);

    if (pParam == NULL)
        return FALSE;

    if ((pParam->type == TYPE_STR) && (pParam->val != NULL) && (strlen(pParam->val) <= len))
    {
        phOsalNfc_SetMemory(pValue, 0, len);
        memcpy(pValue, pParam->val, strlen(pParam->val));
        return TRUE;
    }
    return FALSE;
}

/*******************************************************************************
**
** Function:    GetByteArrayValue()
**
** Description: Read byte array value from the config file.
**
** Parameters:
**              name    - name of the config param to read.
**              pValue  - pointer to input buffer.
**              len 	- input buffer length.
**              readlen - out parameter to return the number of bytes read from config file,
**                        return -1 in case bufflen is not enough.
**
** Returns:     TRUE[1] if config param name is found in the config file, else FALSE[0]
**
*******************************************************************************/
extern int GetNxpByteArrayValue(unsigned char key, char* pValue,long len, long *readlen)
{
    if (!pValue)
        return FALSE;

    const NxpParam_t* pParam = NxpParamFind(key);

    if (pParam == NULL)
        return FALSE;

    if ((pParam->type == TYPE_DATA) && (pParam->val != 0))
    {
        if( ((unsigned char *)(pParam->val))[0] <= len)
        {
        	phOsalNfc_SetMemory(pValue, 0, len);
            memcpy(pValue, &(((unsigned char *)(pParam->val))[1]), ((unsigned char *)(pParam->val))[0] );
            *readlen = (long) ((unsigned char *)(pParam->val))[0];
        }
        else
        {
            *readlen = -1;
        }

        return TRUE;
    }
    return FALSE;
}

/*******************************************************************************
**
** Function:    GetNumValue
**
** Description: API function for getting a numerical value of a setting
**
** Returns:     true, if successful
**
*******************************************************************************/
extern int GetNxpNumValue(unsigned char key, void* pValue, unsigned long len)
{
    if (!pValue)
        return FALSE;

    const NxpParam_t* pParam = NxpParamFind(key);

    if (pParam == NULL)
        return FALSE;

    unsigned long v = (unsigned long) pParam->val;

    switch (len)
    {
    case sizeof(unsigned long):
        *((unsigned long*)(pValue)) = (unsigned long)v;
        break;
    case sizeof(unsigned short):
        *((unsigned short*)(pValue)) = (unsigned short)v;
        break;
    case sizeof(unsigned char):
        *((unsigned char*)(pValue)) = (unsigned char)v;
        break;
    default:
        return FALSE;
    }

    return TRUE;
}

#include "ry_utils.h"
void Get_RF_BLOCK_LEN(void)
{
    LOG_DEBUG("RF BLK1 LEN: %d\r\n", sizeof(cfgData_Nxp_Rf_Conf_Blk_1));
    LOG_DEBUG("RF BLK2 LEN: %d\r\n", sizeof(cfgData_Nxp_Rf_Conf_Blk_2));
    LOG_DEBUG("RF BLK3 LEN: %d\r\n", sizeof(cfgData_Nxp_Rf_Conf_Blk_3));
    LOG_DEBUG("RF BLK4 LEN: %d\r\n", sizeof(cfgData_Nxp_Rf_Conf_Blk_4));
    LOG_DEBUG("RF BLK5 LEN: %d\r\n", sizeof(cfgData_Nxp_Rf_Conf_Blk_5));
}


