<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>bit_reverse</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>996</Best-caseLatency>
            <Average-caseLatency>996</Average-caseLatency>
            <Worst-caseLatency>996</Worst-caseLatency>
            <Best-caseRealTimeLatency>9.960 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>9.960 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>9.960 us</Worst-caseRealTimeLatency>
            <Interval-min>997</Interval-min>
            <Interval-max>997</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <For_Loop>
                <TripCount>496</TripCount>
                <Latency>994</Latency>
                <AbsoluteTimeLatency>9940</AbsoluteTimeLatency>
                <PipelineII>2</PipelineII>
                <PipelineDepth>5</PipelineDepth>
                <InstanceList/>
            </For_Loop>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <FF>141</FF>
            <LUT>170</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>bit_reverse</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>bit_reverse</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>bit_reverse</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>bit_reverse</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>bit_reverse</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>bit_reverse</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_address0</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_ce0</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_we0</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_d0</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_q0</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_address1</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_ce1</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_we1</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_d1</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_R_q1</name>
            <Object>X_R</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_address0</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_ce0</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_we0</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_d0</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_q0</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_address1</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_ce1</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_we1</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_d1</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>X_I_q1</name>
            <Object>X_I</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>bit_reverse</ModuleName>
            <BindInstances>add_ln19_fu_140_p2 reversible_idx_U reversed_idx_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>bit_reverse</Name>
            <Loops>
                <For_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>996</Best-caseLatency>
                    <Average-caseLatency>996</Average-caseLatency>
                    <Worst-caseLatency>996</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.960 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.960 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.960 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>997</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <For_Loop>
                        <Name>For_Loop</Name>
                        <TripCount>496</TripCount>
                        <Latency>994</Latency>
                        <AbsoluteTimeLatency>9.940 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </For_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>141</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="For_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_140_p2" SOURCE="bit_reverse.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="reversible_idx_U" SOURCE="" URAM="0" VARIABLE="reversible_idx"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="reversed_idx_U" SOURCE="" URAM="0" VARIABLE="reversed_idx"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="X_R" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_R_address0" name="X_R_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_ce0" name="X_R_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_we0" name="X_R_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_d0" name="X_R_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_R_q0" name="X_R_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_R_address1" name="X_R_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_R_ce1" name="X_R_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_we1" name="X_R_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_R_d1" name="X_R_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="X_R_q1" name="X_R_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="X_I" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="X_I_address0" name="X_I_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_ce0" name="X_I_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_we0" name="X_I_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_d0" name="X_I_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="X_I_q0" name="X_I_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="X_I_address1" name="X_I_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="X_I_ce1" name="X_I_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_we1" name="X_I_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="X_I_d1" name="X_I_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="X_I_q1" name="X_I_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="X_R_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_R_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_R_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_R_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_R_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_R"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="X_I_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="X_I_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="X_I_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>X_I_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="X_I"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="X_I_address0">10, , </column>
                    <column name="X_I_address1">10, , </column>
                    <column name="X_I_d0">32, , </column>
                    <column name="X_I_d1">32, , </column>
                    <column name="X_I_q0">32, , </column>
                    <column name="X_I_q1">32, , </column>
                    <column name="X_R_address0">10, , </column>
                    <column name="X_R_address1">10, , </column>
                    <column name="X_R_d0">32, , </column>
                    <column name="X_R_d1">32, , </column>
                    <column name="X_R_q0">32, , </column>
                    <column name="X_R_q1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="X_R">inout, float*</column>
                    <column name="X_I">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="X_R">X_R_address0, port, offset, </column>
                    <column name="X_R">X_R_ce0, port, , </column>
                    <column name="X_R">X_R_we0, port, , </column>
                    <column name="X_R">X_R_d0, port, , </column>
                    <column name="X_R">X_R_q0, port, , </column>
                    <column name="X_R">X_R_address1, port, offset, </column>
                    <column name="X_R">X_R_ce1, port, , </column>
                    <column name="X_R">X_R_we1, port, , </column>
                    <column name="X_R">X_R_d1, port, , </column>
                    <column name="X_R">X_R_q1, port, , </column>
                    <column name="X_I">X_I_address0, port, offset, </column>
                    <column name="X_I">X_I_ce0, port, , </column>
                    <column name="X_I">X_I_we0, port, , </column>
                    <column name="X_I">X_I_d0, port, , </column>
                    <column name="X_I">X_I_q0, port, , </column>
                    <column name="X_I">X_I_address1, port, offset, </column>
                    <column name="X_I">X_I_ce1, port, , </column>
                    <column name="X_I">X_I_we1, port, , </column>
                    <column name="X_I">X_I_d1, port, , </column>
                    <column name="X_I">X_I_q1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="dependence" location="bit_reverse.cpp:14" status="valid" parentFunction="bit_reverse" variable="X_I" isDirective="0" options="dependent=false type=inter variable=X_I"/>
        <Pragma type="dependence" location="bit_reverse.cpp:15" status="valid" parentFunction="bit_reverse" variable="X_R" isDirective="0" options="dependent=false type=inter variable=X_R"/>
        <Pragma type="pipeline" location="hls/solution1/directives.tcl:7" status="valid" parentFunction="bit_reverse" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

