0.6
2017.4
Dec 15 2017
21:07:18
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.sim/HZD_Simulation/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/HZD_Simulation/new/ManualModeTest.v,1702882861,verilog,,,,ManualModeTest,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/HZD_Simulation/new/ManualTest2.v,1702888721,verilog,,,,ManualTest2,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/HZD_Simulation/new/Sim_TSE.v,1701597222,verilog,,,,Sim_TSE,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/HZD_Simulation/new/Sim_TSM.v,1702878045,verilog,,,,Sim_TSM,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sim_1/new/Sim_TSM2.v,1702878437,verilog,,,,Sim_TSM2,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ConstValue.vh,1702479061,verilog,,,,,,,,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ManualModule/TargetStateEncoder.v,1702479717,verilog,,D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ManualModule/TargetStateMachine.v,D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ConstValue.vh,TargetStateEncoder,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ManualModule/TargetStateMachine.v,1702877115,verilog,,D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/HZD_Simulation/new/ManualModeTest.v,D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ConstValue.vh,TargetStateMachine,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/TopModule/DesignedTop.v,1702890284,verilog,,D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/TopModule/ManualTop.v,D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ConstValue.vh,DesignedTop,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/TopModule/ManualTop.v,1702890450,verilog,,D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/TopModule/TargetRegister.v,D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ConstValue.vh,ManualTop,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/TopModule/TargetRegister.v,1702889809,verilog,,D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ManualModule/TargetStateEncoder.v,D:/ComputerScience/Projects/DigitalLogicProj/project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ConstValue.vh,TargetRegister,,,../../../../GenshinKitchen.srcs/sources_1/new,,,,,
