

================================================================
== Vitis HLS Report for 'set3DFloatArray_1'
================================================================
* Date:           Fri Dec 22 00:44:09 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.994 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |      128|      128|         1|          1|          1|   128|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    145|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|      29|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      29|    210|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln10_5_fu_282_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln10_fu_201_p2        |         +|   0|  0|   9|           2|           1|
    |add_ln12_fu_276_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln14_fu_265_p2        |         +|   0|  0|  14|           7|           7|
    |add_ln8_5_fu_187_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln8_fu_123_p2         |         +|   0|  0|  15|           8|           1|
    |and_ln8_fu_181_p2         |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_147_p2       |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln12_fu_175_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln8_fu_141_p2        |      icmp|   0|  0|  11|           8|           9|
    |or_ln10_fu_207_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln10_19_fu_233_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln10_20_fu_245_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln10_21_fu_288_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln10_fu_213_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln8_3_fu_161_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln8_4_fu_193_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln8_fu_153_p3      |    select|   0|  0|   2|           1|           1|
    |xor_ln8_fu_169_p2         |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 145|          65|          53|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |i_reg_79                 |   9|          2|    2|          4|
    |ii_reg_101               |   9|          2|    2|          4|
    |iii_reg_112              |   9|          2|    6|         12|
    |indvar_flatten17_reg_68  |   9|          2|    8|         16|
    |indvar_flatten_reg_90    |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  65|         14|   27|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |i_reg_79                 |  2|   0|    2|          0|
    |ii_reg_101               |  2|   0|    2|          0|
    |iii_reg_112              |  6|   0|    6|          0|
    |indvar_flatten17_reg_68  |  8|   0|    8|          0|
    |indvar_flatten_reg_90    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 29|   0|   29|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  set3DFloatArray.1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  set3DFloatArray.1|  return value|
|array_r_address0  |  out|    7|   ap_memory|            array_r|         array|
|array_r_ce0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_we0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_d0        |  out|   32|   ap_memory|            array_r|         array|
+------------------+-----+-----+------------+-------------------+--------------+

