// Seed: 1824073013
module module_0 (
    output wand id_0
);
  wire id_3, id_4;
endmodule
module module_1 (
    output tri   id_0,
    output wor   id_1,
    input  tri0  id_2,
    output tri   id_3,
    input  wire  id_4,
    input  tri   id_5,
    output wire  id_6,
    input  tri1  id_7,
    input  tri0  id_8,
    input  tri   id_9,
    input  wand  id_10,
    output logic id_11,
    input  tri   id_12,
    output tri0  id_13,
    id_17,
    output tri   id_14,
    input  wor   id_15
);
  assign id_0 = id_10;
  wire id_18;
  id_19 :
  assert property (@({
    -1 + 1 != id_2, id_10, id_9, id_9 - -1, id_9
  } or posedge 1 or posedge 1) id_10)
    id_11 <= -1;
  module_0 modCall_1 (id_0);
endmodule
