// Seed: 1576486498
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2,
    output id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input id_7
);
  assign id_5 = 1;
endmodule
`default_nettype wire
