;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 481, -1
	SUB 421, 1
	SLT 300, 90
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-54
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, #-20
	SLT 1, <0
	SLT 101, <0
	MOV @121, 106
	ADD #129, 109
	SLT 12, <10
	SLT 12, <10
	SUB @127, 106
	JMP 100, -109
	JMZ <130, 9
	JMZ 350, 890
	JMZ 350, 90
	MOV -1, <-26
	SUB #12, @28
	DJN 0, #-204
	SUB #0, <-204
	MOV -7, <-20
	SPL 0, <10
	SPL -100, -5
	SUB #22, @1
	SUB -350, 96
	SUB #22, @1
	JMN <12, #10
	JMZ <130, 9
	JMZ <130, 9
	SUB @127, 106
	ADD #129, 109
	JMP 100, -109
	MOV -7, <-20
	SPL 0, <10
	ADD #129, 109
	SUB #12, @28
	SUB #10, 10
	SUB #10, 10
	SUB #12, @28
	SUB #10, 10
	MOV -7, <-20
	JMP 100, -109
	SPL -9, @-12
	SPL -9, @-12
	MOV -1, <-26
