// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_resize_mat_data_dout,
        out_resize_mat_data_num_data_valid,
        out_resize_mat_data_fifo_cap,
        out_resize_mat_data_empty_n,
        out_resize_mat_data_read,
        p_dstgx_data_din,
        p_dstgx_data_num_data_valid,
        p_dstgx_data_fifo_cap,
        p_dstgx_data_full_n,
        p_dstgx_data_write,
        p_dstgy_data_din,
        p_dstgy_data_num_data_valid,
        p_dstgy_data_fifo_cap,
        p_dstgy_data_full_n,
        p_dstgy_data_write,
        img_width,
        buf_r_address0,
        buf_r_ce0,
        buf_r_q0,
        buf_r_address1,
        buf_r_ce1,
        buf_r_we1,
        buf_r_d1,
        buf_1_address0,
        buf_1_ce0,
        buf_1_q0,
        buf_1_address1,
        buf_1_ce1,
        buf_1_we1,
        buf_1_d1,
        buf_2_address0,
        buf_2_ce0,
        buf_2_q0,
        buf_2_address1,
        buf_2_ce1,
        buf_2_we1,
        buf_2_d1,
        tp_1,
        mid_1,
        bottom_1,
        empty,
        cmp_i_i603_i,
        src_buf3_out,
        src_buf3_out_ap_vld,
        src_buf2_out,
        src_buf2_out_ap_vld,
        src_buf3_1_out,
        src_buf3_1_out_ap_vld,
        src_buf1_out,
        src_buf1_out_ap_vld,
        src_buf1_1_out,
        src_buf1_1_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] out_resize_mat_data_dout;
input  [2:0] out_resize_mat_data_num_data_valid;
input  [2:0] out_resize_mat_data_fifo_cap;
input   out_resize_mat_data_empty_n;
output   out_resize_mat_data_read;
output  [7:0] p_dstgx_data_din;
input  [2:0] p_dstgx_data_num_data_valid;
input  [2:0] p_dstgx_data_fifo_cap;
input   p_dstgx_data_full_n;
output   p_dstgx_data_write;
output  [7:0] p_dstgy_data_din;
input  [2:0] p_dstgy_data_num_data_valid;
input  [2:0] p_dstgy_data_fifo_cap;
input   p_dstgy_data_full_n;
output   p_dstgy_data_write;
input  [15:0] img_width;
output  [5:0] buf_r_address0;
output   buf_r_ce0;
input  [7:0] buf_r_q0;
output  [5:0] buf_r_address1;
output   buf_r_ce1;
output   buf_r_we1;
output  [7:0] buf_r_d1;
output  [5:0] buf_1_address0;
output   buf_1_ce0;
input  [7:0] buf_1_q0;
output  [5:0] buf_1_address1;
output   buf_1_ce1;
output   buf_1_we1;
output  [7:0] buf_1_d1;
output  [5:0] buf_2_address0;
output   buf_2_ce0;
input  [7:0] buf_2_q0;
output  [5:0] buf_2_address1;
output   buf_2_ce1;
output   buf_2_we1;
output  [7:0] buf_2_d1;
input  [1:0] tp_1;
input  [1:0] mid_1;
input  [1:0] bottom_1;
input  [1:0] empty;
input  [0:0] cmp_i_i603_i;
output  [7:0] src_buf3_out;
output   src_buf3_out_ap_vld;
output  [7:0] src_buf2_out;
output   src_buf2_out_ap_vld;
output  [7:0] src_buf3_1_out;
output   src_buf3_1_out_ap_vld;
output  [7:0] src_buf1_out;
output   src_buf1_out_ap_vld;
output  [7:0] src_buf1_1_out;
output   src_buf1_1_out_ap_vld;

reg ap_idle;
reg out_resize_mat_data_read;
reg p_dstgx_data_write;
reg p_dstgy_data_write;
reg buf_r_ce0;
reg[5:0] buf_r_address1;
reg buf_r_ce1;
reg buf_r_we1;
reg[7:0] buf_r_d1;
reg buf_1_ce0;
reg[5:0] buf_1_address1;
reg buf_1_ce1;
reg buf_1_we1;
reg[7:0] buf_1_d1;
reg buf_2_ce0;
reg[5:0] buf_2_address1;
reg buf_2_ce1;
reg buf_2_we1;
reg[7:0] buf_2_d1;
reg src_buf3_out_ap_vld;
reg src_buf2_out_ap_vld;
reg src_buf3_1_out_ap_vld;
reg src_buf1_out_ap_vld;
reg src_buf1_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln225_reg_621;
wire   [0:0] cmp_i_i603_i_read_reg_590;
reg    ap_predicate_op61_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln250_reg_640;
reg   [0:0] icmp_ln250_reg_640_pp0_iter5_reg;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln225_fu_374_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    out_resize_mat_data_blk_n;
wire    ap_block_pp0_stage0;
reg    p_dstgx_data_blk_n;
reg    p_dstgy_data_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] tmp_reg_594;
wire   [1:0] bottom_1_read_reg_598;
reg   [12:0] col_1_reg_613;
reg   [12:0] col_1_reg_613_pp0_iter1_reg;
reg   [0:0] icmp_ln225_reg_621_pp0_iter1_reg;
reg   [0:0] icmp_ln225_reg_621_pp0_iter2_reg;
reg   [0:0] icmp_ln225_reg_621_pp0_iter3_reg;
reg   [0:0] icmp_ln225_reg_621_pp0_iter4_reg;
wire   [0:0] icmp_ln250_fu_409_p2;
reg   [0:0] icmp_ln250_reg_640_pp0_iter3_reg;
reg   [0:0] icmp_ln250_reg_640_pp0_iter4_reg;
reg   [7:0] buf_load_reg_644;
reg   [7:0] buf_1_load_reg_651;
reg   [7:0] buf_2_load_reg_658;
reg   [7:0] src_buf1_3_reg_665;
reg   [7:0] src_buf3_3_reg_671;
reg   [7:0] GradientValuesX_reg_677;
reg   [7:0] GradientValuesY_reg_682;
reg    ap_condition_exit_pp0_iter4_stage0;
wire   [7:0] grp_xFSobel3x3_1_1_0_0_s_fu_320_ap_return_0;
wire   [7:0] grp_xFSobel3x3_1_1_0_0_s_fu_320_ap_return_1;
reg    grp_xFSobel3x3_1_1_0_0_s_fu_320_ap_ce;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call13;
reg    ap_block_state7_pp0_stage0_iter6_ignore_call13;
reg    ap_block_pp0_stage0_11001_ignoreCallOp93;
wire   [7:0] src_buf1_2_fu_437_p9;
wire   [7:0] src_buf2_2_fu_454_p9;
wire   [7:0] src_buf3_2_fu_471_p9;
wire   [63:0] zext_ln233_fu_391_p1;
wire   [63:0] zext_ln231_fu_397_p1;
wire   [63:0] zext_ln234_fu_403_p1;
reg   [12:0] col_fu_96;
wire   [12:0] col_2_fu_380_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_col_1;
reg   [7:0] src_buf1_1_fu_100;
reg   [7:0] src_buf2_fu_104;
reg   [7:0] src_buf3_fu_108;
reg   [7:0] src_buf2_1_fu_112;
reg   [7:0] src_buf1_fu_116;
reg   [7:0] src_buf3_1_fu_120;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] zext_ln225_fu_370_p1;
wire   [7:0] src_buf1_2_fu_437_p7;
wire   [7:0] src_buf2_2_fu_454_p7;
wire   [7:0] src_buf3_2_fu_471_p7;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_504;
reg    ap_condition_510;
reg    ap_condition_514;
wire   [1:0] src_buf1_2_fu_437_p1;
wire   [1:0] src_buf1_2_fu_437_p3;
wire  signed [1:0] src_buf1_2_fu_437_p5;
wire   [1:0] src_buf2_2_fu_454_p1;
wire   [1:0] src_buf2_2_fu_454_p3;
wire  signed [1:0] src_buf2_2_fu_454_p5;
wire   [1:0] src_buf3_2_fu_471_p1;
wire   [1:0] src_buf3_2_fu_471_p3;
wire  signed [1:0] src_buf3_2_fu_471_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 col_fu_96 = 13'd0;
#0 src_buf1_1_fu_100 = 8'd0;
#0 src_buf2_fu_104 = 8'd0;
#0 src_buf3_fu_108 = 8'd0;
#0 src_buf2_1_fu_112 = 8'd0;
#0 src_buf1_fu_116 = 8'd0;
#0 src_buf3_1_fu_120 = 8'd0;
#0 ap_done_reg = 1'b0;
end

sobel_resize_accel_xFSobel3x3_1_1_0_0_s grp_xFSobel3x3_1_1_0_0_s_fu_320(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .src_buf1_0_val(src_buf1_1_fu_100),
    .src_buf1_1_val(src_buf1_fu_116),
    .src_buf1_2_val(src_buf1_2_fu_437_p9),
    .src_buf2_0_val(src_buf2_fu_104),
    .src_buf2_2_val(src_buf2_2_fu_454_p9),
    .src_buf3_0_val(src_buf3_fu_108),
    .src_buf3_1_val(src_buf3_1_fu_120),
    .src_buf3_2_val(src_buf3_2_fu_471_p9),
    .ap_return_0(grp_xFSobel3x3_1_1_0_0_s_fu_320_ap_return_0),
    .ap_return_1(grp_xFSobel3x3_1_1_0_0_s_fu_320_ap_return_1),
    .ap_ce(grp_xFSobel3x3_1_1_0_0_s_fu_320_ap_ce)
);

sobel_resize_accel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U160(
    .din0(buf_load_reg_644),
    .din1(buf_1_load_reg_651),
    .din2(buf_2_load_reg_658),
    .def(src_buf1_2_fu_437_p7),
    .sel(tp_1),
    .dout(src_buf1_2_fu_437_p9)
);

sobel_resize_accel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U161(
    .din0(buf_load_reg_644),
    .din1(buf_1_load_reg_651),
    .din2(buf_2_load_reg_658),
    .def(src_buf2_2_fu_454_p7),
    .sel(mid_1),
    .dout(src_buf2_2_fu_454_p9)
);

sobel_resize_accel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U162(
    .din0(buf_load_reg_644),
    .din1(buf_1_load_reg_651),
    .din2(buf_2_load_reg_658),
    .def(src_buf3_2_fu_471_p7),
    .sel(bottom_1),
    .dout(src_buf3_2_fu_471_p9)
);

sobel_resize_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter4_stage0)) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln225_fu_374_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            col_fu_96 <= col_2_fu_380_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_fu_96 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf1_1_fu_100 <= 8'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln225_reg_621_pp0_iter3_reg == 1'd1))) begin
            src_buf1_1_fu_100 <= src_buf1_fu_116;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf1_fu_116 <= 8'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln225_reg_621_pp0_iter3_reg == 1'd1))) begin
            src_buf1_fu_116 <= src_buf1_2_fu_437_p9;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf2_1_fu_112 <= 8'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln225_reg_621_pp0_iter3_reg == 1'd1))) begin
            src_buf2_1_fu_112 <= src_buf2_2_fu_454_p9;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf2_fu_104 <= 8'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln225_reg_621_pp0_iter3_reg == 1'd1))) begin
            src_buf2_fu_104 <= src_buf2_1_fu_112;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf3_1_fu_120 <= 8'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln225_reg_621_pp0_iter3_reg == 1'd1))) begin
            src_buf3_1_fu_120 <= src_buf3_2_fu_471_p9;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            src_buf3_fu_108 <= 8'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln225_reg_621_pp0_iter3_reg == 1'd1))) begin
            src_buf3_fu_108 <= src_buf3_1_fu_120;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        GradientValuesX_reg_677 <= grp_xFSobel3x3_1_1_0_0_s_fu_320_ap_return_0;
        GradientValuesY_reg_682 <= grp_xFSobel3x3_1_1_0_0_s_fu_320_ap_return_1;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln225_reg_621_pp0_iter2_reg <= icmp_ln225_reg_621_pp0_iter1_reg;
        icmp_ln225_reg_621_pp0_iter3_reg <= icmp_ln225_reg_621_pp0_iter2_reg;
        icmp_ln225_reg_621_pp0_iter4_reg <= icmp_ln225_reg_621_pp0_iter3_reg;
        icmp_ln250_reg_640 <= icmp_ln250_fu_409_p2;
        icmp_ln250_reg_640_pp0_iter3_reg <= icmp_ln250_reg_640;
        icmp_ln250_reg_640_pp0_iter4_reg <= icmp_ln250_reg_640_pp0_iter3_reg;
        icmp_ln250_reg_640_pp0_iter5_reg <= icmp_ln250_reg_640_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        col_1_reg_613 <= ap_sig_allocacmp_col_1;
        col_1_reg_613_pp0_iter1_reg <= col_1_reg_613;
        icmp_ln225_reg_621 <= icmp_ln225_fu_374_p2;
        icmp_ln225_reg_621_pp0_iter1_reg <= icmp_ln225_reg_621;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        buf_1_load_reg_651 <= buf_1_q0;
        buf_2_load_reg_658 <= buf_2_q0;
        buf_load_reg_644 <= buf_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        src_buf1_3_reg_665 <= src_buf1_fu_116;
        src_buf3_3_reg_671 <= src_buf3_1_fu_120;
    end
end

always @ (*) begin
    if (((icmp_ln225_fu_374_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln225_reg_621_pp0_iter3_reg == 1'd0))) begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_col_1 = 13'd0;
    end else begin
        ap_sig_allocacmp_col_1 = col_fu_96;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_504)) begin
        if (((cmp_i_i603_i == 1'd1) & (tmp_reg_594 == 2'd1))) begin
            buf_1_address1 = zext_ln231_fu_397_p1;
        end else if (((cmp_i_i603_i_read_reg_590 == 1'd0) & (bottom_1_read_reg_598 == 2'd1))) begin
            buf_1_address1 = zext_ln233_fu_391_p1;
        end else begin
            buf_1_address1 = 'bx;
        end
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_1_ce0 = 1'b1;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i603_i == 1'd1) & (icmp_ln225_reg_621 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_594 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i603_i_read_reg_590 == 1'd0) & (icmp_ln225_reg_621 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (bottom_1_read_reg_598 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_1_ce1 = 1'b1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_504)) begin
        if (((cmp_i_i603_i == 1'd1) & (tmp_reg_594 == 2'd1))) begin
            buf_1_d1 = out_resize_mat_data_dout;
        end else if (((cmp_i_i603_i_read_reg_590 == 1'd0) & (bottom_1_read_reg_598 == 2'd1))) begin
            buf_1_d1 = 8'd0;
        end else begin
            buf_1_d1 = 'bx;
        end
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i603_i == 1'd1) & (icmp_ln225_reg_621 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_594 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i603_i_read_reg_590 == 1'd0) & (icmp_ln225_reg_621 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (bottom_1_read_reg_598 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_1_we1 = 1'b1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_504)) begin
        if ((1'b1 == ap_condition_514)) begin
            buf_2_address1 = zext_ln231_fu_397_p1;
        end else if ((1'b1 == ap_condition_510)) begin
            buf_2_address1 = zext_ln233_fu_391_p1;
        end else begin
            buf_2_address1 = 'bx;
        end
    end else begin
        buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_2_ce0 = 1'b1;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(tmp_reg_594 == 2'd0) & ~(tmp_reg_594 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i603_i == 1'd1) & (icmp_ln225_reg_621 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(bottom_1_read_reg_598 == 2'd0) & ~(bottom_1_read_reg_598 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i603_i_read_reg_590 == 1'd0) & (icmp_ln225_reg_621 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_2_ce1 = 1'b1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_504)) begin
        if ((1'b1 == ap_condition_514)) begin
            buf_2_d1 = out_resize_mat_data_dout;
        end else if ((1'b1 == ap_condition_510)) begin
            buf_2_d1 = 8'd0;
        end else begin
            buf_2_d1 = 'bx;
        end
    end else begin
        buf_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_reg_594 == 2'd0) & ~(tmp_reg_594 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i603_i == 1'd1) & (icmp_ln225_reg_621 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(bottom_1_read_reg_598 == 2'd0) & ~(bottom_1_read_reg_598 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i603_i_read_reg_590 == 1'd0) & (icmp_ln225_reg_621 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_2_we1 = 1'b1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_504)) begin
        if (((cmp_i_i603_i == 1'd1) & (tmp_reg_594 == 2'd0))) begin
            buf_r_address1 = zext_ln231_fu_397_p1;
        end else if (((cmp_i_i603_i_read_reg_590 == 1'd0) & (bottom_1_read_reg_598 == 2'd0))) begin
            buf_r_address1 = zext_ln233_fu_391_p1;
        end else begin
            buf_r_address1 = 'bx;
        end
    end else begin
        buf_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_r_ce0 = 1'b1;
    end else begin
        buf_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i603_i == 1'd1) & (icmp_ln225_reg_621 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_594 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i603_i_read_reg_590 == 1'd0) & (icmp_ln225_reg_621 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (bottom_1_read_reg_598 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_r_ce1 = 1'b1;
    end else begin
        buf_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_504)) begin
        if (((cmp_i_i603_i == 1'd1) & (tmp_reg_594 == 2'd0))) begin
            buf_r_d1 = out_resize_mat_data_dout;
        end else if (((cmp_i_i603_i_read_reg_590 == 1'd0) & (bottom_1_read_reg_598 == 2'd0))) begin
            buf_r_d1 = 8'd0;
        end else begin
            buf_r_d1 = 'bx;
        end
    end else begin
        buf_r_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i603_i == 1'd1) & (icmp_ln225_reg_621 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_594 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp_i_i603_i_read_reg_590 == 1'd0) & (icmp_ln225_reg_621 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (bottom_1_read_reg_598 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_r_we1 = 1'b1;
    end else begin
        buf_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp93) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_xFSobel3x3_1_1_0_0_s_fu_320_ap_ce = 1'b1;
    end else begin
        grp_xFSobel3x3_1_1_0_0_s_fu_320_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op61_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_resize_mat_data_blk_n = out_resize_mat_data_empty_n;
    end else begin
        out_resize_mat_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op61_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_resize_mat_data_read = 1'b1;
    end else begin
        out_resize_mat_data_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_640_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_dstgx_data_blk_n = p_dstgx_data_full_n;
    end else begin
        p_dstgx_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_640_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_dstgx_data_write = 1'b1;
    end else begin
        p_dstgx_data_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_640_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_dstgy_data_blk_n = p_dstgy_data_full_n;
    end else begin
        p_dstgy_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_640_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_dstgy_data_write = 1'b1;
    end else begin
        p_dstgy_data_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln225_reg_621_pp0_iter4_reg == 1'd0))) begin
        src_buf1_1_out_ap_vld = 1'b1;
    end else begin
        src_buf1_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln225_reg_621_pp0_iter4_reg == 1'd0))) begin
        src_buf1_out_ap_vld = 1'b1;
    end else begin
        src_buf1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln225_reg_621_pp0_iter4_reg == 1'd0))) begin
        src_buf2_out_ap_vld = 1'b1;
    end else begin
        src_buf2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln225_reg_621_pp0_iter4_reg == 1'd0))) begin
        src_buf3_1_out_ap_vld = 1'b1;
    end else begin
        src_buf3_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln225_reg_621_pp0_iter4_reg == 1'd0))) begin
        src_buf3_out_ap_vld = 1'b1;
    end else begin
        src_buf3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp93 = (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6_ignore_call13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_ignore_call13)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op61_read_state2 == 1'b1) & (out_resize_mat_data_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call13 = ((ap_predicate_op61_read_state2 == 1'b1) & (out_resize_mat_data_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = (((p_dstgy_data_full_n == 1'b0) & (icmp_ln250_reg_640_pp0_iter5_reg == 1'd0)) | ((icmp_ln250_reg_640_pp0_iter5_reg == 1'd0) & (p_dstgx_data_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6_ignore_call13 = (((p_dstgy_data_full_n == 1'b0) & (icmp_ln250_reg_640_pp0_iter5_reg == 1'd0)) | ((icmp_ln250_reg_640_pp0_iter5_reg == 1'd0) & (p_dstgx_data_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_504 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln225_reg_621 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_510 = (~(bottom_1_read_reg_598 == 2'd0) & ~(bottom_1_read_reg_598 == 2'd1) & (cmp_i_i603_i_read_reg_590 == 1'd0));
end

always @ (*) begin
    ap_condition_514 = (~(tmp_reg_594 == 2'd0) & ~(tmp_reg_594 == 2'd1) & (cmp_i_i603_i == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op61_read_state2 = ((cmp_i_i603_i == 1'd1) & (icmp_ln225_reg_621 == 1'd1));
end

assign bottom_1_read_reg_598 = bottom_1;

assign buf_1_address0 = zext_ln234_fu_403_p1;

assign buf_2_address0 = zext_ln234_fu_403_p1;

assign buf_r_address0 = zext_ln234_fu_403_p1;

assign cmp_i_i603_i_read_reg_590 = cmp_i_i603_i;

assign col_2_fu_380_p2 = (ap_sig_allocacmp_col_1 + 13'd1);

assign icmp_ln225_fu_374_p2 = ((zext_ln225_fu_370_p1 < img_width) ? 1'b1 : 1'b0);

assign icmp_ln250_fu_409_p2 = ((col_1_reg_613_pp0_iter1_reg == 13'd0) ? 1'b1 : 1'b0);

assign p_dstgx_data_din = GradientValuesX_reg_677;

assign p_dstgy_data_din = GradientValuesY_reg_682;

assign src_buf1_1_out = src_buf1_1_fu_100;

assign src_buf1_2_fu_437_p7 = 'bx;

assign src_buf1_out = src_buf1_3_reg_665;

assign src_buf2_2_fu_454_p7 = 'bx;

assign src_buf2_out = src_buf2_fu_104;

assign src_buf3_1_out = src_buf3_3_reg_671;

assign src_buf3_2_fu_471_p7 = 'bx;

assign src_buf3_out = src_buf3_fu_108;

assign tmp_reg_594 = empty;

assign zext_ln225_fu_370_p1 = ap_sig_allocacmp_col_1;

assign zext_ln231_fu_397_p1 = col_1_reg_613;

assign zext_ln233_fu_391_p1 = col_1_reg_613;

assign zext_ln234_fu_403_p1 = col_1_reg_613_pp0_iter1_reg;

endmodule //sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop
