(S (NP (NP (NML (JJ Real) (HYPH -) (NN time)) (NN detection)) (PP (IN of) (NP (VBG moving) (NNS objects)))) (VP (VBZ involves) (NP (NP (NN memorisation)) (PP (IN of) (NP (NP (NP (NNS features)) (PP (IN in) (NP (DT the) (NN template) (NN image)))) (CC and) (NP (NP (PRP$ their) (NN comparison)) (PP (IN with) (NP (NP (DT those)) (PP (IN in) (NP (DT the) (NN test) (NN image)))))))))) (. .))
(S (PP (IN At) (NP (NML (JJ high) (NN sampling)) (NNS rates))) (, ,) (NP (JJ such) (NNS techniques)) (VP (VBP face) (NP (NP (DT the) (NNS problems)) (PP (IN of) (NP (NP (JJ high) (JJ algorithmic) (NN complexity)) (CC and) (NP (NN component) (NNS delays)))))) (. .))
(S (NP (PRP We)) (VP (VBP present) (NP (DT a) (JJ new) (JJ resistive) (NN switching)) (PP (VBN based) (NP (NP (NN threshold) (NN logic) (NN cell)) (SBAR (WHNP (WDT which)) (S (VP (VBZ encodes) (NP (NP (DT the) (NNS pixels)) (PP (IN of) (NP (DT a) (NN template) (NN image)))))))))) (. .))
(S (NP (DT The) (NN cell)) (VP (VBZ comprises) (NP (NP (DT a) (NML (NN voltage) (NN divider)) (NN circuit)) (SBAR (WHNP (WDT that) (NNS programs)) (S (NP (NP (DT the) (NNS resistances)) (PP (IN of) (NP (NP (DT the) (NNS memristors)) (VP (VBN arranged) (PP (IN in) (NP (NP (DT a) (JJ single) (NML (NN node) (NN threshold)) (NN logic) (NN network)) (CC and) (NP (DT the) (NN output)))))))) (VP (VBZ is) (VP (VBN encoded) (PP (IN as) (NP (NP (DT a) (JJ binary) (NN value)) (VP (VBG using) (NP (DT a) (NN CMOS) (NN inverter) (NN gate))))))))))) (. .))
(S (SBAR (WHADVP (WRB When)) (S (NP (DT a) (NN test) (NN image)) (VP (VBZ is) (VP (VBN applied) (PP (IN to) (NP (ADJP (NP (DT the) (NN template)) (HYPH -) (VBN programmed)) (NN cell))))))) (, ,) (NP (NP (DT a) (NN mismatch)) (PP (IN in) (NP (DT the) (JJ respective) (NNS pixels)))) (VP (VBZ is) (VP (VBN seen) (PP (IN as) (NP (NP (DT a) (NN change)) (PP (IN in) (NP (NP (DT the) (NN output) (NN voltage)) (PP (IN of) (NP (DT the) (NN cell))))))))) (. .))
(S (NP (NP (DT The) (VBN proposed) (NN cell)) (SBAR (WHADVP (WRB when)) (S (VP (VBN compared) (PP (IN with) (NP (NN CMOS) (JJ equivalent) (NN implementation))))))) (VP (VBZ shows) (NP (NP (VBN improved) (NN performance)) (PP (IN in) (NP (NP (NN area)) (, ,) (NP (NN leakage) (NN power)) (, ,) (NP (NN power) (NN dissipation)) (CC and) (NP (NN delay)))))) (. .))
