#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x555a30025c40 .scope module, "test" "test" 2 4;
 .timescale 0 0;
v0x555a30061530_0 .var "CLOCK_50", 0 0;
v0x555a300615f0_0 .net "HEX0", 6 0, v0x555a300040e0_0;  1 drivers
v0x555a300616b0_0 .net "HEX1", 6 0, v0x555a2ffba100_0;  1 drivers
v0x555a30061750_0 .net "HEX2", 6 0, L_0x555a30077b50;  1 drivers
v0x555a30061810_0 .net "HEX3", 6 0, L_0x555a30077a20;  1 drivers
v0x555a30061920_0 .net "HEX4", 6 0, L_0x555a300778f0;  1 drivers
v0x555a300619e0_0 .net "HEX5", 6 0, L_0x555a300777c0;  1 drivers
v0x555a30061aa0_0 .net "HEX6", 6 0, L_0x555a30077720;  1 drivers
v0x555a30061b60_0 .net "HEX7", 6 0, L_0x555a30077680;  1 drivers
v0x555a30061cb0_0 .var "KEY", 7 0;
v0x555a30061d70_0 .net "LEDR", 17 0, L_0x555a30077c80;  1 drivers
v0x555a30061e10_0 .var "SW", 17 0;
S_0x555a3001d7f0 .scope module, "u_top" "top" 2 14, 3 13 0, S_0x555a30025c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 8 "KEY";
    .port_info 2 /INPUT 18 "SW";
    .port_info 3 /OUTPUT 18 "LEDR";
    .port_info 4 /OUTPUT 7 "HEX7";
    .port_info 5 /OUTPUT 7 "HEX6";
    .port_info 6 /OUTPUT 7 "HEX5";
    .port_info 7 /OUTPUT 7 "HEX4";
    .port_info 8 /OUTPUT 7 "HEX3";
    .port_info 9 /OUTPUT 7 "HEX2";
    .port_info 10 /OUTPUT 7 "HEX1";
    .port_info 11 /OUTPUT 7 "HEX0";
P_0x555a2ffffd10 .param/l "max_h" 0 3 14, +C4<00000000000000000000000000001100>;
P_0x555a2ffffd50 .param/l "max_m" 0 3 15, +C4<00000000000000000000000000010111>;
P_0x555a2ffffd90 .param/l "max_s" 0 3 16, +C4<00000000000000000000000000101001>;
L_0x555a2fffe2b0 .functor NOT 1, L_0x555a30061ff0, C4<0>, C4<0>, C4<0>;
L_0x555a30062240 .functor NOT 1, L_0x555a300621a0, C4<0>, C4<0>, C4<0>;
L_0x555a30062480 .functor NOT 1, L_0x555a30062350, C4<0>, C4<0>, C4<0>;
L_0x555a30062620 .functor NOT 1, L_0x555a30062540, C4<0>, C4<0>, C4<0>;
L_0x555a30062b40 .functor BUFZ 4, L_0x555a30076af0, C4<0000>, C4<0000>, C4<0000>;
v0x555a3005f5b0_0 .net "CLOCK_50", 0 0, v0x555a30061530_0;  1 drivers
v0x555a3005f650_0 .net "HEX0", 6 0, v0x555a300040e0_0;  alias, 1 drivers
v0x555a3005f6f0_0 .net "HEX1", 6 0, v0x555a2ffba100_0;  alias, 1 drivers
v0x555a3005f790_0 .net "HEX2", 6 0, L_0x555a30077b50;  alias, 1 drivers
v0x555a3005f880_0 .net "HEX3", 6 0, L_0x555a30077a20;  alias, 1 drivers
v0x555a3005f9c0_0 .net "HEX4", 6 0, L_0x555a300778f0;  alias, 1 drivers
v0x555a3005fad0_0 .net "HEX5", 6 0, L_0x555a300777c0;  alias, 1 drivers
v0x555a3005fbe0_0 .net "HEX6", 6 0, L_0x555a30077720;  alias, 1 drivers
v0x555a3005fcf0_0 .net "HEX7", 6 0, L_0x555a30077680;  alias, 1 drivers
v0x555a3005fdb0_0 .net "KEY", 7 0, v0x555a30061cb0_0;  1 drivers
v0x555a3005fe90_0 .net "LEDR", 17 0, L_0x555a30077c80;  alias, 1 drivers
v0x555a3005ff70_0 .net "SW", 17 0, v0x555a30061e10_0;  1 drivers
v0x555a30060050_0 .net *"_ivl_13", 0 0, L_0x555a30062350;  1 drivers
v0x555a30060130_0 .net *"_ivl_17", 0 0, L_0x555a30062540;  1 drivers
v0x555a30060210_0 .net *"_ivl_24", 1 0, L_0x555a300629a0;  1 drivers
v0x555a300602f0_0 .net *"_ivl_26", 1 0, L_0x555a30062a40;  1 drivers
v0x555a300603d0_0 .net *"_ivl_32", 3 0, L_0x555a30062b40;  1 drivers
L_0x7f424d37ba80 .functor BUFT 1, C4<zzzzzzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x555a300605c0_0 .net *"_ivl_35", 11 0, L_0x7f424d37ba80;  1 drivers
o0x7f424d3c7708 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x555a300606a0_0 name=_ivl_37
v0x555a30060780_0 .net *"_ivl_5", 0 0, L_0x555a30061ff0;  1 drivers
v0x555a30060860_0 .net *"_ivl_9", 0 0, L_0x555a300621a0;  1 drivers
v0x555a30060940_0 .net "alarm_on", 0 0, L_0x555a30062bb0;  1 drivers
v0x555a30060a30_0 .net "alarming", 0 0, v0x555a3004d870_0;  1 drivers
v0x555a30060ad0_0 .net "bit_choose", 0 0, L_0x555a30062240;  1 drivers
v0x555a30060b70_0 .net "clear", 0 0, L_0x555a300628b0;  1 drivers
v0x555a30060c60_0 .net "clk", 0 0, v0x555a3005f270_0;  1 drivers
v0x555a30060d00_0 .net "en", 0 0, L_0x555a30061f50;  1 drivers
v0x555a30060da0_0 .net "led", 3 0, L_0x555a30076af0;  1 drivers
v0x555a30060e40_0 .net "mod_choose", 0 0, L_0x555a2fffe2b0;  1 drivers
v0x555a30060ee0_0 .net "out_h", 5 0, L_0x555a30074db0;  1 drivers
v0x555a30060f80_0 .net "out_m", 5 0, L_0x555a30074e50;  1 drivers
v0x555a30061040_0 .net "out_s", 5 0, L_0x555a30074f40;  1 drivers
v0x555a30061190_0 .net "reset", 0 0, L_0x555a30061eb0;  1 drivers
v0x555a30061230_0 .net "val_add", 0 0, L_0x555a30062480;  1 drivers
v0x555a300612d0_0 .net "val_set", 0 0, L_0x555a30062730;  1 drivers
v0x555a30061370_0 .net "val_sub", 0 0, L_0x555a30062620;  1 drivers
L_0x555a30061eb0 .part v0x555a30061e10_0, 0, 1;
L_0x555a30061f50 .part v0x555a30061e10_0, 1, 1;
L_0x555a30061ff0 .part v0x555a30061cb0_0, 0, 1;
L_0x555a300621a0 .part v0x555a30061cb0_0, 1, 1;
L_0x555a30062350 .part v0x555a30061cb0_0, 2, 1;
L_0x555a30062540 .part v0x555a30061cb0_0, 3, 1;
L_0x555a30062730 .part v0x555a30061e10_0, 2, 1;
L_0x555a300628b0 .part v0x555a30061e10_0, 3, 1;
L_0x555a300629a0 .part L_0x555a30062b40, 2, 2;
L_0x555a30062a40 .part L_0x555a30062b40, 0, 2;
L_0x555a30077c80 .concat [ 12 2 2 2], L_0x7f424d37ba80, L_0x555a30062a40, o0x7f424d3c7708, L_0x555a300629a0;
S_0x555a3001e8d0 .scope module, "u_alarm_on" "display_alarm" 3 110, 4 1 0, S_0x555a3001d7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 7 "HEX";
v0x555a300040e0_0 .var "HEX", 6 0;
v0x555a300041e0_0 .net "clk", 0 0, v0x555a3005f270_0;  alias, 1 drivers
v0x555a300315a0_0 .net "en", 0 0, L_0x555a30062bb0;  alias, 1 drivers
v0x555a30031640_0 .net "reset", 0 0, L_0x555a30061eb0;  alias, 1 drivers
E_0x555a30000be0 .event posedge, v0x555a30031640_0, v0x555a300041e0_0;
S_0x555a3004c610 .scope module, "u_alarming" "display_alarm" 3 117, 4 1 0, S_0x555a3001d7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 7 "HEX";
v0x555a2ffba100_0 .var "HEX", 6 0;
v0x555a2fff8610_0 .net "clk", 0 0, v0x555a3005f270_0;  alias, 1 drivers
v0x555a2fff86e0_0 .net "en", 0 0, v0x555a3004d870_0;  alias, 1 drivers
v0x555a3004c850_0 .net "reset", 0 0, L_0x555a30061eb0;  alias, 1 drivers
S_0x555a3004c970 .scope module, "u_ctrl" "ctrl" 3 69, 5 7 0, S_0x555a3001d7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 1 "alarm_on";
    .port_info 4 /OUTPUT 1 "alarming";
    .port_info 5 /INPUT 1 "mod_choose";
    .port_info 6 /INPUT 1 "bit_choose";
    .port_info 7 /INPUT 1 "val_add";
    .port_info 8 /INPUT 1 "val_sub";
    .port_info 9 /INPUT 1 "val_set";
    .port_info 10 /INPUT 1 "clear";
    .port_info 11 /OUTPUT 6 "out_h";
    .port_info 12 /OUTPUT 6 "out_m";
    .port_info 13 /OUTPUT 6 "out_s";
    .port_info 14 /OUTPUT 4 "led";
P_0x555a2fffbb90 .param/l "max_h" 0 5 8, +C4<00000000000000000000000000001100>;
P_0x555a2fffbbd0 .param/l "max_m" 0 5 9, +C4<00000000000000000000000000010111>;
P_0x555a2fffbc10 .param/l "max_s" 0 5 10, +C4<00000000000000000000000000101001>;
L_0x555a30062bb0 .functor BUFZ 1, L_0x555a30061f50, C4<0>, C4<0>, C4<0>;
L_0x555a30072e10 .functor BUFZ 1, L_0x555a30062730, C4<0>, C4<0>, C4<0>;
L_0x555a30072ed0 .functor OR 1, L_0x555a30062480, L_0x555a30062620, C4<0>, C4<0>;
L_0x555a300758a0 .functor OR 1, L_0x555a30076e00, L_0x555a30076d10, C4<0>, C4<0>;
v0x555a30053b10_0 .net *"_ivl_14", 31 0, L_0x555a300737a0;  1 drivers
L_0x7f424d37b138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a30053c10_0 .net *"_ivl_17", 29 0, L_0x7f424d37b138;  1 drivers
L_0x7f424d37b180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555a30053cf0_0 .net/2u *"_ivl_18", 31 0, L_0x7f424d37b180;  1 drivers
v0x555a30053de0_0 .net *"_ivl_2", 31 0, L_0x555a30062c20;  1 drivers
v0x555a30053ec0_0 .net *"_ivl_22", 31 0, L_0x555a30073a70;  1 drivers
L_0x7f424d37b1c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a30053fa0_0 .net *"_ivl_25", 29 0, L_0x7f424d37b1c8;  1 drivers
L_0x7f424d37b210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a30054080_0 .net/2u *"_ivl_26", 31 0, L_0x7f424d37b210;  1 drivers
v0x555a30054160_0 .net *"_ivl_28", 0 0, L_0x555a30073b60;  1 drivers
L_0x7f424d37b258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555a30054220_0 .net/2s *"_ivl_30", 2 0, L_0x7f424d37b258;  1 drivers
v0x555a30054390_0 .net *"_ivl_32", 31 0, L_0x555a30073d70;  1 drivers
L_0x7f424d37b2a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a30054470_0 .net *"_ivl_35", 29 0, L_0x7f424d37b2a0;  1 drivers
L_0x7f424d37b2e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555a30054550_0 .net/2u *"_ivl_36", 31 0, L_0x7f424d37b2e8;  1 drivers
v0x555a30054630_0 .net *"_ivl_38", 0 0, L_0x555a30073ea0;  1 drivers
L_0x7f424d37b330 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555a300546f0_0 .net/2s *"_ivl_40", 2 0, L_0x7f424d37b330;  1 drivers
v0x555a300547d0_0 .net *"_ivl_42", 31 0, L_0x555a30073fe0;  1 drivers
L_0x7f424d37b378 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a300548b0_0 .net *"_ivl_45", 29 0, L_0x7f424d37b378;  1 drivers
L_0x7f424d37b3c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555a30054990_0 .net/2u *"_ivl_46", 31 0, L_0x7f424d37b3c0;  1 drivers
v0x555a30054b80_0 .net *"_ivl_48", 0 0, L_0x555a300740d0;  1 drivers
L_0x7f424d37b018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a30054c40_0 .net *"_ivl_5", 29 0, L_0x7f424d37b018;  1 drivers
L_0x7f424d37b408 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555a30054d20_0 .net/2s *"_ivl_50", 2 0, L_0x7f424d37b408;  1 drivers
v0x555a30054e00_0 .net *"_ivl_52", 31 0, L_0x555a30074270;  1 drivers
L_0x7f424d37b450 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a30054ee0_0 .net *"_ivl_55", 29 0, L_0x7f424d37b450;  1 drivers
L_0x7f424d37b498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555a30054fc0_0 .net/2u *"_ivl_56", 31 0, L_0x7f424d37b498;  1 drivers
v0x555a300550a0_0 .net *"_ivl_58", 0 0, L_0x555a30074310;  1 drivers
L_0x7f424d37b060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555a30055160_0 .net/2u *"_ivl_6", 31 0, L_0x7f424d37b060;  1 drivers
L_0x7f424d37b4e0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555a30055240_0 .net/2s *"_ivl_60", 2 0, L_0x7f424d37b4e0;  1 drivers
L_0x7f424d37b528 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555a30055320_0 .net/2s *"_ivl_62", 2 0, L_0x7f424d37b528;  1 drivers
v0x555a30055400_0 .net *"_ivl_64", 2 0, L_0x555a300744f0;  1 drivers
v0x555a300554e0_0 .net *"_ivl_66", 2 0, L_0x555a300746b0;  1 drivers
v0x555a300555c0_0 .net *"_ivl_68", 2 0, L_0x555a300748c0;  1 drivers
v0x555a300556a0_0 .net *"_ivl_70", 2 0, L_0x555a30074a50;  1 drivers
v0x555a30055780_0 .net *"_ivl_74", 31 0, L_0x555a30076c70;  1 drivers
L_0x7f424d37b960 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a30055860_0 .net *"_ivl_77", 29 0, L_0x7f424d37b960;  1 drivers
L_0x7f424d37b9a8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555a30055b50_0 .net/2u *"_ivl_78", 31 0, L_0x7f424d37b9a8;  1 drivers
v0x555a30055c30_0 .net *"_ivl_80", 0 0, L_0x555a30076e00;  1 drivers
v0x555a30055cf0_0 .net *"_ivl_82", 31 0, L_0x555a30076f40;  1 drivers
L_0x7f424d37b9f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a30055dd0_0 .net *"_ivl_85", 29 0, L_0x7f424d37b9f0;  1 drivers
L_0x7f424d37ba38 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555a30055eb0_0 .net/2u *"_ivl_86", 31 0, L_0x7f424d37ba38;  1 drivers
v0x555a30055f90_0 .net *"_ivl_88", 0 0, L_0x555a30076d10;  1 drivers
v0x555a30056050_0 .var "alarm_loaded", 0 0;
v0x555a30056110_0 .net "alarm_on", 0 0, L_0x555a30062bb0;  alias, 1 drivers
v0x555a300561b0_0 .var "alarm_set", 0 0;
v0x555a30056280_0 .net "alarming", 0 0, v0x555a3004d870_0;  alias, 1 drivers
v0x555a30056320_0 .net "bit_choose", 0 0, L_0x555a30062240;  alias, 1 drivers
v0x555a300563c0_0 .var "bit_now", 0 0;
v0x555a30056460_0 .net "clear", 0 0, L_0x555a300628b0;  alias, 1 drivers
v0x555a30056530_0 .net "clk", 0 0, v0x555a3005f270_0;  alias, 1 drivers
v0x555a300565d0_0 .net "clock_h", 5 0, v0x555a30051840_0;  1 drivers
v0x555a30056670_0 .net "clock_m", 5 0, v0x555a30051910_0;  1 drivers
v0x555a30056710_0 .net "clock_s", 5 0, v0x555a30051a20_0;  1 drivers
v0x555a300567b0_0 .var "clock_set", 0 0;
v0x555a30056880_0 .net "en", 0 0, L_0x555a30061f50;  alias, 1 drivers
v0x555a30056970_0 .net "led", 3 0, L_0x555a30076af0;  alias, 1 drivers
v0x555a30056a10_0 .net "mod_choose", 0 0, L_0x555a2fffe2b0;  alias, 1 drivers
v0x555a30056ab0_0 .var "mod_now", 1 0;
v0x555a30056b90_0 .net "out_h", 5 0, L_0x555a30074db0;  alias, 1 drivers
v0x555a30056c80_0 .net "out_m", 5 0, L_0x555a30074e50;  alias, 1 drivers
v0x555a30056d50_0 .net "out_s", 5 0, L_0x555a30074f40;  alias, 1 drivers
v0x555a30056e20_0 .net "reset", 0 0, L_0x555a30061eb0;  alias, 1 drivers
v0x555a30056ec0_0 .net "saved_h", 5 0, v0x555a3004dea0_0;  1 drivers
v0x555a30056f90_0 .net "saved_m", 5 0, v0x555a3004df80_0;  1 drivers
v0x555a30057060_0 .net "saved_s", 5 0, v0x555a3004e060_0;  1 drivers
v0x555a30057130_0 .var "set_h", 5 0;
v0x555a30057220_0 .var "set_m", 5 0;
v0x555a30057330_0 .var "set_s", 5 0;
v0x555a30057440_0 .var "status", 0 0;
v0x555a30057500_0 .net "stop_h", 5 0, v0x555a300534d0_0;  1 drivers
v0x555a30057610_0 .net "stop_m", 5 0, v0x555a300535d0_0;  1 drivers
v0x555a30057720_0 .net "stop_s", 5 0, v0x555a300536a0_0;  1 drivers
v0x555a30057830_0 .net "stopwatch_pause_resume", 0 0, L_0x555a30072ed0;  1 drivers
v0x555a300578d0_0 .net "stopwatch_set", 0 0, L_0x555a30072e10;  1 drivers
v0x555a30057970_0 .net "switch", 1 0, L_0x555a30074c70;  1 drivers
v0x555a30057a10_0 .var "temp_h", 5 0;
v0x555a30057b00_0 .var "temp_m", 5 0;
v0x555a30057bf0_0 .var "temp_s", 5 0;
v0x555a30057d00_0 .net "val_add", 0 0, L_0x555a30062480;  alias, 1 drivers
v0x555a30057dc0_0 .net "val_set", 0 0, L_0x555a30062730;  alias, 1 drivers
v0x555a30057e80_0 .net "val_sub", 0 0, L_0x555a30062620;  alias, 1 drivers
L_0x555a30062c20 .concat [ 2 30 0 0], v0x555a30056ab0_0, L_0x7f424d37b018;
L_0x555a30072cd0 .cmp/eq 32, L_0x555a30062c20, L_0x7f424d37b060;
L_0x555a300737a0 .concat [ 2 30 0 0], v0x555a30056ab0_0, L_0x7f424d37b138;
L_0x555a30073930 .cmp/eq 32, L_0x555a300737a0, L_0x7f424d37b180;
L_0x555a30073a70 .concat [ 2 30 0 0], v0x555a30056ab0_0, L_0x7f424d37b1c8;
L_0x555a30073b60 .cmp/eq 32, L_0x555a30073a70, L_0x7f424d37b210;
L_0x555a30073d70 .concat [ 2 30 0 0], v0x555a30056ab0_0, L_0x7f424d37b2a0;
L_0x555a30073ea0 .cmp/eq 32, L_0x555a30073d70, L_0x7f424d37b2e8;
L_0x555a30073fe0 .concat [ 2 30 0 0], v0x555a30056ab0_0, L_0x7f424d37b378;
L_0x555a300740d0 .cmp/eq 32, L_0x555a30073fe0, L_0x7f424d37b3c0;
L_0x555a30074270 .concat [ 2 30 0 0], v0x555a30056ab0_0, L_0x7f424d37b450;
L_0x555a30074310 .cmp/eq 32, L_0x555a30074270, L_0x7f424d37b498;
L_0x555a300744f0 .functor MUXZ 3, L_0x7f424d37b528, L_0x7f424d37b4e0, L_0x555a30074310, C4<>;
L_0x555a300746b0 .functor MUXZ 3, L_0x555a300744f0, L_0x7f424d37b408, L_0x555a300740d0, C4<>;
L_0x555a300748c0 .functor MUXZ 3, L_0x555a300746b0, L_0x7f424d37b330, L_0x555a30073ea0, C4<>;
L_0x555a30074a50 .functor MUXZ 3, L_0x555a300748c0, L_0x7f424d37b258, L_0x555a30073b60, C4<>;
L_0x555a30074c70 .part L_0x555a30074a50, 0, 2;
L_0x555a30076c70 .concat [ 2 30 0 0], v0x555a30056ab0_0, L_0x7f424d37b960;
L_0x555a30076e00 .cmp/eq 32, L_0x555a30076c70, L_0x7f424d37b9a8;
L_0x555a30076f40 .concat [ 2 30 0 0], v0x555a30056ab0_0, L_0x7f424d37b9f0;
L_0x555a30076d10 .cmp/eq 32, L_0x555a30076f40, L_0x7f424d37ba38;
S_0x555a3004ce40 .scope module, "u_alarm" "alarm" 5 102, 6 3 0, S_0x555a3004c970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "set";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 1 "alarming";
    .port_info 5 /INPUT 1 "clear";
    .port_info 6 /INPUT 6 "set_h";
    .port_info 7 /INPUT 6 "set_m";
    .port_info 8 /INPUT 6 "set_s";
    .port_info 9 /INPUT 6 "hms_h";
    .port_info 10 /INPUT 6 "hms_m";
    .port_info 11 /INPUT 6 "hms_s";
    .port_info 12 /OUTPUT 6 "saved_h";
    .port_info 13 /OUTPUT 6 "saved_m";
    .port_info 14 /OUTPUT 6 "saved_s";
L_0x555a30073450 .functor AND 1, L_0x555a300731c0, L_0x555a300732f0, C4<1>, C4<1>;
L_0x555a30073690 .functor AND 1, L_0x555a30073450, L_0x555a30073560, C4<1>, C4<1>;
v0x555a3004d190_0 .net *"_ivl_0", 31 0, L_0x555a30072f90;  1 drivers
v0x555a3004d290_0 .net *"_ivl_10", 0 0, L_0x555a300732f0;  1 drivers
v0x555a3004d350_0 .net *"_ivl_13", 0 0, L_0x555a30073450;  1 drivers
v0x555a3004d420_0 .net *"_ivl_14", 0 0, L_0x555a30073560;  1 drivers
L_0x7f424d37b0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a3004d4e0_0 .net *"_ivl_3", 30 0, L_0x7f424d37b0a8;  1 drivers
L_0x7f424d37b0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a3004d610_0 .net/2u *"_ivl_4", 31 0, L_0x7f424d37b0f0;  1 drivers
v0x555a3004d6f0_0 .net *"_ivl_8", 0 0, L_0x555a300731c0;  1 drivers
v0x555a3004d7b0_0 .net "alarm_on", 0 0, L_0x555a30073080;  1 drivers
v0x555a3004d870_0 .var "alarming", 0 0;
v0x555a3004d910_0 .net "clear", 0 0, L_0x555a300628b0;  alias, 1 drivers
v0x555a3004d9b0_0 .net "clk", 0 0, v0x555a3005f270_0;  alias, 1 drivers
v0x555a3004da50_0 .net "en", 0 0, L_0x555a30073930;  1 drivers
v0x555a3004db10_0 .net "hms_h", 5 0, v0x555a30051840_0;  alias, 1 drivers
v0x555a3004dbf0_0 .net "hms_m", 5 0, v0x555a30051910_0;  alias, 1 drivers
v0x555a3004dcd0_0 .net "hms_s", 5 0, v0x555a30051a20_0;  alias, 1 drivers
v0x555a3004ddb0_0 .net "reset", 0 0, L_0x555a30061eb0;  alias, 1 drivers
v0x555a3004dea0_0 .var "saved_h", 5 0;
v0x555a3004df80_0 .var "saved_m", 5 0;
v0x555a3004e060_0 .var "saved_s", 5 0;
v0x555a3004e140_0 .net "set", 0 0, v0x555a300561b0_0;  1 drivers
v0x555a3004e200_0 .net "set_h", 5 0, v0x555a30057130_0;  1 drivers
v0x555a3004e2e0_0 .net "set_m", 5 0, v0x555a30057220_0;  1 drivers
v0x555a3004e3c0_0 .net "set_s", 5 0, v0x555a30057330_0;  1 drivers
v0x555a3004e4a0_0 .var "status", 0 0;
v0x555a3004e560_0 .net "time_is_right", 0 0, L_0x555a30073690;  1 drivers
L_0x555a30072f90 .concat [ 1 31 0 0], v0x555a3004e4a0_0, L_0x7f424d37b0a8;
L_0x555a30073080 .cmp/eq 32, L_0x555a30072f90, L_0x7f424d37b0f0;
L_0x555a300731c0 .cmp/eeq 6, v0x555a30051840_0, v0x555a3004dea0_0;
L_0x555a300732f0 .cmp/eeq 6, v0x555a30051910_0, v0x555a3004df80_0;
L_0x555a30073560 .cmp/eeq 6, v0x555a30051a20_0, v0x555a3004e060_0;
S_0x555a3004e800 .scope module, "u_choose" "display_choose" 5 135, 7 1 0, S_0x555a3004c970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "switch";
    .port_info 4 /INPUT 6 "clock_h";
    .port_info 5 /INPUT 6 "clock_m";
    .port_info 6 /INPUT 6 "clock_s";
    .port_info 7 /INPUT 6 "alarm_h";
    .port_info 8 /INPUT 6 "alarm_m";
    .port_info 9 /INPUT 6 "alarm_s";
    .port_info 10 /INPUT 6 "stopwatch_h";
    .port_info 11 /INPUT 6 "stopwatch_m";
    .port_info 12 /INPUT 6 "stopwatch_s";
    .port_info 13 /INPUT 6 "temp_h";
    .port_info 14 /INPUT 6 "temp_m";
    .port_info 15 /INPUT 6 "temp_s";
    .port_info 16 /OUTPUT 6 "out_h";
    .port_info 17 /OUTPUT 6 "out_m";
    .port_info 18 /OUTPUT 6 "out_s";
v0x555a3004ec70_0 .net *"_ivl_10", 0 0, L_0x555a300750d0;  1 drivers
v0x555a3004ed30_0 .net *"_ivl_12", 17 0, L_0x555a30075210;  1 drivers
v0x555a3004ee10_0 .net *"_ivl_14", 31 0, L_0x555a300752f0;  1 drivers
L_0x7f424d37b600 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a3004eed0_0 .net *"_ivl_17", 29 0, L_0x7f424d37b600;  1 drivers
L_0x7f424d37b648 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555a3004efb0_0 .net/2u *"_ivl_18", 31 0, L_0x7f424d37b648;  1 drivers
v0x555a3004f0e0_0 .net *"_ivl_20", 0 0, L_0x555a30075390;  1 drivers
v0x555a3004f1a0_0 .net *"_ivl_22", 17 0, L_0x555a30075520;  1 drivers
v0x555a3004f280_0 .net *"_ivl_24", 31 0, L_0x555a300755c0;  1 drivers
L_0x7f424d37b690 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a3004f360_0 .net *"_ivl_27", 29 0, L_0x7f424d37b690;  1 drivers
L_0x7f424d37b6d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555a3004f440_0 .net/2u *"_ivl_28", 31 0, L_0x7f424d37b6d8;  1 drivers
v0x555a3004f520_0 .net *"_ivl_30", 0 0, L_0x555a300756c0;  1 drivers
v0x555a3004f5e0_0 .net *"_ivl_32", 17 0, L_0x555a30075800;  1 drivers
v0x555a3004f6c0_0 .net *"_ivl_34", 31 0, L_0x555a30075910;  1 drivers
L_0x7f424d37b720 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a3004f7a0_0 .net *"_ivl_37", 29 0, L_0x7f424d37b720;  1 drivers
L_0x7f424d37b768 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555a3004f880_0 .net/2u *"_ivl_38", 31 0, L_0x7f424d37b768;  1 drivers
v0x555a3004f960_0 .net *"_ivl_4", 31 0, L_0x555a30074fe0;  1 drivers
v0x555a3004fa40_0 .net *"_ivl_40", 0 0, L_0x555a30075a00;  1 drivers
v0x555a3004fb00_0 .net *"_ivl_42", 17 0, L_0x555a30075bf0;  1 drivers
L_0x7f424d37b7b0 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a3004fbe0_0 .net/2u *"_ivl_44", 17 0, L_0x7f424d37b7b0;  1 drivers
v0x555a3004fcc0_0 .net *"_ivl_46", 17 0, L_0x555a30075e70;  1 drivers
v0x555a3004fda0_0 .net *"_ivl_48", 17 0, L_0x555a30075fd0;  1 drivers
v0x555a3004fe80_0 .net *"_ivl_50", 17 0, L_0x555a30076160;  1 drivers
v0x555a3004ff60_0 .net *"_ivl_52", 17 0, L_0x555a30076390;  1 drivers
L_0x7f424d37b570 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a30050040_0 .net *"_ivl_7", 29 0, L_0x7f424d37b570;  1 drivers
L_0x7f424d37b5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a30050120_0 .net/2u *"_ivl_8", 31 0, L_0x7f424d37b5b8;  1 drivers
v0x555a30050200_0 .net "alarm_h", 5 0, v0x555a30057a10_0;  1 drivers
v0x555a300502e0_0 .net "alarm_m", 5 0, v0x555a30057b00_0;  1 drivers
v0x555a300503c0_0 .net "alarm_s", 5 0, v0x555a30057bf0_0;  1 drivers
v0x555a300504a0_0 .net "clk", 0 0, v0x555a3005f270_0;  alias, 1 drivers
v0x555a30050540_0 .net "clock_h", 5 0, v0x555a30051840_0;  alias, 1 drivers
v0x555a30050600_0 .net "clock_m", 5 0, v0x555a30051910_0;  alias, 1 drivers
v0x555a300506a0_0 .net "clock_s", 5 0, v0x555a30051a20_0;  alias, 1 drivers
v0x555a30050770_0 .net "en", 0 0, L_0x555a30061f50;  alias, 1 drivers
v0x555a30050810_0 .net "out_h", 5 0, L_0x555a30074db0;  alias, 1 drivers
v0x555a300508f0_0 .net "out_m", 5 0, L_0x555a30074e50;  alias, 1 drivers
v0x555a300509d0_0 .net "out_s", 5 0, L_0x555a30074f40;  alias, 1 drivers
v0x555a30050ab0_0 .net "reset", 0 0, L_0x555a30061eb0;  alias, 1 drivers
v0x555a30050b50_0 .net "stopwatch_h", 5 0, v0x555a300534d0_0;  alias, 1 drivers
v0x555a30050c30_0 .net "stopwatch_m", 5 0, v0x555a300535d0_0;  alias, 1 drivers
v0x555a30050d10_0 .net "stopwatch_s", 5 0, v0x555a300536a0_0;  alias, 1 drivers
v0x555a30050df0_0 .net "switch", 1 0, L_0x555a30074c70;  alias, 1 drivers
v0x555a30050ed0_0 .net "temp_h", 5 0, v0x555a30057a10_0;  alias, 1 drivers
v0x555a30050fc0_0 .net "temp_m", 5 0, v0x555a30057b00_0;  alias, 1 drivers
v0x555a30051090_0 .net "temp_s", 5 0, v0x555a30057bf0_0;  alias, 1 drivers
L_0x555a30074db0 .part L_0x555a30076390, 12, 6;
L_0x555a30074e50 .part L_0x555a30076390, 6, 6;
L_0x555a30074f40 .part L_0x555a30076390, 0, 6;
L_0x555a30074fe0 .concat [ 2 30 0 0], L_0x555a30074c70, L_0x7f424d37b570;
L_0x555a300750d0 .cmp/eq 32, L_0x555a30074fe0, L_0x7f424d37b5b8;
L_0x555a30075210 .concat [ 6 6 6 0], v0x555a30051a20_0, v0x555a30051910_0, v0x555a30051840_0;
L_0x555a300752f0 .concat [ 2 30 0 0], L_0x555a30074c70, L_0x7f424d37b600;
L_0x555a30075390 .cmp/eq 32, L_0x555a300752f0, L_0x7f424d37b648;
L_0x555a30075520 .concat [ 6 6 6 0], v0x555a30057bf0_0, v0x555a30057b00_0, v0x555a30057a10_0;
L_0x555a300755c0 .concat [ 2 30 0 0], L_0x555a30074c70, L_0x7f424d37b690;
L_0x555a300756c0 .cmp/eq 32, L_0x555a300755c0, L_0x7f424d37b6d8;
L_0x555a30075800 .concat [ 6 6 6 0], v0x555a300536a0_0, v0x555a300535d0_0, v0x555a300534d0_0;
L_0x555a30075910 .concat [ 2 30 0 0], L_0x555a30074c70, L_0x7f424d37b720;
L_0x555a30075a00 .cmp/eq 32, L_0x555a30075910, L_0x7f424d37b768;
L_0x555a30075bf0 .concat [ 6 6 6 0], v0x555a30057bf0_0, v0x555a30057b00_0, v0x555a30057a10_0;
L_0x555a30075e70 .functor MUXZ 18, L_0x7f424d37b7b0, L_0x555a30075bf0, L_0x555a30075a00, C4<>;
L_0x555a30075fd0 .functor MUXZ 18, L_0x555a30075e70, L_0x555a30075800, L_0x555a300756c0, C4<>;
L_0x555a30076160 .functor MUXZ 18, L_0x555a30075fd0, L_0x555a30075520, L_0x555a30075390, C4<>;
L_0x555a30076390 .functor MUXZ 18, L_0x555a30076160, L_0x555a30075210, L_0x555a300750d0, C4<>;
S_0x555a30051440 .scope module, "u_clock" "clock_hms" 5 60, 8 3 0, S_0x555a3004c970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "set";
    .port_info 4 /INPUT 6 "set_h";
    .port_info 5 /INPUT 6 "set_m";
    .port_info 6 /INPUT 6 "set_s";
    .port_info 7 /OUTPUT 6 "out_h";
    .port_info 8 /OUTPUT 6 "out_m";
    .port_info 9 /OUTPUT 6 "out_s";
    .port_info 10 /NODIR 0 "";
P_0x555a2fffba90 .param/l "max_h" 0 8 4, +C4<00000000000000000000000000001100>;
P_0x555a2fffbad0 .param/l "max_m" 0 8 5, +C4<00000000000000000000000000010111>;
P_0x555a2fffbb10 .param/l "max_s" 0 8 6, +C4<00000000000000000000000000101001>;
v0x555a3004ea00_0 .net "clk", 0 0, v0x555a3005f270_0;  alias, 1 drivers
v0x555a30051780_0 .net "en", 0 0, L_0x555a30072cd0;  1 drivers
v0x555a30051840_0 .var "out_h", 5 0;
v0x555a30051910_0 .var "out_m", 5 0;
v0x555a30051a20_0 .var "out_s", 5 0;
v0x555a30051b80_0 .net "reset", 0 0, L_0x555a30061eb0;  alias, 1 drivers
v0x555a30051cb0_0 .net "set", 0 0, v0x555a300567b0_0;  1 drivers
v0x555a30051d70_0 .net "set_h", 5 0, v0x555a30057130_0;  alias, 1 drivers
v0x555a30051e30_0 .net "set_m", 5 0, v0x555a30057220_0;  alias, 1 drivers
v0x555a30051f60_0 .net "set_s", 5 0, v0x555a30057330_0;  alias, 1 drivers
v0x555a30052000_0 .var "status", 0 0;
S_0x555a30052240 .scope module, "u_show_bit" "show_bit" 5 161, 9 1 0, S_0x555a3004c970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "bit";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 4 "led";
v0x555a300523f0_0 .net *"_ivl_0", 31 0, L_0x555a300764d0;  1 drivers
L_0x7f424d37b8d0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x555a300524f0_0 .net/2u *"_ivl_10", 3 0, L_0x7f424d37b8d0;  1 drivers
v0x555a300525d0_0 .net *"_ivl_12", 3 0, L_0x555a30076750;  1 drivers
L_0x7f424d37b918 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555a30052690_0 .net/2u *"_ivl_14", 3 0, L_0x7f424d37b918;  1 drivers
L_0x7f424d37b7f8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a30052770_0 .net *"_ivl_3", 30 0, L_0x7f424d37b7f8;  1 drivers
L_0x7f424d37b840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555a300528a0_0 .net/2u *"_ivl_4", 31 0, L_0x7f424d37b840;  1 drivers
v0x555a30052980_0 .net *"_ivl_6", 0 0, L_0x555a30076610;  1 drivers
L_0x7f424d37b888 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x555a30052a40_0 .net/2u *"_ivl_8", 3 0, L_0x7f424d37b888;  1 drivers
v0x555a30052b20_0 .net "bit", 0 0, v0x555a300563c0_0;  1 drivers
v0x555a30052c70_0 .net "en", 0 0, L_0x555a300758a0;  1 drivers
v0x555a30052d30_0 .net "led", 3 0, L_0x555a30076af0;  alias, 1 drivers
L_0x555a300764d0 .concat [ 1 31 0 0], v0x555a300563c0_0, L_0x7f424d37b7f8;
L_0x555a30076610 .cmp/eq 32, L_0x555a300764d0, L_0x7f424d37b840;
L_0x555a30076750 .functor MUXZ 4, L_0x7f424d37b8d0, L_0x7f424d37b888, L_0x555a30076610, C4<>;
L_0x555a30076af0 .functor MUXZ 4, L_0x7f424d37b918, L_0x555a30076750, L_0x555a300758a0, C4<>;
S_0x555a30052e90 .scope module, "u_stop" "stopwatch" 5 84, 10 3 0, S_0x555a3004c970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "set";
    .port_info 4 /INPUT 1 "pause_resume";
    .port_info 5 /OUTPUT 6 "out_h";
    .port_info 6 /OUTPUT 6 "out_m";
    .port_info 7 /OUTPUT 6 "out_s";
P_0x555a2ffffe10 .param/l "max_h" 0 10 4, +C4<00000000000000000000000000001100>;
P_0x555a2ffffe50 .param/l "max_m" 0 10 5, +C4<00000000000000000000000000010111>;
P_0x555a2ffffe90 .param/l "max_s" 0 10 6, +C4<00000000000000000000000000101001>;
v0x555a30053340_0 .net "clk", 0 0, v0x555a3005f270_0;  alias, 1 drivers
v0x555a300533e0_0 .net "en", 0 0, L_0x555a30061f50;  alias, 1 drivers
v0x555a300534d0_0 .var "out_h", 5 0;
v0x555a300535d0_0 .var "out_m", 5 0;
v0x555a300536a0_0 .var "out_s", 5 0;
v0x555a30053790_0 .net "pause_resume", 0 0, L_0x555a30072ed0;  alias, 1 drivers
v0x555a30053830_0 .net "reset", 0 0, L_0x555a30061eb0;  alias, 1 drivers
v0x555a300538d0_0 .net "set", 0 0, L_0x555a30072e10;  alias, 1 drivers
v0x555a30053970_0 .var "status", 0 0;
S_0x555a30058120 .scope module, "u_display_time" "display_time" 3 91, 11 4 0, S_0x555a3001d7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 6 "h";
    .port_info 4 /INPUT 6 "m";
    .port_info 5 /INPUT 6 "s";
    .port_info 6 /OUTPUT 7 "HEX7";
    .port_info 7 /OUTPUT 7 "HEX6";
    .port_info 8 /OUTPUT 7 "HEX5";
    .port_info 9 /OUTPUT 7 "HEX4";
    .port_info 10 /OUTPUT 7 "HEX3";
    .port_info 11 /OUTPUT 7 "HEX2";
v0x555a3005d8b0_0 .net "HEX2", 6 0, L_0x555a30077b50;  alias, 1 drivers
v0x555a3005d9a0_0 .net "HEX3", 6 0, L_0x555a30077a20;  alias, 1 drivers
v0x555a3005da70_0 .net "HEX4", 6 0, L_0x555a300778f0;  alias, 1 drivers
v0x555a3005db70_0 .net "HEX5", 6 0, L_0x555a300777c0;  alias, 1 drivers
v0x555a3005dc40_0 .net "HEX6", 6 0, L_0x555a30077720;  alias, 1 drivers
v0x555a3005dce0_0 .net "HEX7", 6 0, L_0x555a30077680;  alias, 1 drivers
v0x555a3005ddb0_0 .net "clk", 0 0, v0x555a3005f270_0;  alias, 1 drivers
v0x555a3005de50_0 .net "en", 0 0, L_0x555a30061f50;  alias, 1 drivers
v0x555a3005def0_0 .net "h", 5 0, L_0x555a30074db0;  alias, 1 drivers
v0x555a3005e020_0 .net "h_1", 3 0, L_0x555a300772e0;  1 drivers
v0x555a3005e0c0_0 .net "h_10", 3 0, L_0x555a30077270;  1 drivers
v0x555a3005e1d0_0 .net "m", 5 0, L_0x555a30074e50;  alias, 1 drivers
v0x555a3005e290_0 .net "m_1", 3 0, L_0x555a30077430;  1 drivers
v0x555a3005e3a0_0 .net "m_10", 3 0, L_0x555a300773c0;  1 drivers
v0x555a3005e4b0_0 .net "reset", 0 0, L_0x555a30061eb0;  alias, 1 drivers
v0x555a3005e550_0 .net "s", 5 0, L_0x555a30074f40;  alias, 1 drivers
v0x555a3005e610_0 .net "s_1", 3 0, L_0x555a300775e0;  1 drivers
v0x555a3005e720_0 .net "s_10", 3 0, L_0x555a30077540;  1 drivers
S_0x555a30058430 .scope module, "bcd_h" "bcd" 11 24, 12 1 0, S_0x555a30058120;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "bin";
    .port_info 1 /OUTPUT 4 "bcd_hun";
    .port_info 2 /OUTPUT 4 "bcd_ten";
    .port_info 3 /OUTPUT 4 "bcd_one";
L_0x555a30074480 .functor BUFZ 4, v0x555a30058d10_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555a30077270 .functor BUFZ 4, v0x555a300590c0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555a300772e0 .functor BUFZ 4, v0x555a30058eb0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555a30058c50_0 .net "bcd_hun", 3 0, L_0x555a30074480;  1 drivers
v0x555a30058d10_0 .var "bcd_hun_r", 3 0;
v0x555a30058df0_0 .net "bcd_one", 3 0, L_0x555a300772e0;  alias, 1 drivers
v0x555a30058eb0_0 .var "bcd_one_r", 3 0;
v0x555a30058f90_0 .net "bcd_ten", 3 0, L_0x555a30077270;  alias, 1 drivers
v0x555a300590c0_0 .var "bcd_ten_r", 3 0;
v0x555a300591a0_0 .net "bin", 5 0, L_0x555a30074db0;  alias, 1 drivers
v0x555a300592b0_0 .var "bin_r", 5 0;
v0x555a30059390_0 .var/i "i", 31 0;
E_0x555a30002010 .event edge, v0x555a30050810_0;
S_0x555a30058670 .scope task, "check_all" "check_all" 12 45, 12 45 0, S_0x555a30058430;
 .timescale 0 0;
TD_test.u_top.u_display_time.bcd_h.check_all ;
    %load/vec4 v0x555a30058eb0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.0, 5;
    %load/vec4 v0x555a30058eb0_0;
    %addi 3, 0, 4;
    %store/vec4 v0x555a30058eb0_0, 0, 4;
T_0.0 ;
    %load/vec4 v0x555a300590c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0x555a300590c0_0;
    %addi 3, 0, 4;
    %store/vec4 v0x555a300590c0_0, 0, 4;
T_0.2 ;
    %load/vec4 v0x555a30058d10_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x555a30058d10_0;
    %addi 3, 0, 4;
    %store/vec4 v0x555a30058d10_0, 0, 4;
T_0.4 ;
    %end;
S_0x555a30058870 .scope task, "init_all" "init_all" 12 32, 12 32 0, S_0x555a30058430;
 .timescale 0 0;
TD_test.u_top.u_display_time.bcd_h.init_all ;
    %load/vec4 v0x555a300591a0_0;
    %store/vec4 v0x555a300592b0_0, 0, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555a30058d10_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555a300590c0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555a30058eb0_0, 0, 4;
    %end;
S_0x555a30058a70 .scope task, "shift_all" "shift_all" 12 41, 12 41 0, S_0x555a30058430;
 .timescale 0 0;
TD_test.u_top.u_display_time.bcd_h.shift_all ;
    %load/vec4 v0x555a30058d10_0;
    %load/vec4 v0x555a300590c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555a30058eb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555a300592b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %split/vec4 6;
    %store/vec4 v0x555a300592b0_0, 0, 6;
    %split/vec4 4;
    %store/vec4 v0x555a30058eb0_0, 0, 4;
    %split/vec4 4;
    %store/vec4 v0x555a300590c0_0, 0, 4;
    %store/vec4 v0x555a30058d10_0, 0, 4;
    %end;
S_0x555a300594f0 .scope module, "bcd_m" "bcd" 11 25, 12 1 0, S_0x555a30058120;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "bin";
    .port_info 1 /OUTPUT 4 "bcd_hun";
    .port_info 2 /OUTPUT 4 "bcd_ten";
    .port_info 3 /OUTPUT 4 "bcd_one";
L_0x555a30077350 .functor BUFZ 4, v0x555a30059d60_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555a300773c0 .functor BUFZ 4, v0x555a3005a110_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555a30077430 .functor BUFZ 4, v0x555a30059f00_0, C4<0000>, C4<0000>, C4<0000>;
v0x555a30059ca0_0 .net "bcd_hun", 3 0, L_0x555a30077350;  1 drivers
v0x555a30059d60_0 .var "bcd_hun_r", 3 0;
v0x555a30059e40_0 .net "bcd_one", 3 0, L_0x555a30077430;  alias, 1 drivers
v0x555a30059f00_0 .var "bcd_one_r", 3 0;
v0x555a30059fe0_0 .net "bcd_ten", 3 0, L_0x555a300773c0;  alias, 1 drivers
v0x555a3005a110_0 .var "bcd_ten_r", 3 0;
v0x555a3005a1f0_0 .net "bin", 5 0, L_0x555a30074e50;  alias, 1 drivers
v0x555a3005a300_0 .var "bin_r", 5 0;
v0x555a3005a3e0_0 .var/i "i", 31 0;
E_0x555a2ff8d470 .event edge, v0x555a300508f0_0;
S_0x555a300596c0 .scope task, "check_all" "check_all" 12 45, 12 45 0, S_0x555a300594f0;
 .timescale 0 0;
TD_test.u_top.u_display_time.bcd_m.check_all ;
    %load/vec4 v0x555a30059f00_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.6, 5;
    %load/vec4 v0x555a30059f00_0;
    %addi 3, 0, 4;
    %store/vec4 v0x555a30059f00_0, 0, 4;
T_3.6 ;
    %load/vec4 v0x555a3005a110_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.8, 5;
    %load/vec4 v0x555a3005a110_0;
    %addi 3, 0, 4;
    %store/vec4 v0x555a3005a110_0, 0, 4;
T_3.8 ;
    %load/vec4 v0x555a30059d60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.10, 5;
    %load/vec4 v0x555a30059d60_0;
    %addi 3, 0, 4;
    %store/vec4 v0x555a30059d60_0, 0, 4;
T_3.10 ;
    %end;
S_0x555a300598c0 .scope task, "init_all" "init_all" 12 32, 12 32 0, S_0x555a300594f0;
 .timescale 0 0;
TD_test.u_top.u_display_time.bcd_m.init_all ;
    %load/vec4 v0x555a3005a1f0_0;
    %store/vec4 v0x555a3005a300_0, 0, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555a30059d60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555a3005a110_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555a30059f00_0, 0, 4;
    %end;
S_0x555a30059ac0 .scope task, "shift_all" "shift_all" 12 41, 12 41 0, S_0x555a300594f0;
 .timescale 0 0;
TD_test.u_top.u_display_time.bcd_m.shift_all ;
    %load/vec4 v0x555a30059d60_0;
    %load/vec4 v0x555a3005a110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555a30059f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555a3005a300_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %split/vec4 6;
    %store/vec4 v0x555a3005a300_0, 0, 6;
    %split/vec4 4;
    %store/vec4 v0x555a30059f00_0, 0, 4;
    %split/vec4 4;
    %store/vec4 v0x555a3005a110_0, 0, 4;
    %store/vec4 v0x555a30059d60_0, 0, 4;
    %end;
S_0x555a3005a5d0 .scope module, "bcd_s" "bcd" 11 26, 12 1 0, S_0x555a30058120;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "bin";
    .port_info 1 /OUTPUT 4 "bcd_hun";
    .port_info 2 /OUTPUT 4 "bcd_ten";
    .port_info 3 /OUTPUT 4 "bcd_one";
L_0x555a300774a0 .functor BUFZ 4, v0x555a3005ae20_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555a30077540 .functor BUFZ 4, v0x555a3005b1d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555a300775e0 .functor BUFZ 4, v0x555a3005afc0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555a3005ad60_0 .net "bcd_hun", 3 0, L_0x555a300774a0;  1 drivers
v0x555a3005ae20_0 .var "bcd_hun_r", 3 0;
v0x555a3005af00_0 .net "bcd_one", 3 0, L_0x555a300775e0;  alias, 1 drivers
v0x555a3005afc0_0 .var "bcd_one_r", 3 0;
v0x555a3005b0a0_0 .net "bcd_ten", 3 0, L_0x555a30077540;  alias, 1 drivers
v0x555a3005b1d0_0 .var "bcd_ten_r", 3 0;
v0x555a3005b2b0_0 .net "bin", 5 0, L_0x555a30074f40;  alias, 1 drivers
v0x555a3005b3c0_0 .var "bin_r", 5 0;
v0x555a3005b4a0_0 .var/i "i", 31 0;
E_0x555a2ff8d5f0 .event edge, v0x555a300509d0_0;
S_0x555a3005a780 .scope task, "check_all" "check_all" 12 45, 12 45 0, S_0x555a3005a5d0;
 .timescale 0 0;
TD_test.u_top.u_display_time.bcd_s.check_all ;
    %load/vec4 v0x555a3005afc0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.12, 5;
    %load/vec4 v0x555a3005afc0_0;
    %addi 3, 0, 4;
    %store/vec4 v0x555a3005afc0_0, 0, 4;
T_6.12 ;
    %load/vec4 v0x555a3005b1d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.14, 5;
    %load/vec4 v0x555a3005b1d0_0;
    %addi 3, 0, 4;
    %store/vec4 v0x555a3005b1d0_0, 0, 4;
T_6.14 ;
    %load/vec4 v0x555a3005ae20_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.16, 5;
    %load/vec4 v0x555a3005ae20_0;
    %addi 3, 0, 4;
    %store/vec4 v0x555a3005ae20_0, 0, 4;
T_6.16 ;
    %end;
S_0x555a3005a980 .scope task, "init_all" "init_all" 12 32, 12 32 0, S_0x555a3005a5d0;
 .timescale 0 0;
TD_test.u_top.u_display_time.bcd_s.init_all ;
    %load/vec4 v0x555a3005b2b0_0;
    %store/vec4 v0x555a3005b3c0_0, 0, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555a3005ae20_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555a3005b1d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555a3005afc0_0, 0, 4;
    %end;
S_0x555a3005ab80 .scope task, "shift_all" "shift_all" 12 41, 12 41 0, S_0x555a3005a5d0;
 .timescale 0 0;
TD_test.u_top.u_display_time.bcd_s.shift_all ;
    %load/vec4 v0x555a3005ae20_0;
    %load/vec4 v0x555a3005b1d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555a3005afc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555a3005b3c0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %split/vec4 6;
    %store/vec4 v0x555a3005b3c0_0, 0, 6;
    %split/vec4 4;
    %store/vec4 v0x555a3005afc0_0, 0, 4;
    %split/vec4 4;
    %store/vec4 v0x555a3005b1d0_0, 0, 4;
    %store/vec4 v0x555a3005ae20_0, 0, 4;
    %end;
S_0x555a3005b690 .scope module, "dec_h_1" "dec" 11 29, 13 1 0, S_0x555a30058120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "SW";
    .port_info 1 /OUTPUT 7 "HEX0";
L_0x555a30077720 .functor NOT 7, v0x555a3005b880_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x555a3005b880_0 .var "HEX", 6 0;
v0x555a3005b980_0 .net "HEX0", 6 0, L_0x555a30077720;  alias, 1 drivers
v0x555a3005ba60_0 .net "SW", 3 0, L_0x555a300772e0;  alias, 1 drivers
E_0x555a300387b0 .event edge, v0x555a30058df0_0;
S_0x555a3005bb40 .scope module, "dec_h_10" "dec" 11 28, 13 1 0, S_0x555a30058120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "SW";
    .port_info 1 /OUTPUT 7 "HEX0";
L_0x555a30077680 .functor NOT 7, v0x555a3005be30_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x555a3005be30_0 .var "HEX", 6 0;
v0x555a3005bf30_0 .net "HEX0", 6 0, L_0x555a30077680;  alias, 1 drivers
v0x555a3005c010_0 .net "SW", 3 0, L_0x555a30077270;  alias, 1 drivers
E_0x555a3005bdb0 .event edge, v0x555a30058f90_0;
S_0x555a3005c120 .scope module, "dec_m_1" "dec" 11 31, 13 1 0, S_0x555a30058120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "SW";
    .port_info 1 /OUTPUT 7 "HEX0";
L_0x555a300778f0 .functor NOT 7, v0x555a3005c3c0_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x555a3005c3c0_0 .var "HEX", 6 0;
v0x555a3005c4c0_0 .net "HEX0", 6 0, L_0x555a300778f0;  alias, 1 drivers
v0x555a3005c5a0_0 .net "SW", 3 0, L_0x555a30077430;  alias, 1 drivers
E_0x555a3005c340 .event edge, v0x555a30059e40_0;
S_0x555a3005c6e0 .scope module, "dec_m_10" "dec" 11 30, 13 1 0, S_0x555a30058120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "SW";
    .port_info 1 /OUTPUT 7 "HEX0";
L_0x555a300777c0 .functor NOT 7, v0x555a3005c980_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x555a3005c980_0 .var "HEX", 6 0;
v0x555a3005ca80_0 .net "HEX0", 6 0, L_0x555a300777c0;  alias, 1 drivers
v0x555a3005cb60_0 .net "SW", 3 0, L_0x555a300773c0;  alias, 1 drivers
E_0x555a3005c900 .event edge, v0x555a30059fe0_0;
S_0x555a3005cca0 .scope module, "dec_s_1" "dec" 11 33, 13 1 0, S_0x555a30058120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "SW";
    .port_info 1 /OUTPUT 7 "HEX0";
L_0x555a30077b50 .functor NOT 7, v0x555a3005cf40_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x555a3005cf40_0 .var "HEX", 6 0;
v0x555a3005d040_0 .net "HEX0", 6 0, L_0x555a30077b50;  alias, 1 drivers
v0x555a3005d120_0 .net "SW", 3 0, L_0x555a300775e0;  alias, 1 drivers
E_0x555a3005cec0 .event edge, v0x555a3005af00_0;
S_0x555a3005d260 .scope module, "dec_s_10" "dec" 11 32, 13 1 0, S_0x555a30058120;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "SW";
    .port_info 1 /OUTPUT 7 "HEX0";
L_0x555a30077a20 .functor NOT 7, v0x555a3005d590_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x555a3005d590_0 .var "HEX", 6 0;
v0x555a3005d690_0 .net "HEX0", 6 0, L_0x555a30077a20;  alias, 1 drivers
v0x555a3005d770_0 .net "SW", 3 0, L_0x555a30077540;  alias, 1 drivers
E_0x555a3005d510 .event edge, v0x555a3005b0a0_0;
S_0x555a3005ea20 .scope module, "u_tik" "tik" 3 54, 14 1 0, S_0x555a3001d7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tik";
P_0x555a3005ec50 .param/l "BASE" 0 14 3, +C4<00000010111110101111000010000000>;
P_0x555a3005ec90 .param/l "CNT_MAX" 0 14 11, +C4<000000000000000000000000000000000>;
P_0x555a3005ecd0 .param/l "M" 0 14 2, +C4<00000001011111010111100001000000>;
v0x555a3005ef00_0 .net "CLOCK_50", 0 0, v0x555a30061530_0;  alias, 1 drivers
v0x555a3005efe0_0 .var "cnt", 31 0;
v0x555a3005f0c0_0 .net "reset", 0 0, L_0x555a30061eb0;  alias, 1 drivers
v0x555a3005f270_0 .var "tik", 0 0;
v0x555a3005f420_0 .var "tmp", 31 0;
E_0x555a3005ee80 .event posedge, v0x555a30031640_0, v0x555a3005ef00_0;
    .scope S_0x555a3005ea20;
T_9 ;
    %wait E_0x555a3005ee80;
    %load/vec4 v0x555a3005f0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555a3005efe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a3005f270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555a3005f420_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x555a3005efe0_0;
    %pad/u 33;
    %cmpi/ne 0, 0, 33;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x555a3005efe0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555a3005efe0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555a3005efe0_0, 0;
    %load/vec4 v0x555a3005f270_0;
    %inv;
    %assign/vec4 v0x555a3005f270_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555a30051440;
T_10 ;
    %wait E_0x555a30000be0;
    %load/vec4 v0x555a30051b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x555a30051840_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a30051910_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a30051a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30052000_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555a30052000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30052000_0, 0;
    %load/vec4 v0x555a30051840_0;
    %assign/vec4 v0x555a30051840_0, 0;
    %load/vec4 v0x555a30051910_0;
    %assign/vec4 v0x555a30051910_0, 0;
    %load/vec4 v0x555a30051a20_0;
    %assign/vec4 v0x555a30051a20_0, 0;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x555a30051cb0_0;
    %assign/vec4 v0x555a30052000_0, 0;
    %load/vec4 v0x555a30051cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x555a30051f60_0;
    %assign/vec4 v0x555a30051a20_0, 0;
    %load/vec4 v0x555a30051e30_0;
    %assign/vec4 v0x555a30051910_0, 0;
    %load/vec4 v0x555a30051d70_0;
    %assign/vec4 v0x555a30051840_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x555a30051a20_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a30051a20_0, 0;
    %load/vec4 v0x555a30051910_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a30051910_0, 0;
    %load/vec4 v0x555a30051840_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a30051840_0, 0;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x555a30051840_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555a30051840_0, 0;
T_10.13 ;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x555a30051910_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555a30051910_0, 0;
T_10.11 ;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x555a30051a20_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555a30051a20_0, 0;
T_10.9 ;
T_10.7 ;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30052000_0, 0;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555a30052e90;
T_11 ;
    %wait E_0x555a30000be0;
    %load/vec4 v0x555a30053830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 18;
    %split/vec4 6;
    %assign/vec4 v0x555a300536a0_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a300535d0_0, 0;
    %assign/vec4 v0x555a300534d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30053970_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555a300538d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30053970_0, 0;
    %pushi/vec4 0, 0, 18;
    %split/vec4 6;
    %assign/vec4 v0x555a300536a0_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a300535d0_0, 0;
    %assign/vec4 v0x555a300534d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x555a30053970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30053970_0, 0;
    %pushi/vec4 0, 0, 18;
    %split/vec4 6;
    %assign/vec4 v0x555a300536a0_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a300535d0_0, 0;
    %assign/vec4 v0x555a300534d0_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x555a30053790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555a30053970_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x555a300534d0_0;
    %load/vec4 v0x555a300535d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555a300536a0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 6;
    %assign/vec4 v0x555a300536a0_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a300535d0_0, 0;
    %assign/vec4 v0x555a300534d0_0, 0;
T_11.9 ;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x555a30053790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30053970_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x555a300536a0_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a300536a0_0, 0;
    %load/vec4 v0x555a300535d0_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a300535d0_0, 0;
    %load/vec4 v0x555a300534d0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_11.16, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a300534d0_0, 0;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v0x555a300534d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555a300534d0_0, 0;
T_11.17 ;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0x555a300535d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555a300535d0_0, 0;
T_11.15 ;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x555a300536a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555a300536a0_0, 0;
T_11.13 ;
T_11.11 ;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555a3004ce40;
T_12 ;
    %wait E_0x555a30000be0;
    %load/vec4 v0x555a3004ddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x555a3004dea0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a3004df80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a3004e060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a3004d870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a3004e4a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555a3004e4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %load/vec4 v0x555a3004dea0_0;
    %assign/vec4 v0x555a3004dea0_0, 0;
    %load/vec4 v0x555a3004df80_0;
    %assign/vec4 v0x555a3004df80_0, 0;
    %load/vec4 v0x555a3004e060_0;
    %assign/vec4 v0x555a3004e060_0, 0;
    %load/vec4 v0x555a3004e140_0;
    %assign/vec4 v0x555a3004e4a0_0, 0;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v0x555a3004e140_0;
    %assign/vec4 v0x555a3004e4a0_0, 0;
    %load/vec4 v0x555a3004d870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x555a3004e560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555a3004d870_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x555a3004d870_0;
    %assign/vec4 v0x555a3004d870_0, 0;
T_12.9 ;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x555a3004d910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a3004d870_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x555a3004d870_0;
    %assign/vec4 v0x555a3004d870_0, 0;
T_12.11 ;
T_12.7 ;
    %load/vec4 v0x555a3004e140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x555a3004e200_0;
    %assign/vec4 v0x555a3004dea0_0, 0;
    %load/vec4 v0x555a3004e2e0_0;
    %assign/vec4 v0x555a3004df80_0, 0;
    %load/vec4 v0x555a3004e3c0_0;
    %assign/vec4 v0x555a3004e060_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x555a3004dea0_0;
    %assign/vec4 v0x555a3004dea0_0, 0;
T_12.13 ;
    %jmp T_12.5;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a3004e4a0_0, 0;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555a3004c970;
T_13 ;
    %wait E_0x555a30000be0;
    %load/vec4 v0x555a30056e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 18;
    %split/vec4 6;
    %assign/vec4 v0x555a30057bf0_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a30057b00_0, 0;
    %assign/vec4 v0x555a30057a10_0, 0;
    %pushi/vec4 0, 0, 18;
    %split/vec4 6;
    %assign/vec4 v0x555a30057330_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a30057220_0, 0;
    %assign/vec4 v0x555a30057130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a300567b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30056050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a300561b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30057440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a300563c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555a30056880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 18;
    %split/vec4 6;
    %assign/vec4 v0x555a30057bf0_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a30057b00_0, 0;
    %assign/vec4 v0x555a30057a10_0, 0;
    %pushi/vec4 0, 0, 18;
    %split/vec4 6;
    %assign/vec4 v0x555a30057330_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a30057220_0, 0;
    %assign/vec4 v0x555a30057130_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x555a30057440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x555a30056ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %load/vec4 v0x555a300565d0_0;
    %load/vec4 v0x555a30056670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555a30056710_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 6;
    %assign/vec4 v0x555a30057bf0_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a30057b00_0, 0;
    %assign/vec4 v0x555a30057a10_0, 0;
    %pushi/vec4 0, 0, 18;
    %split/vec4 6;
    %assign/vec4 v0x555a30057330_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a30057220_0, 0;
    %assign/vec4 v0x555a30057130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30056050_0, 0;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v0x555a300565d0_0;
    %load/vec4 v0x555a30056670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555a30056710_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 6;
    %assign/vec4 v0x555a30057bf0_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a30057b00_0, 0;
    %assign/vec4 v0x555a30057a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30056050_0, 0;
    %jmp T_13.10;
T_13.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30056050_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a30057bf0_0, 0;
    %load/vec4 v0x555a30057d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %load/vec4 v0x555a300563c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.13, 4;
    %load/vec4 v0x555a30057b00_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_13.15, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a30057b00_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0x555a30057b00_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555a30057b00_0, 0;
T_13.16 ;
    %jmp T_13.14;
T_13.13 ;
    %load/vec4 v0x555a30057a10_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_13.17, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a30057a10_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x555a30057a10_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555a30057a10_0, 0;
T_13.18 ;
T_13.14 ;
    %jmp T_13.12;
T_13.11 ;
    %load/vec4 v0x555a30057e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %load/vec4 v0x555a300563c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.21, 4;
    %load/vec4 v0x555a30057b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.23, 4;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x555a30057b00_0, 0;
    %jmp T_13.24;
T_13.23 ;
    %load/vec4 v0x555a30057b00_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x555a30057b00_0, 0;
T_13.24 ;
    %jmp T_13.22;
T_13.21 ;
    %load/vec4 v0x555a30057a10_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_13.25, 4;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x555a30057a10_0, 0;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0x555a30057a10_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x555a30057a10_0, 0;
T_13.26 ;
T_13.22 ;
    %jmp T_13.20;
T_13.19 ;
    %load/vec4 v0x555a30057dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %load/vec4 v0x555a30057a10_0;
    %load/vec4 v0x555a30057b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555a30057bf0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 6;
    %assign/vec4 v0x555a30057330_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a30057220_0, 0;
    %assign/vec4 v0x555a30057130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555a300567b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555a30057440_0, 0;
T_13.27 ;
T_13.20 ;
T_13.12 ;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v0x555a30056050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.29, 4;
    %load/vec4 v0x555a30056ec0_0;
    %load/vec4 v0x555a30056f90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555a30057060_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 6;
    %assign/vec4 v0x555a30057bf0_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a30057b00_0, 0;
    %assign/vec4 v0x555a30057a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555a30056050_0, 0;
    %jmp T_13.30;
T_13.29 ;
    %load/vec4 v0x555a30057d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.31, 8;
    %load/vec4 v0x555a300563c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.33, 4;
    %load/vec4 v0x555a30057b00_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_13.35, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a30057b00_0, 0;
    %jmp T_13.36;
T_13.35 ;
    %load/vec4 v0x555a30057b00_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555a30057b00_0, 0;
T_13.36 ;
    %jmp T_13.34;
T_13.33 ;
    %load/vec4 v0x555a30057a10_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_13.37, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555a30057a10_0, 0;
    %jmp T_13.38;
T_13.37 ;
    %load/vec4 v0x555a30057a10_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555a30057a10_0, 0;
T_13.38 ;
T_13.34 ;
    %jmp T_13.32;
T_13.31 ;
    %load/vec4 v0x555a30057e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.39, 8;
    %load/vec4 v0x555a300563c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.41, 4;
    %load/vec4 v0x555a30057b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.43, 4;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x555a30057b00_0, 0;
    %jmp T_13.44;
T_13.43 ;
    %load/vec4 v0x555a30057b00_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x555a30057b00_0, 0;
T_13.44 ;
    %jmp T_13.42;
T_13.41 ;
    %load/vec4 v0x555a30057a10_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_13.45, 4;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x555a30057a10_0, 0;
    %jmp T_13.46;
T_13.45 ;
    %load/vec4 v0x555a30057a10_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x555a30057a10_0, 0;
T_13.46 ;
T_13.42 ;
    %jmp T_13.40;
T_13.39 ;
    %load/vec4 v0x555a30057dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.47, 8;
    %load/vec4 v0x555a30057a10_0;
    %load/vec4 v0x555a30057b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555a30057bf0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 6;
    %assign/vec4 v0x555a30057330_0, 0;
    %split/vec4 6;
    %assign/vec4 v0x555a30057220_0, 0;
    %assign/vec4 v0x555a30057130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555a300561b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555a30057440_0, 0;
T_13.47 ;
T_13.40 ;
T_13.32 ;
T_13.30 ;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a300567b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a300561b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30056050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a30057440_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555a3004c970;
T_14 ;
    %wait E_0x555a30000be0;
    %load/vec4 v0x555a30056e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555a30056ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a300563c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555a30056880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555a30056ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555a300563c0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x555a30056a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x555a30056ab0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555a30056ab0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x555a30056ab0_0;
    %assign/vec4 v0x555a30056ab0_0, 0;
T_14.5 ;
    %load/vec4 v0x555a30056320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x555a300563c0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x555a300563c0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x555a300563c0_0;
    %assign/vec4 v0x555a300563c0_0, 0;
T_14.7 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555a30058430;
T_15 ;
    %wait E_0x555a30002010;
    %fork TD_test.u_top.u_display_time.bcd_h.init_all, S_0x555a30058870;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555a30059390_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x555a30059390_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_15.1, 5;
    %fork TD_test.u_top.u_display_time.bcd_h.check_all, S_0x555a30058670;
    %join;
    %fork TD_test.u_top.u_display_time.bcd_h.shift_all, S_0x555a30058a70;
    %join;
    %load/vec4 v0x555a30059390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555a30059390_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x555a300594f0;
T_16 ;
    %wait E_0x555a2ff8d470;
    %fork TD_test.u_top.u_display_time.bcd_m.init_all, S_0x555a300598c0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555a3005a3e0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x555a3005a3e0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_16.1, 5;
    %fork TD_test.u_top.u_display_time.bcd_m.check_all, S_0x555a300596c0;
    %join;
    %fork TD_test.u_top.u_display_time.bcd_m.shift_all, S_0x555a30059ac0;
    %join;
    %load/vec4 v0x555a3005a3e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555a3005a3e0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555a3005a5d0;
T_17 ;
    %wait E_0x555a2ff8d5f0;
    %fork TD_test.u_top.u_display_time.bcd_s.init_all, S_0x555a3005a980;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555a3005b4a0_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x555a3005b4a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_17.1, 5;
    %fork TD_test.u_top.u_display_time.bcd_s.check_all, S_0x555a3005a780;
    %join;
    %fork TD_test.u_top.u_display_time.bcd_s.shift_all, S_0x555a3005ab80;
    %join;
    %load/vec4 v0x555a3005b4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555a3005b4a0_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555a3005bb40;
T_18 ;
    %wait E_0x555a3005bdb0;
    %load/vec4 v0x555a3005c010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555a3005be30_0, 0, 7;
    %jmp T_18.11;
T_18.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x555a3005be30_0, 0, 7;
    %jmp T_18.11;
T_18.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x555a3005be30_0, 0, 7;
    %jmp T_18.11;
T_18.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x555a3005be30_0, 0, 7;
    %jmp T_18.11;
T_18.3 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0x555a3005be30_0, 0, 7;
    %jmp T_18.11;
T_18.4 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v0x555a3005be30_0, 0, 7;
    %jmp T_18.11;
T_18.5 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x555a3005be30_0, 0, 7;
    %jmp T_18.11;
T_18.6 ;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v0x555a3005be30_0, 0, 7;
    %jmp T_18.11;
T_18.7 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0x555a3005be30_0, 0, 7;
    %jmp T_18.11;
T_18.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x555a3005be30_0, 0, 7;
    %jmp T_18.11;
T_18.9 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x555a3005be30_0, 0, 7;
    %jmp T_18.11;
T_18.11 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x555a3005b690;
T_19 ;
    %wait E_0x555a300387b0;
    %load/vec4 v0x555a3005ba60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555a3005b880_0, 0, 7;
    %jmp T_19.11;
T_19.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x555a3005b880_0, 0, 7;
    %jmp T_19.11;
T_19.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x555a3005b880_0, 0, 7;
    %jmp T_19.11;
T_19.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x555a3005b880_0, 0, 7;
    %jmp T_19.11;
T_19.3 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0x555a3005b880_0, 0, 7;
    %jmp T_19.11;
T_19.4 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v0x555a3005b880_0, 0, 7;
    %jmp T_19.11;
T_19.5 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x555a3005b880_0, 0, 7;
    %jmp T_19.11;
T_19.6 ;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v0x555a3005b880_0, 0, 7;
    %jmp T_19.11;
T_19.7 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0x555a3005b880_0, 0, 7;
    %jmp T_19.11;
T_19.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x555a3005b880_0, 0, 7;
    %jmp T_19.11;
T_19.9 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x555a3005b880_0, 0, 7;
    %jmp T_19.11;
T_19.11 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x555a3005c6e0;
T_20 ;
    %wait E_0x555a3005c900;
    %load/vec4 v0x555a3005cb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555a3005c980_0, 0, 7;
    %jmp T_20.11;
T_20.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x555a3005c980_0, 0, 7;
    %jmp T_20.11;
T_20.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x555a3005c980_0, 0, 7;
    %jmp T_20.11;
T_20.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x555a3005c980_0, 0, 7;
    %jmp T_20.11;
T_20.3 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0x555a3005c980_0, 0, 7;
    %jmp T_20.11;
T_20.4 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v0x555a3005c980_0, 0, 7;
    %jmp T_20.11;
T_20.5 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x555a3005c980_0, 0, 7;
    %jmp T_20.11;
T_20.6 ;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v0x555a3005c980_0, 0, 7;
    %jmp T_20.11;
T_20.7 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0x555a3005c980_0, 0, 7;
    %jmp T_20.11;
T_20.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x555a3005c980_0, 0, 7;
    %jmp T_20.11;
T_20.9 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x555a3005c980_0, 0, 7;
    %jmp T_20.11;
T_20.11 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x555a3005c120;
T_21 ;
    %wait E_0x555a3005c340;
    %load/vec4 v0x555a3005c5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555a3005c3c0_0, 0, 7;
    %jmp T_21.11;
T_21.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x555a3005c3c0_0, 0, 7;
    %jmp T_21.11;
T_21.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x555a3005c3c0_0, 0, 7;
    %jmp T_21.11;
T_21.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x555a3005c3c0_0, 0, 7;
    %jmp T_21.11;
T_21.3 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0x555a3005c3c0_0, 0, 7;
    %jmp T_21.11;
T_21.4 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v0x555a3005c3c0_0, 0, 7;
    %jmp T_21.11;
T_21.5 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x555a3005c3c0_0, 0, 7;
    %jmp T_21.11;
T_21.6 ;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v0x555a3005c3c0_0, 0, 7;
    %jmp T_21.11;
T_21.7 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0x555a3005c3c0_0, 0, 7;
    %jmp T_21.11;
T_21.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x555a3005c3c0_0, 0, 7;
    %jmp T_21.11;
T_21.9 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x555a3005c3c0_0, 0, 7;
    %jmp T_21.11;
T_21.11 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x555a3005d260;
T_22 ;
    %wait E_0x555a3005d510;
    %load/vec4 v0x555a3005d770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555a3005d590_0, 0, 7;
    %jmp T_22.11;
T_22.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x555a3005d590_0, 0, 7;
    %jmp T_22.11;
T_22.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x555a3005d590_0, 0, 7;
    %jmp T_22.11;
T_22.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x555a3005d590_0, 0, 7;
    %jmp T_22.11;
T_22.3 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0x555a3005d590_0, 0, 7;
    %jmp T_22.11;
T_22.4 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v0x555a3005d590_0, 0, 7;
    %jmp T_22.11;
T_22.5 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x555a3005d590_0, 0, 7;
    %jmp T_22.11;
T_22.6 ;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v0x555a3005d590_0, 0, 7;
    %jmp T_22.11;
T_22.7 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0x555a3005d590_0, 0, 7;
    %jmp T_22.11;
T_22.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x555a3005d590_0, 0, 7;
    %jmp T_22.11;
T_22.9 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x555a3005d590_0, 0, 7;
    %jmp T_22.11;
T_22.11 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x555a3005cca0;
T_23 ;
    %wait E_0x555a3005cec0;
    %load/vec4 v0x555a3005d120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555a3005cf40_0, 0, 7;
    %jmp T_23.11;
T_23.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x555a3005cf40_0, 0, 7;
    %jmp T_23.11;
T_23.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x555a3005cf40_0, 0, 7;
    %jmp T_23.11;
T_23.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x555a3005cf40_0, 0, 7;
    %jmp T_23.11;
T_23.3 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0x555a3005cf40_0, 0, 7;
    %jmp T_23.11;
T_23.4 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v0x555a3005cf40_0, 0, 7;
    %jmp T_23.11;
T_23.5 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x555a3005cf40_0, 0, 7;
    %jmp T_23.11;
T_23.6 ;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v0x555a3005cf40_0, 0, 7;
    %jmp T_23.11;
T_23.7 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0x555a3005cf40_0, 0, 7;
    %jmp T_23.11;
T_23.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x555a3005cf40_0, 0, 7;
    %jmp T_23.11;
T_23.9 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x555a3005cf40_0, 0, 7;
    %jmp T_23.11;
T_23.11 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x555a3001e8d0;
T_24 ;
    %wait E_0x555a30000be0;
    %load/vec4 v0x555a30031640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x555a300040e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x555a300315a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x555a300040e0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x555a300040e0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x555a300040e0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555a300040e0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x555a3004c610;
T_25 ;
    %wait E_0x555a30000be0;
    %load/vec4 v0x555a3004c850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x555a2ffba100_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x555a2fff86e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x555a2ffba100_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x555a2ffba100_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x555a2ffba100_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555a2ffba100_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x555a30025c40;
T_26 ;
    %delay 1, 0;
    %load/vec4 v0x555a30061530_0;
    %inv;
    %store/vec4 v0x555a30061530_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x555a30025c40;
T_27 ;
    %vpi_call 2 41 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %vpi_call 2 43 "$display", 32'sb00000001011111010111100001000000 {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x555a30061cb0_0, 0, 8;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x555a30061e10_0, 0, 18;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a30061530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061e10_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061e10_0, 4, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061e10_0, 4, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061e10_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061e10_0, 4, 1;
    %delay 5, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061e10_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061e10_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061e10_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061e10_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061e10_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061e10_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061cb0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061e10_0, 4, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a30061e10_0, 4, 1;
    %delay 5, 0;
    %delay 500, 0;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "test.v";
    "./top.v";
    "./display_alarm.v";
    "./ctrl.v";
    "./alarm.v";
    "./display_choose.v";
    "./clock_hms.v";
    "./show_bit.v";
    "./stopwatch.v";
    "./display_time.v";
    "./bcd.v";
    "./dec.v";
    "./tik.v";
