--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock BAHT5_K1_3_P124 to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
DS_U30_K1_7_P122|   10.254(R)|XLXN_219          |   0.000|
LED_P36         |   13.478(R)|XLXN_219          |   0.000|
----------------+------------+------------------+--------+

Clock BAHT10_K1_5_P123 to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
DS_U30_K1_7_P122|   10.804(R)|XLXN_219          |   0.000|
LED_P36         |   14.028(R)|XLXN_219          |   0.000|
----------------+------------+------------------+--------+

Clock BATH1_K1_1_P125 to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
DS_U30_K1_7_P122|   10.448(R)|XLXN_219          |   0.000|
LED_P36         |   13.672(R)|XLXN_219          |   0.000|
----------------+------------+------------------+--------+

Pad to Pad
-----------------+---------------+---------+
Source Pad       |Destination Pad|  Delay  |
-----------------+---------------+---------+
U19_Q0_K6_1_P79  |U25B_K1_9_P119 |   13.132|
U19_Q1_K6_3_P78  |U25B_K1_9_P119 |   13.325|
U19_Q2_K6_5_77   |U25B_K1_9_P119 |   13.131|
U19_Q3_K6_7_P76  |U25B_K1_9_P119 |   13.324|
U30_Q0_K2_1_P112 |U25B_K1_9_P119 |   10.461|
U30_Q1_K2_3_P108 |U25B_K1_9_P119 |   10.838|
U30_Q2_K2_5_P107 |U25B_K1_9_P119 |   11.617|
U30_Q3_K2_7_P105 |U25B_K1_9_P119 |   11.070|
U30_Q4_K2_9_P104 |U25B_K1_9_P119 |   12.010|
U30_Q5_K2_11_P103|U25B_K1_9_P119 |   12.034|
U30_Q6_K2_13_P102|U25B_K1_9_P119 |   11.795|
U30_Q7_K2_15_P00 |U25B_K1_9_P119 |   11.859|
U31_Q0_K4_1_P99  |U25B_K1_9_P119 |   11.330|
U31_Q1_K4_3_P98  |U25B_K1_9_P119 |   11.855|
U31_Q2_K4_5_P97  |U25B_K1_9_P119 |   12.192|
U31_Q3_K4_7_P96  |U25B_K1_9_P119 |   12.190|
U31_Q4_K4_9_P95  |U25B_K1_9_P119 |   12.554|
U31_Q5_K4_11_P93 |U25B_K1_9_P119 |   12.264|
U31_Q6_K4_13_P92 |U25B_K1_9_P119 |   12.338|
U31_Q7_K4_15_P90 |U25B_K1_9_P119 |   12.891|
clock_P127       |clockout_P113  |   10.270|
-----------------+---------------+---------+


Analysis completed Tue Dec 12 21:44:21 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



