// Seed: 2200053102
module module_0 (
    input tri   id_0,
    input uwire id_1
);
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri id_3,
    output tri1 id_4,
    output uwire id_5,
    input wor id_6,
    input supply1 id_7,
    input tri id_8,
    input tri id_9,
    input wor id_10,
    input tri0 id_11,
    output tri id_12
);
  assign id_0 = !id_6;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    input wor id_0,
    output wor id_1,
    input tri0 id_2,
    output tri0 id_3,
    input uwire id_4,
    input wire id_5,
    input tri1 id_6,
    input wire id_7,
    output supply1 id_8,
    input tri1 id_9,
    output tri id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_4
  );
endmodule
