# Synplicity, Inc. constraint file
# C:\FrontEnd\Annalisa\work\vx1392\synthesis\v1392ltm_syn.sdc
# Written on Thu Dec 20 16:13:24 2007
# by Synplify, Synplify 8.6.2H Scope Editor

#
# Clocks
#
define_clock            -name {ALICLK}  -freq 40.000 -clockgroup default_clkgroup_0
define_clock            -name {LCLK}  -freq 40.000 -clockgroup default_clkgroup_1

#
# Clock to Clock
#

#
# Inputs/Outputs
#
define_input_delay -disable      -default -improve 0.00 -route 0.00
define_output_delay -disable     -default -improve 0.00 -route 0.00
define_output_delay -disable     {ADLTC} -improve 0.00 -route 0.00
define_output_delay -disable     {AE_PDL[47:0]} -improve 0.00 -route 0.00
define_input_delay -disable      {AMB[5:0]} -improve 0.00 -route 0.00
define_input_delay -disable      {BERRVME} -improve 0.00 -route 0.00
define_input_delay -disable      {BNCRES} -improve 0.00 -route 0.00
define_output_delay -disable     {DIR_CTTM[7:0]} -improve 0.00 -route 0.00
define_input_delay -disable      {DS0B} -improve 0.00 -route 0.00
define_input_delay -disable      {DS1B} -improve 0.00 -route 0.00
define_input_delay -disable      {EVRES} -improve 0.00 -route 0.00
define_output_delay -disable     {F_SCK} -improve 0.00 -route 0.00
define_output_delay -disable     {F_SI} -improve 0.00 -route 0.00
define_input_delay -disable      {F_SO} -improve 0.00 -route 0.00
define_output_delay -disable     {FCS} -improve 0.00 -route 0.00
define_input_delay -disable      {GA[3:0]} -improve 0.00 -route 0.00
define_input_delay -disable      {IACKB} -improve 0.00 -route 0.00
define_input_delay -disable      {IACKINB} -improve 0.00 -route 0.00
define_output_delay -disable     {IACKOUTB} -improve 0.00 -route 0.00
define_output_delay -disable     {INTR1} -improve 0.00 -route 0.00
define_output_delay -disable     {INTR2} -improve 0.00 -route 0.00
define_input_delay -disable      {L0} -improve 0.00 -route 0.00
define_input_delay -disable      {L1A} -improve 0.00 -route 0.00
define_input_delay -disable      {L1R} -improve 0.00 -route 0.00
define_input_delay -disable      {L2A} -improve 0.00 -route 0.00
define_input_delay -disable      {L2R} -improve 0.00 -route 0.00
define_input_delay               {LB[31:0]}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_output_delay              {LB[31:0]}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_input_delay               {LBSP[31:0]}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_output_delay              {LBSP[31:0]}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_input_delay -disable      {LCLK} -improve 0.00 -route 0.00
define_output_delay -disable     {LED[5:0]} -improve 0.00 -route 0.00
define_input_delay -disable      {LOS} -improve 0.00 -route 0.00
define_output_delay -disable     {LTM_BUSY} -improve 0.00 -route 0.00
define_output_delay -disable     {LTM_DRDY} -improve 0.00 -route 0.00
define_input_delay -disable      {LWORDB} -improve 0.00 -route 0.00
define_output_delay -disable     {LWORDB} -improve 0.00 -route 0.00
define_output_delay -disable     {MD_PDL} -improve 0.00 -route 0.00
define_output_delay -disable     {MYBERR} -improve 0.00 -route 0.00
define_output_delay -disable     {NCYC_RELOAD} -improve 0.00 -route 0.00
define_output_delay -disable     {NDTKIN} -improve 0.00 -route 0.00
define_output_delay              {NLBAS}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_output_delay              {NLBCLR}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_output_delay              {NLBCS}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_input_delay               {NLBLAST}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_output_delay              {NLBLAST}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_input_delay               {NLBPCKE}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_input_delay               {NLBPCKR}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_output_delay              {NLBRD}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_input_delay               {NLBRDY}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_output_delay              {NLBRES}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_output_delay              {NLBWAIT}  10.00 -improve 0.00 -route 0.00 -ref {ALICLK:r}
define_output_delay -disable     {NOE16R} -improve 0.00 -route 0.00
define_output_delay -disable     {NOE16W} -improve 0.00 -route 0.00
define_output_delay -disable     {NOE32R} -improve 0.00 -route 0.00
define_output_delay -disable     {NOE32W} -improve 0.00 -route 0.00
define_output_delay -disable     {NOE64R} -improve 0.00 -route 0.00
define_output_delay -disable     {NOEAD} -improve 0.00 -route 0.00
define_output_delay -disable     {NOEDTK} -improve 0.00 -route 0.00
define_input_delay -disable      {NPWON} -improve 0.00 -route 0.00
define_output_delay -disable     {NSELCLK} -improve 0.00 -route 0.00
define_output_delay -disable     {P_PDL[7:1]} -improve 0.00 -route 0.00
define_output_delay -disable     {PSM_RES} -improve 0.00 -route 0.00
define_input_delay -disable      {PSM_SP0} -improve 0.00 -route 0.00
define_input_delay -disable      {PSM_SP1} -improve 0.00 -route 0.00
define_input_delay -disable      {PSM_SP2} -improve 0.00 -route 0.00
define_input_delay -disable      {PSM_SP3} -improve 0.00 -route 0.00
define_input_delay -disable      {PSM_SP4} -improve 0.00 -route 0.00
define_input_delay -disable      {PSM_SP5} -improve 0.00 -route 0.00
define_output_delay -disable     {RSELA0} -improve 0.00 -route 0.00
define_output_delay -disable     {RSELA1} -improve 0.00 -route 0.00
define_output_delay -disable     {RSELB0} -improve 0.00 -route 0.00
define_output_delay -disable     {RSELB1} -improve 0.00 -route 0.00
define_output_delay -disable     {RSELC0} -improve 0.00 -route 0.00
define_output_delay -disable     {RSELC1} -improve 0.00 -route 0.00
define_output_delay -disable     {RSELD0} -improve 0.00 -route 0.00
define_output_delay -disable     {RSELD1} -improve 0.00 -route 0.00
define_output_delay -disable     {SCL0} -improve 0.00 -route 0.00
define_output_delay -disable     {SCL1} -improve 0.00 -route 0.00
define_output_delay -disable     {SCLK_DAC} -improve 0.00 -route 0.00
define_output_delay -disable     {SCLK_PDL} -improve 0.00 -route 0.00
define_input_delay -disable      {SDA0} -improve 0.00 -route 0.00
define_output_delay -disable     {SDA0} -improve 0.00 -route 0.00
define_input_delay -disable      {SDA1} -improve 0.00 -route 0.00
define_output_delay -disable     {SDA1} -improve 0.00 -route 0.00
define_output_delay -disable     {SDIN_DAC} -improve 0.00 -route 0.00
define_output_delay -disable     {SELCLK} -improve 0.00 -route 0.00
define_output_delay -disable     {SI_PDL} -improve 0.00 -route 0.00
define_input_delay -disable      {SP_PDL[47:0]} -improve 0.00 -route 0.00
define_output_delay -disable     {SP_PDL[47:0]} -improve 0.00 -route 0.00
define_input_delay -disable      {SPULSE0} -improve 0.00 -route 0.00
define_input_delay -disable      {SPULSE1} -improve 0.00 -route 0.00
define_input_delay -disable      {SPULSE2} -improve 0.00 -route 0.00
define_output_delay -disable     {SYNC[15:0]} -improve 0.00 -route 0.00
define_input_delay -disable      {SYSRESB} -improve 0.00 -route 0.00
define_output_delay -disable     {TST[15:0]} -improve 0.00 -route 0.00
define_input_delay -disable      {VAD[31:1]} -improve 0.00 -route 0.00
define_output_delay -disable     {VAD[31:1]} -improve 0.00 -route 0.00
define_input_delay -disable      {VDB[31:0]} -improve 0.00 -route 0.00
define_output_delay -disable     {VDB[31:0]} -improve 0.00 -route 0.00
define_input_delay -disable      {WRITEB} -improve 0.00 -route 0.00

#
# Registers
#

#
# Multicycle Path
#

#
# False Path
#
define_false_path           -comment {Path dal Full della FIFO eventi al bit del bus dati VME su cui viene riletto lo status}  -through {n:REG[17]} 

#
# Path Delay
#

#
# Attributes
#

#
# I/O standards
#

#
# Other Constraints
#
