Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Nov 30 10:52:03 2018
| Host         : jacob-computer running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ProcessorTop_timing_summary_routed.rpt -rpx ProcessorTop_timing_summary_routed.rpx
| Design       : ProcessorTop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.217        0.000                      0                   68        0.183        0.000                      0                   68        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.217        0.000                      0                   68        0.183        0.000                      0                   68        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 pFSM/R_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/R_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.102ns (24.546%)  route 3.388ns (75.454%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    pFSM/CLK
    SLICE_X2Y12          FDRE                                         r  pFSM/R_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  pFSM/R_reg[2][0]/Q
                         net (fo=2, routed)           0.969     6.643    pFSM/R_reg_n_0_[2][0]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  pFSM/R[0][0]_i_2/O
                         net (fo=6, routed)           1.262     8.029    pFSM/R[0][0]_i_2_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.124     8.153 r  pFSM/R[0][2]_i_5/O
                         net (fo=1, routed)           0.648     8.801    pFSM/R[0][2]_i_5_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.925 r  pFSM/R[0][2]_i_2/O
                         net (fo=1, routed)           0.000     8.925    pFSM/R[0][2]_i_2_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I0_O)      0.212     9.137 r  pFSM/R_reg[0][2]_i_1/O
                         net (fo=4, routed)           0.507     9.645    pFSM/R_reg[0][2]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  pFSM/R_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.515    14.856    pFSM/CLK
    SLICE_X3Y12          FDRE                                         r  pFSM/R_reg[3][2]/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)       -0.236    14.862    pFSM/R_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 pFSM/R_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/R_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.040ns (23.299%)  route 3.424ns (76.701%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    pFSM/CLK
    SLICE_X3Y12          FDRE                                         r  pFSM/R_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  pFSM/R_reg[3][1]/Q
                         net (fo=2, routed)           1.284     6.895    pFSM/R_reg_n_0_[3][1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.019 f  pFSM/outputReg[1]_i_1/O
                         net (fo=7, routed)           1.098     8.117    pFSM/outputReg[1]_i_1_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     8.241 r  pFSM/R[0][3]_i_7/O
                         net (fo=1, routed)           0.405     8.646    pFSM/R[0][3]_i_7_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124     8.770 r  pFSM/R[0][3]_i_3/O
                         net (fo=1, routed)           0.000     8.770    pFSM/R[0][3]_i_3_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I0_O)      0.212     8.982 r  pFSM/R_reg[0][3]_i_2/O
                         net (fo=4, routed)           0.637     9.619    pFSM/R_reg[0][3]_i_2_n_0
    SLICE_X3Y14          FDRE                                         r  pFSM/R_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    14.855    pFSM/CLK
    SLICE_X3Y14          FDRE                                         r  pFSM/R_reg[2][3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)       -0.242    14.852    pFSM/R_reg[2][3]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 pFSM/R_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/R_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.102ns (24.546%)  route 3.388ns (75.454%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    pFSM/CLK
    SLICE_X2Y12          FDRE                                         r  pFSM/R_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  pFSM/R_reg[2][0]/Q
                         net (fo=2, routed)           0.969     6.643    pFSM/R_reg_n_0_[2][0]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  pFSM/R[0][0]_i_2/O
                         net (fo=6, routed)           1.262     8.029    pFSM/R[0][0]_i_2_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.124     8.153 r  pFSM/R[0][2]_i_5/O
                         net (fo=1, routed)           0.648     8.801    pFSM/R[0][2]_i_5_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.925 r  pFSM/R[0][2]_i_2/O
                         net (fo=1, routed)           0.000     8.925    pFSM/R[0][2]_i_2_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I0_O)      0.212     9.137 r  pFSM/R_reg[0][2]_i_1/O
                         net (fo=4, routed)           0.507     9.645    pFSM/R_reg[0][2]_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  pFSM/R_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.515    14.856    pFSM/CLK
    SLICE_X2Y12          FDRE                                         r  pFSM/R_reg[2][2]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X2Y12          FDRE (Setup_fdre_C_D)       -0.203    14.917    pFSM/R_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 pFSM/R_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/R_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.040ns (23.802%)  route 3.329ns (76.198%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    pFSM/CLK
    SLICE_X3Y12          FDRE                                         r  pFSM/R_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  pFSM/R_reg[3][1]/Q
                         net (fo=2, routed)           1.284     6.895    pFSM/R_reg_n_0_[3][1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.019 f  pFSM/outputReg[1]_i_1/O
                         net (fo=7, routed)           1.098     8.117    pFSM/outputReg[1]_i_1_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     8.241 r  pFSM/R[0][3]_i_7/O
                         net (fo=1, routed)           0.405     8.646    pFSM/R[0][3]_i_7_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124     8.770 r  pFSM/R[0][3]_i_3/O
                         net (fo=1, routed)           0.000     8.770    pFSM/R[0][3]_i_3_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I0_O)      0.212     8.982 r  pFSM/R_reg[0][3]_i_2/O
                         net (fo=4, routed)           0.543     9.525    pFSM/R_reg[0][3]_i_2_n_0
    SLICE_X1Y13          FDRE                                         r  pFSM/R_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    14.855    pFSM/CLK
    SLICE_X1Y13          FDRE                                         r  pFSM/R_reg[0][3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)       -0.242    14.852    pFSM/R_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 pFSM/R_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/R_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.102ns (25.381%)  route 3.240ns (74.619%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    pFSM/CLK
    SLICE_X2Y12          FDRE                                         r  pFSM/R_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  pFSM/R_reg[2][0]/Q
                         net (fo=2, routed)           0.969     6.643    pFSM/R_reg_n_0_[2][0]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  pFSM/R[0][0]_i_2/O
                         net (fo=6, routed)           1.262     8.029    pFSM/R[0][0]_i_2_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.124     8.153 r  pFSM/R[0][2]_i_5/O
                         net (fo=1, routed)           0.648     8.801    pFSM/R[0][2]_i_5_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.925 r  pFSM/R[0][2]_i_2/O
                         net (fo=1, routed)           0.000     8.925    pFSM/R[0][2]_i_2_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I0_O)      0.212     9.137 r  pFSM/R_reg[0][2]_i_1/O
                         net (fo=4, routed)           0.360     9.497    pFSM/R_reg[0][2]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  pFSM/R_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.515    14.856    pFSM/CLK
    SLICE_X0Y12          FDRE                                         r  pFSM/R_reg[0][2]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.236    14.859    pFSM/R_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 pFSM/R_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/R_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.102ns (25.381%)  route 3.240ns (74.619%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    pFSM/CLK
    SLICE_X2Y12          FDRE                                         r  pFSM/R_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  pFSM/R_reg[2][0]/Q
                         net (fo=2, routed)           0.969     6.643    pFSM/R_reg_n_0_[2][0]
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  pFSM/R[0][0]_i_2/O
                         net (fo=6, routed)           1.262     8.029    pFSM/R[0][0]_i_2_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.124     8.153 r  pFSM/R[0][2]_i_5/O
                         net (fo=1, routed)           0.648     8.801    pFSM/R[0][2]_i_5_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124     8.925 r  pFSM/R[0][2]_i_2/O
                         net (fo=1, routed)           0.000     8.925    pFSM/R[0][2]_i_2_n_0
    SLICE_X1Y14          MUXF7 (Prop_muxf7_I0_O)      0.212     9.137 r  pFSM/R_reg[0][2]_i_1/O
                         net (fo=4, routed)           0.360     9.497    pFSM/R_reg[0][2]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  pFSM/R_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.515    14.856    pFSM/CLK
    SLICE_X1Y12          FDRE                                         r  pFSM/R_reg[1][2]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)       -0.236    14.859    pFSM/R_reg[1][2]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 pFSM/R_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/R_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.040ns (24.058%)  route 3.283ns (75.942%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    pFSM/CLK
    SLICE_X3Y12          FDRE                                         r  pFSM/R_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  pFSM/R_reg[3][1]/Q
                         net (fo=2, routed)           1.284     6.895    pFSM/R_reg_n_0_[3][1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.019 f  pFSM/outputReg[1]_i_1/O
                         net (fo=7, routed)           1.098     8.117    pFSM/outputReg[1]_i_1_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     8.241 r  pFSM/R[0][3]_i_7/O
                         net (fo=1, routed)           0.405     8.646    pFSM/R[0][3]_i_7_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124     8.770 r  pFSM/R[0][3]_i_3/O
                         net (fo=1, routed)           0.000     8.770    pFSM/R[0][3]_i_3_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I0_O)      0.212     8.982 r  pFSM/R_reg[0][3]_i_2/O
                         net (fo=4, routed)           0.496     9.478    pFSM/R_reg[0][3]_i_2_n_0
    SLICE_X3Y13          FDRE                                         r  pFSM/R_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    14.855    pFSM/CLK
    SLICE_X3Y13          FDRE                                         r  pFSM/R_reg[3][3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDRE (Setup_fdre_C_D)       -0.242    14.852    pFSM/R_reg[3][3]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 pFSM/R_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/R_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.040ns (24.056%)  route 3.283ns (75.944%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    pFSM/CLK
    SLICE_X3Y12          FDRE                                         r  pFSM/R_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  pFSM/R_reg[3][1]/Q
                         net (fo=2, routed)           1.284     6.895    pFSM/R_reg_n_0_[3][1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.019 f  pFSM/outputReg[1]_i_1/O
                         net (fo=7, routed)           1.098     8.117    pFSM/outputReg[1]_i_1_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     8.241 r  pFSM/R[0][3]_i_7/O
                         net (fo=1, routed)           0.405     8.646    pFSM/R[0][3]_i_7_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.124     8.770 r  pFSM/R[0][3]_i_3/O
                         net (fo=1, routed)           0.000     8.770    pFSM/R[0][3]_i_3_n_0
    SLICE_X1Y12          MUXF7 (Prop_muxf7_I0_O)      0.212     8.982 r  pFSM/R_reg[0][3]_i_2/O
                         net (fo=4, routed)           0.496     9.478    pFSM/R_reg[0][3]_i_2_n_0
    SLICE_X2Y14          FDRE                                         r  pFSM/R_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    14.855    pFSM/CLK
    SLICE_X2Y14          FDRE                                         r  pFSM/R_reg[1][3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_D)       -0.206    14.888    pFSM/R_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 pFSM/R_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/R_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.040ns (24.395%)  route 3.223ns (75.605%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    pFSM/CLK
    SLICE_X3Y12          FDRE                                         r  pFSM/R_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  pFSM/R_reg[3][1]/Q
                         net (fo=2, routed)           1.284     6.895    pFSM/R_reg_n_0_[3][1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.019 r  pFSM/outputReg[1]_i_1/O
                         net (fo=7, routed)           0.627     7.646    pFSM/outputReg[1]_i_1_n_0
    SLICE_X3Y12          LUT2 (Prop_lut2_I0_O)        0.124     7.770 r  pFSM/R[0][1]_i_4/O
                         net (fo=1, routed)           0.667     8.437    pFSM/R[0][1]_i_4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.124     8.561 r  pFSM/R[0][1]_i_2/O
                         net (fo=1, routed)           0.000     8.561    pFSM/R[0][1]_i_2_n_0
    SLICE_X3Y12          MUXF7 (Prop_muxf7_I0_O)      0.212     8.773 r  pFSM/R_reg[0][1]_i_1/O
                         net (fo=4, routed)           0.646     9.418    pFSM/R_reg[0][1]_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  pFSM/R_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.515    14.856    pFSM/CLK
    SLICE_X2Y12          FDRE                                         r  pFSM/R_reg[2][1]/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y12          FDRE (Setup_fdre_C_D)       -0.220    14.878    pFSM/R_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 pFSM/R_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/R_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 1.040ns (25.796%)  route 2.992ns (74.204%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.634     5.155    pFSM/CLK
    SLICE_X3Y12          FDRE                                         r  pFSM/R_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  pFSM/R_reg[3][1]/Q
                         net (fo=2, routed)           1.284     6.895    pFSM/R_reg_n_0_[3][1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.019 r  pFSM/outputReg[1]_i_1/O
                         net (fo=7, routed)           0.627     7.646    pFSM/outputReg[1]_i_1_n_0
    SLICE_X3Y12          LUT2 (Prop_lut2_I0_O)        0.124     7.770 r  pFSM/R[0][1]_i_4/O
                         net (fo=1, routed)           0.667     8.437    pFSM/R[0][1]_i_4_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.124     8.561 r  pFSM/R[0][1]_i_2/O
                         net (fo=1, routed)           0.000     8.561    pFSM/R[0][1]_i_2_n_0
    SLICE_X3Y12          MUXF7 (Prop_muxf7_I0_O)      0.212     8.773 r  pFSM/R_reg[0][1]_i_1/O
                         net (fo=4, routed)           0.414     9.187    pFSM/R_reg[0][1]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  pFSM/R_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.515    14.856    pFSM/CLK
    SLICE_X3Y12          FDRE                                         r  pFSM/R_reg[3][1]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)       -0.256    14.864    pFSM/R_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  5.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 iFSM/btnDb/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iFSM/executingProgram_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.190ns (57.718%)  route 0.139ns (42.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    iFSM/btnDb/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  iFSM/btnDb/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  iFSM/btnDb/d_reg/Q
                         net (fo=3, routed)           0.139     1.754    iFSM/btnDb/btnExecute
    SLICE_X2Y13          LUT4 (Prop_lut4_I0_O)        0.049     1.803 r  iFSM/btnDb/executingProgram_i_1/O
                         net (fo=1, routed)           0.000     1.803    iFSM/btnDb_n_0
    SLICE_X2Y13          FDRE                                         r  iFSM/executingProgram_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    iFSM/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  iFSM/executingProgram_reg/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.131     1.620    iFSM/executingProgram_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 iFSM/btnDb/d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iFSM/execute_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.198%)  route 0.139ns (42.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    iFSM/btnDb/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  iFSM/btnDb/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  iFSM/btnDb/d_reg/Q
                         net (fo=3, routed)           0.139     1.754    iFSM/btnDb/btnExecute
    SLICE_X2Y13          LUT4 (Prop_lut4_I0_O)        0.045     1.799 r  iFSM/btnDb/execute_i_1/O
                         net (fo=1, routed)           0.000     1.799    iFSM/btnDb_n_1
    SLICE_X2Y13          FDRE                                         r  iFSM/execute_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    iFSM/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  iFSM/execute_reg/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121     1.610    iFSM/execute_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pFSM/R_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/outputReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.647%)  route 0.109ns (34.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    pFSM/CLK
    SLICE_X2Y14          FDRE                                         r  pFSM/R_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pFSM/R_reg[1][3]/Q
                         net (fo=3, routed)           0.109     1.747    pFSM/R_reg_n_0_[1][3]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.792 r  pFSM/outputReg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.792    pFSM/outputReg[3]_i_2_n_0
    SLICE_X1Y14          FDRE                                         r  pFSM/outputReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    pFSM/CLK
    SLICE_X1Y14          FDRE                                         r  pFSM/outputReg_reg[3]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.092     1.581    pFSM/outputReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 iFSM/btnDb/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iFSM/btnDb/d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    iFSM/btnDb/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  iFSM/btnDb/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  iFSM/btnDb/state_reg[0]/Q
                         net (fo=2, routed)           0.076     1.678    iFSM/btnDb/state[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.099     1.777 r  iFSM/btnDb/d_i_1/O
                         net (fo=1, routed)           0.000     1.777    iFSM/btnDb/d_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  iFSM/btnDb/d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    iFSM/btnDb/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  iFSM/btnDb/d_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.091     1.565    iFSM/btnDb/d_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 pFSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.196%)  route 0.150ns (41.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    pFSM/CLK
    SLICE_X2Y13          FDRE                                         r  pFSM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  pFSM/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.150     1.788    iFSM/in0[1]
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  iFSM/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    pFSM/instr_reg[7]
    SLICE_X2Y13          FDRE                                         r  pFSM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    pFSM/CLK
    SLICE_X2Y13          FDRE                                         r  pFSM/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121     1.595    pFSM/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 iFSM/btnDb/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iFSM/btnDb/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    iFSM/btnDb/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  iFSM/btnDb/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  iFSM/btnDb/state_reg[0]/Q
                         net (fo=2, routed)           0.134     1.736    iFSM/btnDb/state[0]
    SLICE_X0Y13          FDRE                                         r  iFSM/btnDb/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    iFSM/btnDb/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  iFSM/btnDb/state_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.017     1.491    iFSM/btnDb/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 iFSM/instr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.394%)  route 0.206ns (52.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    iFSM/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  iFSM/instr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  iFSM/instr_reg[0]/Q
                         net (fo=3, routed)           0.206     1.824    iFSM/R_reg[3][3][0]
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.869 r  iFSM/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    pFSM/instr_reg[0]
    SLICE_X2Y13          FDRE                                         r  pFSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    pFSM/CLK
    SLICE_X2Y13          FDRE                                         r  pFSM/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.120     1.609    pFSM/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 iFSM/execute_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pFSM/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.535%)  route 0.174ns (45.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    iFSM/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  iFSM/execute_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  iFSM/execute_reg/Q
                         net (fo=3, routed)           0.174     1.812    iFSM/execute
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  iFSM/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    pFSM/instr_reg[6]
    SLICE_X2Y13          FDRE                                         r  pFSM/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    pFSM/CLK
    SLICE_X2Y13          FDRE                                         r  pFSM/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121     1.595    pFSM/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 iFSM/programIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iFSM/programIndex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.184ns (48.287%)  route 0.197ns (51.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    iFSM/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  iFSM/programIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  iFSM/programIndex_reg[1]/Q
                         net (fo=9, routed)           0.197     1.812    iFSM/programIndex_reg_n_0_[1]
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.043     1.855 r  iFSM/programIndex[3]_i_2/O
                         net (fo=1, routed)           0.000     1.855    iFSM/programIndex[3]_i_2_n_0
    SLICE_X0Y14          FDRE                                         r  iFSM/programIndex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    iFSM/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  iFSM/programIndex_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.104     1.578    iFSM/programIndex_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 iFSM/programIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iFSM/programIndex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    iFSM/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  iFSM/programIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  iFSM/programIndex_reg[1]/Q
                         net (fo=9, routed)           0.208     1.823    iFSM/programIndex_reg_n_0_[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.042     1.865 r  iFSM/programIndex[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    iFSM/programIndex[1]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  iFSM/programIndex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    iFSM/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  iFSM/programIndex_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    iFSM/programIndex_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    iFSM/btnDb/d_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    iFSM/btnDb/state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    iFSM/btnDb/state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    iFSM/execute_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    iFSM/executingProgram_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    iFSM/instr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    iFSM/instr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    iFSM/instr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    iFSM/instr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    iFSM/btnDb/d_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    iFSM/btnDb/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    iFSM/btnDb/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    iFSM/execute_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    iFSM/executingProgram_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    iFSM/instr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    iFSM/instr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    iFSM/instr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    iFSM/instr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    iFSM/instr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    iFSM/btnDb/d_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    iFSM/btnDb/d_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    iFSM/btnDb/state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    iFSM/btnDb/state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    iFSM/btnDb/state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    iFSM/btnDb/state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    iFSM/execute_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    iFSM/execute_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    iFSM/executingProgram_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    iFSM/executingProgram_reg/C



