// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Fri Mar 10 09:11:09 2023
// Host        : DESKTOP-C3MDEKS running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_serial/ov5640_mnist_serial.srcs/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_sim_netlist.v
// Design      : system_axi_vdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_axi_vdma_0_0,axi_vdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vdma,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module system_axi_vdma_0_0
   (s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_frame_ptr_out,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    mm2s_introut);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S_ACLK, ASSOCIATED_BUSIF M_AXI_MM2S, FREQ_HZ 1.42857e+08, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S_ACLK, ASSOCIATED_BUSIF M_AXIS_MM2S, FREQ_HZ 1.42857e+08, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1" *) input m_axis_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 1e+08, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [8:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [8:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]mm2s_frame_ptr_out;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 1.42857e+08, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [31:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 1.42857e+08, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef" *) output [23:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [2:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER" *) output [0:0]m_axis_mm2s_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output mm2s_introut;

  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arcache;
  wire [7:0]m_axi_mm2s_arlen;
  wire [2:0]m_axi_mm2s_arprot;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_introut;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_bready_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_empty_UNCONNECTED;
  wire NLW_U0_mm2s_fsync_out_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_prmtr_update_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_almost_full_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_full_UNCONNECTED;
  wire NLW_U0_s2mm_fsync_out_UNCONNECTED;
  wire NLW_U0_s2mm_introut_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_prmtr_update_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_tready_UNCONNECTED;
  wire [63:0]NLW_U0_axi_vdma_tstvec_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_s2mm_wdata_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [5:0]NLW_U0_s2mm_frame_ptr_out_UNCONNECTED;

  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_DYNAMIC_RESOLUTION = "1" *) 
  (* C_ENABLE_DEBUG_ALL = "0" *) 
  (* C_ENABLE_DEBUG_INFO_0 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_1 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_11 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_12 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_14 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_15 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_3 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_4 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_6 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_7 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_9 = "0" *) 
  (* C_ENABLE_VERT_FLIP = "0" *) 
  (* C_ENABLE_VIDPRMTR_READS = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FLUSH_ON_FSYNC = "1" *) 
  (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "1" *) 
  (* C_INCLUDE_MM2S_SF = "0" *) 
  (* C_INCLUDE_S2MM = "0" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INSTANCE = "axi_vdma" *) 
  (* C_MM2S_GENLOCK_MODE = "0" *) 
  (* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) 
  (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
  (* C_MM2S_LINEBUFFER_THRESH = "4" *) 
  (* C_MM2S_MAX_BURST_LENGTH = "16" *) 
  (* C_MM2S_SOF_ENABLE = "1" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "24" *) 
  (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_FSTORES = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "1" *) 
  (* C_S2MM_GENLOCK_MODE = "0" *) 
  (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_S2MM_GENLOCK_REPEAT_EN = "1" *) 
  (* C_S2MM_LINEBUFFER_DEPTH = "512" *) 
  (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
  (* C_S2MM_MAX_BURST_LENGTH = "8" *) 
  (* C_S2MM_SOF_ENABLE = "1" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_FSYNC = "1" *) 
  (* C_USE_MM2S_FSYNC = "0" *) 
  (* C_USE_S2MM_FSYNC = "2" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  (* iptype = "PERIPHERAL" *) 
  (* run_ngcbuild = "TRUE" *) 
  system_axi_vdma_0_0_axi_vdma U0
       (.axi_resetn(axi_resetn),
        .axi_vdma_tstvec(NLW_U0_axi_vdma_tstvec_UNCONNECTED[63:0]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arcache(m_axi_mm2s_arcache),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(m_axi_mm2s_arprot),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(1'b0),
        .m_axi_s2mm_awaddr(NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED[31:0]),
        .m_axi_s2mm_awburst(NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1:0]),
        .m_axi_s2mm_awcache(NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen(NLW_U0_m_axi_s2mm_awlen_UNCONNECTED[7:0]),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(1'b0),
        .m_axi_s2mm_awsize(NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2:0]),
        .m_axi_s2mm_awvalid(NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED),
        .m_axi_s2mm_bready(NLW_U0_m_axi_s2mm_bready_UNCONNECTED),
        .m_axi_s2mm_bresp({1'b0,1'b0}),
        .m_axi_s2mm_bvalid(1'b0),
        .m_axi_s2mm_wdata(NLW_U0_m_axi_s2mm_wdata_UNCONNECTED[63:0]),
        .m_axi_s2mm_wlast(NLW_U0_m_axi_s2mm_wlast_UNCONNECTED),
        .m_axi_s2mm_wready(1'b0),
        .m_axi_s2mm_wstrb(NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED[7:0]),
        .m_axi_s2mm_wvalid(NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_buffer_almost_empty(NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED),
        .mm2s_buffer_empty(NLW_U0_mm2s_buffer_empty_UNCONNECTED),
        .mm2s_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_fsync(1'b0),
        .mm2s_fsync_out(NLW_U0_mm2s_fsync_out_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .mm2s_prmtr_update(NLW_U0_mm2s_prmtr_update_UNCONNECTED),
        .s2mm_buffer_almost_full(NLW_U0_s2mm_buffer_almost_full_UNCONNECTED),
        .s2mm_buffer_full(NLW_U0_s2mm_buffer_full_UNCONNECTED),
        .s2mm_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s2mm_frame_ptr_out(NLW_U0_s2mm_frame_ptr_out_UNCONNECTED[5:0]),
        .s2mm_fsync(1'b0),
        .s2mm_fsync_out(NLW_U0_s2mm_fsync_out_UNCONNECTED),
        .s2mm_introut(NLW_U0_s2mm_introut_UNCONNECTED),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_prmtr_update(NLW_U0_s2mm_prmtr_update_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aclk(1'b0),
        .s_axis_s2mm_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_tlast(1'b0),
        .s_axis_s2mm_tready(NLW_U0_s_axis_s2mm_tready_UNCONNECTED),
        .s_axis_s2mm_tuser(1'b0),
        .s_axis_s2mm_tvalid(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module system_axi_vdma_0_0_axi_datamover
   (m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    mm2s_halt_cmplt,
    sig_rst2all_stop_request,
    dm2linebuf_mm2s_tvalid,
    DIN,
    E,
    Q,
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ,
    m_axi_mm2s_rready,
    decerr_i,
    slverr_i,
    interr_i,
    datamover_idle_reg,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    out,
    m_axi_mm2s_aclk,
    halt_i_reg,
    m_axi_mm2s_rlast,
    cmnd_wr,
    mm2s_halt,
    p_59_out,
    p_61_out,
    sts_tready_reg,
    sig_dre_tvalid_i_reg,
    prmry_resetn_i_reg,
    m_axi_mm2s_rvalid,
    prmry_resetn_i_reg_0,
    FULL,
    p_27_out,
    m_axi_mm2s_rresp,
    \dmacr_i_reg[0] ,
    datamover_idle,
    fifo_wren,
    m_axi_mm2s_arready,
    in,
    m_axi_mm2s_rdata);
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output mm2s_halt_cmplt;
  output sig_rst2all_stop_request;
  output dm2linebuf_mm2s_tvalid;
  output [36:0]DIN;
  output [0:0]E;
  output [0:0]Q;
  output \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  output m_axi_mm2s_rready;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output datamover_idle_reg;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  input out;
  input m_axi_mm2s_aclk;
  input halt_i_reg;
  input m_axi_mm2s_rlast;
  input cmnd_wr;
  input mm2s_halt;
  input p_59_out;
  input p_61_out;
  input sts_tready_reg;
  input sig_dre_tvalid_i_reg;
  input prmry_resetn_i_reg;
  input m_axi_mm2s_rvalid;
  input prmry_resetn_i_reg_0;
  input FULL;
  input p_27_out;
  input [1:0]m_axi_mm2s_rresp;
  input [0:0]\dmacr_i_reg[0] ;
  input datamover_idle;
  input fifo_wren;
  input m_axi_mm2s_arready;
  input [48:0]in;
  input [31:0]m_axi_mm2s_rdata;

  wire [36:0]DIN;
  wire [0:0]E;
  wire FULL;
  wire \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i;
  wire dm2linebuf_mm2s_tvalid;
  wire [0:0]\dmacr_i_reg[0] ;
  wire fifo_wren;
  wire halt_i_reg;
  wire [48:0]in;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire p_27_out;
  wire p_59_out;
  wire p_61_out;
  wire prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire sig_dre_tvalid_i_reg;
  wire sig_rst2all_stop_request;
  wire slverr_i;
  wire sts_tready_reg;

  system_axi_vdma_0_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.DIN(DIN),
        .E(E),
        .FULL(FULL),
        .\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] (\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .decerr_i(decerr_i),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .fifo_wren(fifo_wren),
        .halt_i_reg(halt_i_reg),
        .in(in),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .p_27_out(p_27_out),
        .p_59_out(p_59_out),
        .p_61_out(p_61_out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmry_resetn_i_reg_0(prmry_resetn_i_reg_0),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .slverr_i(slverr_i),
        .sts_tready_reg(sts_tready_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module system_axi_vdma_0_0_axi_datamover_addr_cntl
   (out,
    sig_addr_reg_empty,
    sig_addr2rsc_calc_error,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_wr_fifo,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    sig_stream_rst,
    sig_init_reg,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_data2addr_stop_req,
    sig_mstr2addr_cmd_valid,
    m_axi_mm2s_arready,
    in);
  output out;
  output sig_addr_reg_empty;
  output sig_addr2rsc_calc_error;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_wr_fifo;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  input sig_stream_rst;
  input sig_init_reg;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_data2addr_stop_req;
  input sig_mstr2addr_cmd_valid;
  input m_axi_mm2s_arready;
  input [37:0]in;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [50:4]p_1_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi;
  system_axi_vdma_0_0_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45],p_1_out[39:4]}),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_init_done_reg_1(sig_init_done_reg_0),
        .sig_init_done_reg_2(sig_init_done_reg_1),
        .sig_init_reg(sig_init_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(m_axi_mm2s_arvalid),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_mm2s_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[36]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[37]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[38]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[39]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .D(p_1_out[45]),
        .Q(m_axi_mm2s_arsize),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module system_axi_vdma_0_0_axi_datamover_cmd_status
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_init_done,
    sig_init_done_0,
    sig_inhibit_rdy_n,
    E,
    Q,
    FIFO_Full_reg,
    decerr_i,
    slverr_i,
    interr_i,
    out,
    sig_calc_error_reg_reg,
    sig_rd_sts_slverr_reg_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_init_reg2_reg,
    sig_init_reg2_reg_0,
    cmnd_wr,
    mm2s_halt,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_59_out,
    p_61_out,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    in,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \s_axis_cmd_tdata_reg[63] ,
    sig_rd_sts_slverr_reg_reg_0);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_init_done;
  output sig_init_done_0;
  output sig_inhibit_rdy_n;
  output [0:0]E;
  output [0:0]Q;
  output [0:0]FIFO_Full_reg;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output [50:0]out;
  output sig_calc_error_reg_reg;
  output sig_rd_sts_slverr_reg_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_init_reg2_reg;
  input sig_init_reg2_reg_0;
  input cmnd_wr;
  input mm2s_halt;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_59_out;
  input p_61_out;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input [0:0]in;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;

  wire [0:0]E;
  wire [0:0]FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire decerr_i;
  wire [0:0]in;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [50:0]out;
  wire p_59_out;
  wire p_61_out;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_reg2_reg;
  wire sig_init_reg2_reg_0;
  wire sig_input_reg_empty;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;
  wire slverr_i;
  wire sts_tready_reg;

  system_axi_vdma_0_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (sig_inhibit_rdy_n),
        .Q(FIFO_Full_reg),
        .decerr_i(decerr_i),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_61_out(p_61_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_reg2_reg(sig_init_reg2_reg_0),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg),
        .sig_rd_sts_slverr_reg_reg_0(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst),
        .slverr_i(slverr_i),
        .sts_tready_reg(sts_tready_reg));
  system_axi_vdma_0_0_axi_datamover_fifo I_CMD_FIFO
       (.E(E),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .p_59_out(p_59_out),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_init_done(sig_init_done),
        .sig_init_reg2_reg(sig_init_reg2_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_vdma_0_0_axi_datamover_fifo
   (sig_init_done,
    E,
    Q,
    out,
    sig_calc_error_reg_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_init_reg2_reg,
    cmnd_wr,
    mm2s_halt,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_59_out,
    in,
    \s_axis_cmd_tdata_reg[63] );
  output sig_init_done;
  output [0:0]E;
  output [0:0]Q;
  output [50:0]out;
  output sig_calc_error_reg_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_init_reg2_reg;
  input cmnd_wr;
  input mm2s_halt;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_59_out;
  input [0:0]in;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire cmnd_wr;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [50:0]out;
  wire p_59_out;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__2_n_0;
  wire sig_init_done;
  wire sig_init_reg2_reg;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;

  system_axi_vdma_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.E(E),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .p_59_out(p_59_out),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__2
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__2_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg2_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_vdma_0_0_axi_datamover_fifo__parameterized0
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_init_done_0,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    Q,
    decerr_i,
    slverr_i,
    interr_i,
    sig_rd_sts_slverr_reg_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_init_reg2_reg,
    p_61_out,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_sts_slverr_reg_reg_0);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_init_done_0;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  output [0:0]Q;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output sig_rd_sts_slverr_reg_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_init_reg2_reg;
  input p_61_out;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;

  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]Q;
  wire decerr_i;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire p_61_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done_0;
  wire sig_init_reg2_reg;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire slverr_i;
  wire sts_tready_reg;

  system_axi_vdma_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .decerr_i(decerr_i),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_61_out(p_61_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg),
        .sig_rd_sts_slverr_reg_reg_0(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst),
        .slverr_i(slverr_i),
        .sts_tready_reg(sts_tready_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg2_reg),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_vdma_0_0_axi_datamover_fifo__parameterized1
   (sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sel,
    sig_calc_error_reg_reg,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sig_stream_rst,
    sig_init_reg,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_data2addr_stop_req,
    sig_addr_reg_empty_reg,
    sig_mstr2addr_cmd_valid,
    in);
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output sel;
  output sig_calc_error_reg_reg;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  output sig_posted_to_axi_2_reg;
  input sig_stream_rst;
  input sig_init_reg;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty_reg;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sel;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_i_1__1_n_0;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_stream_rst;

  system_axi_vdma_0_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_calc_error_reg_reg_0(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done_2),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_0),
        .O(sig_init_done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_2),
        .O(sig_init_done_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_1),
        .O(sig_init_done_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__1_n_0),
        .Q(sig_init_done_2),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_vdma_0_0_axi_datamover_fifo__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ,
    sig_next_cmd_cmplt_reg_reg,
    out,
    sig_first_dbeat_reg,
    sel,
    D,
    E,
    sig_ld_new_cmd_reg_reg,
    sig_last_mmap_dbeat_reg_reg,
    sig_last_dbeat_reg,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_init_reg2_reg,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ,
    \sig_dbeat_cntr_reg[1] ,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2data_cmd_valid,
    Q,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    \sig_dbeat_cntr_reg[3] ,
    sig_flush_db1_reg,
    sig_ld_new_cmd_reg,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_0,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    sig_data2rsc_valid,
    sig_dqual_reg_full,
    \sig_dbeat_cntr_reg[2] ,
    p_7_out,
    m_axi_mm2s_rlast,
    sig_rdc2dre_new_align,
    \sig_dbeat_cntr_reg[1]_0 ,
    \sig_dbeat_cntr_reg[2]_0 ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  output sig_next_cmd_cmplt_reg_reg;
  output [13:0]out;
  output sig_first_dbeat_reg;
  output sel;
  output [7:0]D;
  output [0:0]E;
  output sig_ld_new_cmd_reg_reg;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_last_dbeat_reg;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_init_reg2_reg;
  input \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  input \sig_dbeat_cntr_reg[1] ;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_flush_db1_reg;
  input sig_ld_new_cmd_reg;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_0;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_data2rsc_valid;
  input sig_dqual_reg_full;
  input \sig_dbeat_cntr_reg[2] ;
  input p_7_out;
  input m_axi_mm2s_rlast;
  input sig_rdc2dre_new_align;
  input \sig_dbeat_cntr_reg[1]_0 ;
  input \sig_dbeat_cntr_reg[2]_0 ;
  input [18:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [7:0]Q;
  wire [18:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire [13:0]out;
  wire p_7_out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[1] ;
  wire \sig_dbeat_cntr_reg[1]_0 ;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[2]_0 ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_flush_db1_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_i_1__1_n_0;
  wire sig_init_done;
  wire sig_init_reg2_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rdc2dre_new_align;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  system_axi_vdma_0_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .out(out),
        .p_7_out(p_7_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[1] (\sig_dbeat_cntr_reg[1] ),
        .\sig_dbeat_cntr_reg[1]_0 (\sig_dbeat_cntr_reg[1]_0 ),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[2]_0 (\sig_dbeat_cntr_reg[2]_0 ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_flush_db1_reg(sig_flush_db1_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .\sig_next_dre_src_align_reg_reg[1] (sel),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rdc2dre_new_align(sig_rdc2dre_new_align),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg2_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_dre" *) 
module system_axi_vdma_0_0_axi_datamover_mm2s_dre
   (dm2linebuf_mm2s_tvalid,
    sig_flush_db1,
    DIN,
    sig_input_accept59_out,
    m_axi_mm2s_rready,
    sig_pop_dqual_reg14_out,
    sig_last_mmap_dbeat_reg_reg,
    \sig_next_strt_strb_reg_reg[0] ,
    sig_dest_align_i,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_dre_tvalid_i_reg_0,
    sig_coelsc_reg_full_reg,
    sig_data2addr_stop_req,
    sig_coelsc_reg_full_reg_0,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    prmry_resetn_i_reg,
    mm2s_halt,
    FULL,
    p_27_out,
    sig_next_sequential_reg_reg,
    sig_next_eof_reg_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    fifo_wren,
    sig_push_dqual_reg17_out,
    sig_rdc2dre_use_autodest,
    \sig_next_dre_src_align_reg_reg[0] ,
    sig_rdc2dre_new_align,
    Q,
    SR,
    E,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_halt_reg_reg,
    sig_next_eof_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    sig_halt_reg_reg_0,
    sig_next_eof_reg_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1,
    sig_halt_reg_reg_1,
    sig_halt_reg_reg_2);
  output dm2linebuf_mm2s_tvalid;
  output sig_flush_db1;
  output [36:0]DIN;
  output sig_input_accept59_out;
  output m_axi_mm2s_rready;
  output sig_pop_dqual_reg14_out;
  output sig_last_mmap_dbeat_reg_reg;
  output \sig_next_strt_strb_reg_reg[0] ;
  output [1:0]sig_dest_align_i;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_dre_tvalid_i_reg_0;
  input sig_coelsc_reg_full_reg;
  input sig_data2addr_stop_req;
  input sig_coelsc_reg_full_reg_0;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input prmry_resetn_i_reg;
  input mm2s_halt;
  input FULL;
  input p_27_out;
  input sig_next_sequential_reg_reg;
  input sig_next_eof_reg_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input fifo_wren;
  input sig_push_dqual_reg17_out;
  input sig_rdc2dre_use_autodest;
  input \sig_next_dre_src_align_reg_reg[0] ;
  input sig_rdc2dre_new_align;
  input [0:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input [9:0]D;
  input [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input [0:0]sig_halt_reg_reg;
  input [9:0]sig_next_eof_reg_reg_0;
  input [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  input [0:0]sig_halt_reg_reg_0;
  input [9:0]sig_next_eof_reg_reg_1;
  input [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  input [0:0]sig_halt_reg_reg_1;
  input [9:0]sig_halt_reg_reg_2;

  wire [9:0]D;
  wire [36:0]DIN;
  wire [0:0]E;
  wire FULL;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ;
  wire [9:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ;
  wire [9:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 ;
  wire [9:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire dm2linebuf_mm2s_tvalid;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rvalid;
  wire mm2s_halt;
  wire p_0_in31_in;
  wire p_16_out;
  wire p_20_out;
  wire p_24_out;
  wire p_27_out;
  wire p_28_out;
  wire p_32_out;
  wire p_36_out;
  wire p_40_out;
  wire prmry_resetn_i_reg;
  wire sig_advance_pipe_data58_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  wire sig_coelsc_reg_full_reg;
  wire sig_coelsc_reg_full_reg_0;
  wire sig_data2addr_stop_req;
  wire [9:0]\sig_delay_mux_bus[0]_11 ;
  wire [8:8]\sig_delay_mux_bus[0]_8 ;
  wire [8:8]\sig_delay_mux_bus[1]_0 ;
  wire [9:0]\sig_delay_mux_bus[1]_10 ;
  wire [1:0]sig_dest_align_i;
  wire sig_dre_tvalid_i_i_1_n_0;
  wire sig_dre_tvalid_i_i_2_n_0;
  wire sig_dre_tvalid_i_i_3_n_0;
  wire sig_dre_tvalid_i_i_4_n_0;
  wire sig_dre_tvalid_i_i_5_n_0;
  wire sig_dre_tvalid_i_reg_0;
  wire sig_enable_input_rdy;
  wire [7:0]\sig_final_mux_bus[0]_4 ;
  wire [8:8]\sig_final_mux_bus[0]_5 ;
  wire [8:8]\sig_final_mux_bus[1]_2 ;
  wire [7:0]\sig_final_mux_bus[1]_9 ;
  wire [7:0]\sig_final_mux_bus[2]_6 ;
  wire [8:8]\sig_final_mux_bus[2]_7 ;
  wire [7:0]\sig_final_mux_bus[3]_3 ;
  wire sig_flush_db1;
  wire sig_flush_db1_i_1_n_0;
  wire sig_flush_db1_i_3_n_0;
  wire sig_flush_db2;
  wire sig_flush_db2_i_1_n_0;
  wire [0:0]sig_halt_reg_reg;
  wire [0:0]sig_halt_reg_reg_0;
  wire [0:0]sig_halt_reg_reg_1;
  wire [9:0]sig_halt_reg_reg_2;
  wire sig_input_accept59_out;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_next_cmd_cmplt_reg_i_5_n_0;
  wire \sig_next_dre_src_align_reg_reg[0] ;
  wire sig_next_eof_reg_reg;
  wire [9:0]sig_next_eof_reg_reg_0;
  wire [9:0]sig_next_eof_reg_reg_1;
  wire sig_next_sequential_reg_reg;
  wire \sig_next_strt_strb_reg_reg[0] ;
  wire [8:8]\sig_pass_mux_bus[3]_1 ;
  wire sig_pop_dqual_reg14_out;
  wire sig_push_dqual_reg17_out;
  wire sig_rdc2dre_new_align;
  wire sig_rdc2dre_use_autodest;
  wire [1:0]sig_shift_case_reg;
  wire sig_stream_rst;
  wire sig_tlast_out_i_1_n_0;

  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [0]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [0]),
        .O(\sig_delay_mux_bus[0]_11 [0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [1]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [1]),
        .O(\sig_delay_mux_bus[0]_11 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [2]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [2]),
        .O(\sig_delay_mux_bus[0]_11 [2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [3]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [3]),
        .O(\sig_delay_mux_bus[0]_11 [3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [4]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [4]),
        .O(\sig_delay_mux_bus[0]_11 [4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [5]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [5]),
        .O(\sig_delay_mux_bus[0]_11 [5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [6]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [6]),
        .O(\sig_delay_mux_bus[0]_11 [6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [7]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [7]),
        .O(\sig_delay_mux_bus[0]_11 [7]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hE2CCE200)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(p_0_in31_in),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [8]),
        .O(\sig_delay_mux_bus[0]_8 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .I1(sig_advance_pipe_data58_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA808A0A0A8080000)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2 
       (.I0(sig_advance_pipe_data58_out),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(p_0_in31_in),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [8]),
        .O(p_40_out));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [9]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [9]),
        .O(\sig_delay_mux_bus[0]_11 [9]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h1D331DFF)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [8]),
        .I1(sig_shift_case_reg[0]),
        .I2(p_0_in31_in),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h44404444)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5 
       (.I0(sig_dre_tvalid_i_reg_0),
        .I1(sig_enable_input_rdy),
        .I2(sig_flush_db2),
        .I3(sig_flush_db1),
        .I4(sig_coelsc_reg_full_reg),
        .O(sig_advance_pipe_data58_out));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_11 [0]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [0]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_11 [1]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [1]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_11 [2]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [2]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_11 [3]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [3]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_11 [4]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [4]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_11 [5]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [5]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_11 [6]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [6]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_11 [7]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [7]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_8 ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [8]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_11 [9]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [9]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [0]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .O(\sig_delay_mux_bus[1]_10 [0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [1]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .O(\sig_delay_mux_bus[1]_10 [1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [2]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .O(\sig_delay_mux_bus[1]_10 [2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [3]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .O(\sig_delay_mux_bus[1]_10 [3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [4]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .O(\sig_delay_mux_bus[1]_10 [4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [5]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .O(\sig_delay_mux_bus[1]_10 [5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [6]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .O(\sig_delay_mux_bus[1]_10 [6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [7]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .O(\sig_delay_mux_bus[1]_10 [7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1 
       (.I0(p_0_in31_in),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [8]),
        .O(\sig_delay_mux_bus[1]_0 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [8]),
        .I1(sig_shift_case_reg[0]),
        .I2(p_0_in31_in),
        .I3(sig_advance_pipe_data58_out),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2 
       (.I0(sig_advance_pipe_data58_out),
        .I1(p_0_in31_in),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [8]),
        .O(p_36_out));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [9]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .O(\sig_delay_mux_bus[1]_10 [9]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_10 [0]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [0]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_10 [1]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [1]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_10 [2]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [2]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_10 [3]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [3]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_10 [4]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [4]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_10 [5]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [5]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_10 [6]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [6]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_10 [7]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [7]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_0 ),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [8]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_10 [9]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [9]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1 
       (.I0(p_0_in31_in),
        .I1(sig_advance_pipe_data58_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2 
       (.I0(p_0_in31_in),
        .I1(sig_advance_pipe_data58_out),
        .O(p_32_out));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [0]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [1]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [2]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [3]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [4]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [5]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [6]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [7]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(p_0_in31_in),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [8]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [9]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_0),
        .D(sig_next_eof_reg_reg_1[0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [0]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_0),
        .D(sig_next_eof_reg_reg_1[1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [1]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_0),
        .D(sig_next_eof_reg_reg_1[2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [2]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_0),
        .D(sig_next_eof_reg_reg_1[3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [3]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_0),
        .D(sig_next_eof_reg_reg_1[4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [4]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_0),
        .D(sig_next_eof_reg_reg_1[5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [5]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_0),
        .D(sig_next_eof_reg_reg_1[6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [6]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_0),
        .D(sig_next_eof_reg_reg_1[7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [7]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_0),
        .D(sig_next_eof_reg_reg_1[8]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [8]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_0),
        .D(sig_next_eof_reg_reg_1[9]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [9]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg),
        .D(sig_next_eof_reg_reg_0[0]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [0]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg),
        .D(sig_next_eof_reg_reg_0[1]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [1]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg),
        .D(sig_next_eof_reg_reg_0[2]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [2]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg),
        .D(sig_next_eof_reg_reg_0[3]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [3]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg),
        .D(sig_next_eof_reg_reg_0[4]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [4]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg),
        .D(sig_next_eof_reg_reg_0[5]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [5]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg),
        .D(sig_next_eof_reg_reg_0[6]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [6]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg),
        .D(sig_next_eof_reg_reg_0[7]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [7]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg),
        .D(sig_next_eof_reg_reg_0[8]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [8]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg),
        .D(sig_next_eof_reg_reg_0[9]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [9]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [0]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [1]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [2]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [3]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [4]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [5]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [6]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [7]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [8]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [9]),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_1),
        .D(sig_halt_reg_reg_2[0]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_1),
        .D(sig_halt_reg_reg_2[1]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_1),
        .D(sig_halt_reg_reg_2[2]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_1),
        .D(sig_halt_reg_reg_2[3]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_1),
        .D(sig_halt_reg_reg_2[4]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_1),
        .D(sig_halt_reg_reg_2[5]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_1),
        .D(sig_halt_reg_reg_2[6]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_1),
        .D(sig_halt_reg_reg_2[7]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_1),
        .D(sig_halt_reg_reg_2[8]),
        .Q(p_0_in31_in),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_halt_reg_reg_1),
        .D(sig_halt_reg_reg_2[9]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1 
       (.I0(sig_dest_align_i[0]),
        .I1(Q),
        .I2(sig_rdc2dre_new_align),
        .I3(sig_input_accept59_out),
        .I4(sig_shift_case_reg[0]),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h00A000A8)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_2 
       (.I0(sig_rdc2dre_use_autodest),
        .I1(DIN[32]),
        .I2(DIN[34]),
        .I3(DIN[35]),
        .I4(DIN[33]),
        .O(sig_dest_align_i[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1 
       (.I0(\sig_next_dre_src_align_reg_reg[0] ),
        .I1(sig_rdc2dre_new_align),
        .I2(sig_input_accept59_out),
        .I3(sig_shift_case_reg[1]),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3 
       (.I0(sig_flush_db2),
        .I1(sig_flush_db1),
        .I2(sig_enable_input_rdy),
        .I3(sig_dre_tvalid_i_reg_0),
        .I4(sig_coelsc_reg_full_reg),
        .O(sig_input_accept59_out));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0A08)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_4 
       (.I0(sig_rdc2dre_use_autodest),
        .I1(DIN[33]),
        .I2(DIN[35]),
        .I3(DIN[34]),
        .O(sig_dest_align_i[1]));
  FDRE \GEN_MUXFARM_32.sig_shift_case_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ),
        .Q(sig_shift_case_reg[0]),
        .R(sig_stream_rst));
  FDRE \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ),
        .Q(sig_shift_case_reg[1]),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [0]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [0]),
        .O(\sig_final_mux_bus[0]_4 [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [1]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [1]),
        .O(\sig_final_mux_bus[0]_4 [1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [2]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [2]),
        .O(\sig_final_mux_bus[0]_4 [2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [3]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [3]),
        .O(\sig_final_mux_bus[0]_4 [3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [4]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [4]),
        .O(\sig_final_mux_bus[0]_4 [4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [5]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [5]),
        .O(\sig_final_mux_bus[0]_4 [5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [6]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [6]),
        .O(\sig_final_mux_bus[0]_4 [6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [7]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [7]),
        .O(\sig_final_mux_bus[0]_4 [7]));
  LUT6 #(
    .INIT(64'h01FD0000FFFFFFFF)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [8]),
        .I4(fifo_wren),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888A8880)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2 
       (.I0(sig_advance_pipe_data58_out),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [8]),
        .O(p_28_out));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [8]),
        .O(\sig_final_mux_bus[0]_5 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_4 [0]),
        .Q(DIN[0]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_4 [1]),
        .Q(DIN[1]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_4 [2]),
        .Q(DIN[2]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_4 [3]),
        .Q(DIN[3]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_4 [4]),
        .Q(DIN[4]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_4 [5]),
        .Q(DIN[5]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_4 [6]),
        .Q(DIN[6]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_4 [7]),
        .Q(DIN[7]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_5 ),
        .Q(DIN[32]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [0]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [0]),
        .O(\sig_final_mux_bus[1]_9 [0]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [1]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [1]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [1]),
        .O(\sig_final_mux_bus[1]_9 [1]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [2]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [2]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [2]),
        .O(\sig_final_mux_bus[1]_9 [2]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [3]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [3]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [3]),
        .O(\sig_final_mux_bus[1]_9 [3]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [4]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [4]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [4]),
        .O(\sig_final_mux_bus[1]_9 [4]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [5]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [5]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [5]),
        .O(\sig_final_mux_bus[1]_9 [5]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [6]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [6]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [6]),
        .O(\sig_final_mux_bus[1]_9 [6]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [7]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [7]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [7]),
        .O(\sig_final_mux_bus[1]_9 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1 
       (.I0(\sig_final_mux_bus[1]_2 ),
        .I1(fifo_wren),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA822A02A8802800)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2 
       (.I0(sig_advance_pipe_data58_out),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [8]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [8]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [8]),
        .O(p_24_out));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hCCF0F0AA)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [8]),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [8]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .O(\sig_final_mux_bus[1]_2 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_9 [0]),
        .Q(DIN[8]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_9 [1]),
        .Q(DIN[9]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_9 [2]),
        .Q(DIN[10]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_9 [3]),
        .Q(DIN[11]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_9 [4]),
        .Q(DIN[12]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_9 [5]),
        .Q(DIN[13]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_9 [6]),
        .Q(DIN[14]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_9 [7]),
        .Q(DIN[15]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_2 ),
        .Q(DIN[33]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [0]),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [0]),
        .O(\sig_final_mux_bus[2]_6 [0]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [1]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [1]),
        .O(\sig_final_mux_bus[2]_6 [1]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [2]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [2]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [2]),
        .O(\sig_final_mux_bus[2]_6 [2]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [3]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [3]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [3]),
        .O(\sig_final_mux_bus[2]_6 [3]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [4]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [4]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [4]),
        .O(\sig_final_mux_bus[2]_6 [4]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [5]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [5]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [5]),
        .O(\sig_final_mux_bus[2]_6 [5]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [6]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [6]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [6]),
        .O(\sig_final_mux_bus[2]_6 [6]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [7]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [7]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [7]),
        .O(\sig_final_mux_bus[2]_6 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1 
       (.I0(\sig_final_mux_bus[2]_7 ),
        .I1(fifo_wren),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2 
       (.I0(sig_advance_pipe_data58_out),
        .I1(\sig_final_mux_bus[2]_7 ),
        .O(p_20_out));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [8]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [8]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [8]),
        .O(\sig_final_mux_bus[2]_7 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_6 [0]),
        .Q(DIN[16]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_6 [1]),
        .Q(DIN[17]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_6 [2]),
        .Q(DIN[18]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_6 [3]),
        .Q(DIN[19]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_6 [4]),
        .Q(DIN[20]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_6 [5]),
        .Q(DIN[21]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_6 [6]),
        .Q(DIN[22]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_6 [7]),
        .Q(DIN[23]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_7 ),
        .Q(DIN[34]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [0]),
        .O(\sig_final_mux_bus[3]_3 [0]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [1]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [1]),
        .O(\sig_final_mux_bus[3]_3 [1]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [2]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [2]),
        .O(\sig_final_mux_bus[3]_3 [2]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [3]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [3]),
        .O(\sig_final_mux_bus[3]_3 [3]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [4]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [4]),
        .O(\sig_final_mux_bus[3]_3 [4]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [5]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [5]),
        .O(\sig_final_mux_bus[3]_3 [5]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [6]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [6]),
        .O(\sig_final_mux_bus[3]_3 [6]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [7]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [7]),
        .O(\sig_final_mux_bus[3]_3 [7]));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ),
        .I1(fifo_wren),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2 
       (.I0(sig_advance_pipe_data58_out),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ),
        .O(p_16_out));
  LUT6 #(
    .INIT(64'hFFE2CCE233E200E2)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3 
       (.I0(p_0_in31_in),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [8]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [8]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [8]),
        .O(\sig_pass_mux_bus[3]_1 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [8]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [8]),
        .I4(sig_shift_case_reg[0]),
        .I5(p_0_in31_in),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_3 [0]),
        .Q(DIN[24]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_3 [1]),
        .Q(DIN[25]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_3 [2]),
        .Q(DIN[26]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_3 [3]),
        .Q(DIN[27]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_3 [4]),
        .Q(DIN[28]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_3 [5]),
        .Q(DIN[29]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_3 [6]),
        .Q(DIN[30]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_3 [7]),
        .Q(DIN[31]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_pass_mux_bus[3]_1 ),
        .Q(DIN[35]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0004)) 
    m_axi_mm2s_rready_INST_0
       (.I0(sig_dre_tvalid_i_reg_0),
        .I1(sig_enable_input_rdy),
        .I2(sig_flush_db1),
        .I3(sig_flush_db2),
        .I4(sig_data2addr_stop_req),
        .I5(sig_coelsc_reg_full_reg_0),
        .O(m_axi_mm2s_rready));
  LUT6 #(
    .INIT(64'h3F003F000000AA00)) 
    sig_dre_tvalid_i_i_1
       (.I0(dm2linebuf_mm2s_tvalid),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ),
        .I2(sig_dre_tvalid_i_i_2_n_0),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(fifo_wren),
        .I5(sig_advance_pipe_data58_out),
        .O(sig_dre_tvalid_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h0040004000405555)) 
    sig_dre_tvalid_i_i_2
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_14 [9]),
        .I1(sig_dre_tvalid_i_i_3_n_0),
        .I2(sig_dre_tvalid_i_i_4_n_0),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_15 [9]),
        .I5(sig_dre_tvalid_i_i_5_n_0),
        .O(sig_dre_tvalid_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_dre_tvalid_i_i_3
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [9]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [9]),
        .O(sig_dre_tvalid_i_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_dre_tvalid_i_i_4
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .O(sig_dre_tvalid_i_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFF0EEEEFCFCFFFF)) 
    sig_dre_tvalid_i_i_5
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_17 [9]),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_16 [9]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_13 [9]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_12 [9]),
        .I4(sig_shift_case_reg[1]),
        .I5(sig_shift_case_reg[0]),
        .O(sig_dre_tvalid_i_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_tvalid_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_dre_tvalid_i_i_1_n_0),
        .Q(dm2linebuf_mm2s_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_enable_input_rdy_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_enable_input_rdy),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    sig_flush_db1_i_1
       (.I0(sig_flush_db1),
        .I1(sig_input_accept59_out),
        .I2(m_axi_mm2s_rlast),
        .I3(sig_next_sequential_reg_reg),
        .I4(sig_next_eof_reg_reg),
        .I5(sig_flush_db1_i_3_n_0),
        .O(sig_flush_db1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    sig_flush_db1_i_3
       (.I0(sig_dre_tvalid_i_reg_0),
        .I1(sig_flush_db2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_flush_db1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_flush_db1_i_1_n_0),
        .Q(sig_flush_db1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hC008)) 
    sig_flush_db2_i_1
       (.I0(sig_flush_db1),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_flush_db2),
        .I3(sig_dre_tvalid_i_reg_0),
        .O(sig_flush_db2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_flush_db2_i_1_n_0),
        .Q(sig_flush_db2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(sig_last_mmap_dbeat_reg_reg),
        .O(sig_pop_dqual_reg14_out));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(sig_last_mmap_dbeat_reg_reg),
        .I2(sig_push_dqual_reg17_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_strt_strb_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FF020000)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(sig_next_cmd_cmplt_reg_i_5_n_0),
        .I1(sig_flush_db1),
        .I2(sig_flush_db2),
        .I3(sig_data2addr_stop_req),
        .I4(m_axi_mm2s_rvalid),
        .I5(sig_coelsc_reg_full_reg_0),
        .O(sig_last_mmap_dbeat_reg_reg));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    sig_next_cmd_cmplt_reg_i_5
       (.I0(sig_enable_input_rdy),
        .I1(prmry_resetn_i_reg),
        .I2(mm2s_halt),
        .I3(FULL),
        .I4(p_27_out),
        .I5(dm2linebuf_mm2s_tvalid),
        .O(sig_next_cmd_cmplt_reg_i_5_n_0));
  LUT5 #(
    .INIT(32'h303000A0)) 
    sig_tlast_out_i_1
       (.I0(DIN[36]),
        .I1(sig_dre_tvalid_i_i_2_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(fifo_wren),
        .I4(sig_advance_pipe_data58_out),
        .O(sig_tlast_out_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_tlast_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_tlast_out_i_1_n_0),
        .Q(DIN[36]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module system_axi_vdma_0_0_axi_datamover_mm2s_full_wrap
   (m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    mm2s_halt_cmplt,
    sig_rst2all_stop_request,
    dm2linebuf_mm2s_tvalid,
    DIN,
    E,
    Q,
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ,
    m_axi_mm2s_rready,
    decerr_i,
    slverr_i,
    interr_i,
    datamover_idle_reg,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    out,
    m_axi_mm2s_aclk,
    halt_i_reg,
    m_axi_mm2s_rlast,
    cmnd_wr,
    mm2s_halt,
    p_59_out,
    p_61_out,
    sts_tready_reg,
    sig_dre_tvalid_i_reg,
    prmry_resetn_i_reg,
    m_axi_mm2s_rvalid,
    prmry_resetn_i_reg_0,
    FULL,
    p_27_out,
    m_axi_mm2s_rresp,
    \dmacr_i_reg[0] ,
    datamover_idle,
    fifo_wren,
    m_axi_mm2s_arready,
    in,
    m_axi_mm2s_rdata);
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output mm2s_halt_cmplt;
  output sig_rst2all_stop_request;
  output dm2linebuf_mm2s_tvalid;
  output [36:0]DIN;
  output [0:0]E;
  output [0:0]Q;
  output \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  output m_axi_mm2s_rready;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output datamover_idle_reg;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  input out;
  input m_axi_mm2s_aclk;
  input halt_i_reg;
  input m_axi_mm2s_rlast;
  input cmnd_wr;
  input mm2s_halt;
  input p_59_out;
  input p_61_out;
  input sts_tready_reg;
  input sig_dre_tvalid_i_reg;
  input prmry_resetn_i_reg;
  input m_axi_mm2s_rvalid;
  input prmry_resetn_i_reg_0;
  input FULL;
  input p_27_out;
  input [1:0]m_axi_mm2s_rresp;
  input [0:0]\dmacr_i_reg[0] ;
  input datamover_idle;
  input fifo_wren;
  input m_axi_mm2s_arready;
  input [48:0]in;
  input [31:0]m_axi_mm2s_rdata;

  wire [36:0]DIN;
  wire [0:0]E;
  wire FULL;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_42 ;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_43 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  wire I_ADDR_CNTL_n_6;
  wire I_ADDR_CNTL_n_7;
  wire I_ADDR_CNTL_n_8;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_CMD_FIFO/sig_rd_empty ;
  wire I_CMD_STATUS_n_0;
  wire I_CMD_STATUS_n_61;
  wire I_CMD_STATUS_n_62;
  wire I_MSTR_PCC_n_45;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_13;
  wire I_RD_DATA_CNTL_n_14;
  wire I_RD_DATA_CNTL_n_18;
  wire I_RD_DATA_CNTL_n_26;
  wire I_RD_DATA_CNTL_n_27;
  wire I_RD_DATA_CNTL_n_28;
  wire I_RD_DATA_CNTL_n_30;
  wire I_RD_DATA_CNTL_n_31;
  wire I_RD_DATA_CNTL_n_32;
  wire I_RD_DATA_CNTL_n_33;
  wire I_RESET_n_4;
  wire I_RESET_n_5;
  wire I_RESET_n_8;
  wire [0:0]Q;
  wire cmnd_wr;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i;
  wire dm2linebuf_mm2s_tvalid;
  wire [0:0]\dmacr_i_reg[0] ;
  wire fifo_wren;
  wire halt_i_reg;
  wire [48:0]in;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire mm2s_err;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire p_15_out;
  wire p_27_out;
  wire p_44_out;
  wire p_48_out;
  wire p_52_out;
  wire p_55_out;
  wire p_59_out;
  wire p_61_out;
  wire p_8_out;
  wire prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_calc_error_pushed;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_decerr;
  wire [1:0]sig_dest_align_i;
  wire sig_dre_tvalid_i_reg;
  wire sig_flush_db1;
  wire sig_input_accept59_out;
  wire sig_input_reg_empty;
  wire [31:2]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire [1:0]sig_mstr2data_dre_src_align;
  wire sig_mstr2data_drr;
  wire sig_mstr2data_eof;
  wire [3:0]sig_mstr2data_last_strb;
  wire [3:0]sig_mstr2data_len;
  wire sig_mstr2data_sequential;
  wire [3:0]sig_mstr2data_strt_strb;
  wire sig_pop_dqual_reg14_out;
  wire sig_push_dqual_reg17_out;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rdc2dre_new_align;
  wire [0:0]sig_rdc2dre_src_align;
  wire sig_rdc2dre_use_autodest;
  wire [3:0]sig_rdc2sf_wstrb;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;
  wire [3:0]sig_tlast_enables;
  wire slverr_i;
  wire sts_tready_reg;

  system_axi_vdma_0_0_axi_datamover_mm2s_dre \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64 
       (.D({I_RD_DATA_CNTL_n_32,sig_rdc2sf_wstrb[2],m_axi_mm2s_rdata[23:16]}),
        .DIN(DIN),
        .E(p_48_out),
        .FULL(FULL),
        .Q(sig_rdc2dre_src_align),
        .SR(I_RESET_n_4),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_halt(mm2s_halt),
        .p_27_out(p_27_out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(I_RESET_n_5),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(p_15_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1(p_8_out),
        .sig_coelsc_reg_full_reg(\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ),
        .sig_coelsc_reg_full_reg_0(I_RD_DATA_CNTL_n_26),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_dest_align_i(sig_dest_align_i),
        .sig_dre_tvalid_i_reg_0(sig_dre_tvalid_i_reg),
        .sig_flush_db1(sig_flush_db1),
        .sig_halt_reg_reg(p_52_out),
        .sig_halt_reg_reg_0(p_55_out),
        .sig_halt_reg_reg_1(p_44_out),
        .sig_halt_reg_reg_2({sig_tlast_enables[3],sig_rdc2sf_wstrb[3],m_axi_mm2s_rdata[31:24]}),
        .sig_input_accept59_out(sig_input_accept59_out),
        .sig_last_mmap_dbeat_reg_reg(\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_42 ),
        .\sig_next_dre_src_align_reg_reg[0] (I_RD_DATA_CNTL_n_33),
        .sig_next_eof_reg_reg(I_RD_DATA_CNTL_n_18),
        .sig_next_eof_reg_reg_0({I_RD_DATA_CNTL_n_31,sig_rdc2sf_wstrb[1],m_axi_mm2s_rdata[15:8]}),
        .sig_next_eof_reg_reg_1({sig_tlast_enables[0],sig_rdc2sf_wstrb[0],m_axi_mm2s_rdata[7:0]}),
        .sig_next_sequential_reg_reg(I_RD_DATA_CNTL_n_27),
        .\sig_next_strt_strb_reg_reg[0] (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_43 ),
        .sig_pop_dqual_reg14_out(sig_pop_dqual_reg14_out),
        .sig_push_dqual_reg17_out(sig_push_dqual_reg17_out),
        .sig_rdc2dre_new_align(sig_rdc2dre_new_align),
        .sig_rdc2dre_use_autodest(sig_rdc2dre_use_autodest),
        .sig_stream_rst(sig_stream_rst));
  system_axi_vdma_0_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.in({mm2s_err,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_ADDR_CNTL_n_6),
        .sig_init_done_reg_0(I_ADDR_CNTL_n_7),
        .sig_init_done_reg_1(I_ADDR_CNTL_n_8),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  system_axi_vdma_0_0_axi_datamover_cmd_status I_CMD_STATUS
       (.E(E),
        .FIFO_Full_reg(Q),
        .\INFERRED_GEN.cnt_i_reg[1] (I_CMD_STATUS_n_0),
        .Q(\I_CMD_FIFO/sig_rd_empty ),
        .cmnd_wr(cmnd_wr),
        .decerr_i(decerr_i),
        .in(mm2s_err),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out({sig_cmd2mstr_command[63:30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .p_59_out(p_59_out),
        .p_61_out(p_61_out),
        .\s_axis_cmd_tdata_reg[63] (in),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(I_MSTR_PCC_n_45),
        .sig_calc_error_reg_reg(I_CMD_STATUS_n_61),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_reg2_reg(I_ADDR_CNTL_n_6),
        .sig_init_reg2_reg_0(I_ADDR_CNTL_n_8),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_rd_sts_slverr_reg_reg(I_CMD_STATUS_n_62),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .slverr_i(slverr_i),
        .sts_tready_reg(sts_tready_reg));
  system_axi_vdma_0_0_axi_datamover_pcc I_MSTR_PCC
       (.FIFO_Full_reg(I_MSTR_PCC_n_45),
        .FIFO_Full_reg_0(I_RD_DATA_CNTL_n_0),
        .Q(\I_CMD_FIFO/sig_rd_empty ),
        .in({mm2s_err,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_cmd2mstr_command[63:30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg_0(I_CMD_STATUS_n_61),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_next_cmd_cmplt_reg_reg({sig_mstr2data_cmd_cmplt,sig_mstr2data_eof,sig_mstr2data_drr,sig_mstr2data_last_strb,sig_mstr2data_strt_strb}),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  system_axi_vdma_0_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.D(I_RD_DATA_CNTL_n_32),
        .E(p_48_out),
        .FIFO_Full_reg(I_CMD_STATUS_n_0),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ({sig_tlast_enables[0],sig_rdc2sf_wstrb[0]}),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 (p_55_out),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 (I_RD_DATA_CNTL_n_28),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (I_RD_DATA_CNTL_n_13),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 (I_RD_DATA_CNTL_n_14),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 (p_52_out),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 (I_RD_DATA_CNTL_n_31),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (I_RD_DATA_CNTL_n_18),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (sig_tlast_enables[3]),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 (p_8_out),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 (p_44_out),
        .\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] (\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ),
        .\GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_0 (I_RD_DATA_CNTL_n_33),
        .\INFERRED_GEN.cnt_i_reg[0] (I_RD_DATA_CNTL_n_0),
        .Q(sig_rdc2dre_src_align),
        .in({sig_mstr2data_dre_src_align,mm2s_err,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_drr,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_len}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(sig_addr2data_addr_posted),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_43 ),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_dest_align_i(sig_dest_align_i),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg(I_RD_DATA_CNTL_n_27),
        .sig_flush_db1_reg_0(\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_42 ),
        .sig_halt_cmplt_reg(I_RD_DATA_CNTL_n_30),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_reg2_reg(I_ADDR_CNTL_n_7),
        .sig_input_accept59_out(sig_input_accept59_out),
        .sig_last_mmap_dbeat_reg_reg_0(I_RD_DATA_CNTL_n_26),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_pop_dqual_reg14_out(sig_pop_dqual_reg14_out),
        .sig_push_dqual_reg17_out(sig_push_dqual_reg17_out),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .sig_rdc2dre_new_align(sig_rdc2dre_new_align),
        .sig_rdc2dre_use_autodest(sig_rdc2dre_use_autodest),
        .sig_rdc2sf_wstrb(sig_rdc2sf_wstrb[3:1]),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_s_h_halt_reg_reg(I_RESET_n_8),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ));
  system_axi_vdma_0_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_62),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  system_axi_vdma_0_0_axi_datamover_reset I_RESET
       (.\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (p_15_out),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] (I_RESET_n_5),
        .SR(I_RESET_n_4),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .halt_i_reg(halt_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .sig_calc_error_reg_reg(I_RD_DATA_CNTL_n_30),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_flush_db1(sig_flush_db1),
        .sig_halt_reg_reg(I_RESET_n_8),
        .sig_last_dbeat_reg(I_RD_DATA_CNTL_n_14),
        .sig_last_dbeat_reg_0(I_RD_DATA_CNTL_n_13),
        .sig_last_dbeat_reg_1(I_RD_DATA_CNTL_n_28),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module system_axi_vdma_0_0_axi_datamover_pcc
   (sig_init_reg,
    in,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_pushed,
    sig_mstr2data_sequential,
    FIFO_Full_reg,
    sig_next_cmd_cmplt_reg_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    out,
    sig_calc_error_reg_reg_0,
    sig_wr_fifo,
    sig_wr_fifo_0,
    Q,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n);
  output sig_init_reg;
  output [37:0]in;
  output sig_sm_halt_reg;
  output sig_input_reg_empty;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_calc_error_pushed;
  output sig_mstr2data_sequential;
  output FIFO_Full_reg;
  output [10:0]sig_next_cmd_cmplt_reg_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input [50:0]out;
  input sig_calc_error_reg_reg_0;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input [0:0]Q;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire [3:3]\I_STRT_STRB_GEN/lsig_end_vect ;
  wire [0:0]\I_STRT_STRB_GEN/lsig_start_vect ;
  wire [0:0]Q;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [50:0]out;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire [9:0]sel0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire [6:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3_n_0;
  wire [15:0]sig_btt_cntr_im00;
  wire sig_btt_cntr_im00_carry__0_i_1_n_0;
  wire sig_btt_cntr_im00_carry__0_i_2_n_0;
  wire sig_btt_cntr_im00_carry__0_i_3_n_0;
  wire sig_btt_cntr_im00_carry__0_i_4_n_0;
  wire sig_btt_cntr_im00_carry__0_n_0;
  wire sig_btt_cntr_im00_carry__0_n_1;
  wire sig_btt_cntr_im00_carry__0_n_2;
  wire sig_btt_cntr_im00_carry__0_n_3;
  wire sig_btt_cntr_im00_carry__1_i_1_n_0;
  wire sig_btt_cntr_im00_carry__1_i_2_n_0;
  wire sig_btt_cntr_im00_carry__1_i_3_n_0;
  wire sig_btt_cntr_im00_carry__1_i_4_n_0;
  wire sig_btt_cntr_im00_carry__1_n_0;
  wire sig_btt_cntr_im00_carry__1_n_1;
  wire sig_btt_cntr_im00_carry__1_n_2;
  wire sig_btt_cntr_im00_carry__1_n_3;
  wire sig_btt_cntr_im00_carry__2_i_1_n_0;
  wire sig_btt_cntr_im00_carry__2_i_2_n_0;
  wire sig_btt_cntr_im00_carry__2_i_3_n_0;
  wire sig_btt_cntr_im00_carry__2_i_4_n_0;
  wire sig_btt_cntr_im00_carry__2_n_1;
  wire sig_btt_cntr_im00_carry__2_n_2;
  wire sig_btt_cntr_im00_carry__2_n_3;
  wire sig_btt_cntr_im00_carry_i_1_n_0;
  wire sig_btt_cntr_im00_carry_i_2_n_0;
  wire sig_btt_cntr_im00_carry_i_3_n_0;
  wire sig_btt_cntr_im00_carry_i_4_n_0;
  wire sig_btt_cntr_im00_carry_n_0;
  wire sig_btt_cntr_im00_carry_n_1;
  wire sig_btt_cntr_im00_carry_n_2;
  wire sig_btt_cntr_im00_carry_n_3;
  wire \sig_btt_cntr_im0[0]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[10]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[12]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[14]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[1]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[2]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[4]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[5]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[6]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[8]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[9]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_drr_reg;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire [1:1]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire [10:0]sig_next_cmd_cmplt_reg_reg;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_pcc_sm_state;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc1_reg_ns0_out;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire [2:2]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [2:2]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hDD3F00FFDD3F33FF)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_1 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_sm_ld_calc1_reg_ns0_out),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_calc_error_reg0),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_2 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns0_out));
  LUT6 #(
    .INIT(64'hA8A0A8A00AA000A0)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_calc_error_reg0),
        .I5(sig_pcc_sm_state[2]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_2 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[0]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F30000F2F2F2F2)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_3 
       (.I0(sig_cmd2dre_valid_reg_n_0),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_wr_fifo_0),
        .I3(FIFO_Full_reg_0),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_mstr2data_cmd_valid),
        .O(sig_pop_xfer_reg0_out));
  LUT4 #(
    .INIT(16'hECAA)) 
    \FSM_sequential_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[1]),
        .O(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:000,wait_for_cmd:001,calc_1:010,calc_2:011,calc_3:100,wait_on_xfer_push:101,chk_if_done:110,error_trap:111" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[0]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:000,wait_for_cmd:001,calc_1:010,calc_2:011,calc_3:100,wait_on_xfer_push:101,chk_if_done:110,error_trap:111" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[1]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:000,wait_for_cmd:001,calc_1:010,calc_2:011,calc_3:100,wait_on_xfer_push:101,chk_if_done:110,error_trap:111" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[2]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \INFERRED_GEN.cnt_i[2]_i_3 
       (.I0(sig_calc_error_pushed),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .O(FIFO_Full_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(p_1_in_0),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(in[37]),
        .I1(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[10]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_mstr2data_sequential));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_input_drr_reg),
        .O(sig_next_cmd_cmplt_reg_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_mstr2data_sequential),
        .O(sig_next_cmd_cmplt_reg_reg[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in_0),
        .I3(sig_pop_xfer_reg0_out),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(out[35]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(out[38]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(out[37]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(out[36]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555C55)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(out[35]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(in[37]),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(out[50]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(out[49]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(out[48]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(out[47]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(out[42]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(out[41]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(out[40]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(out[39]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(out[46]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(out[45]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(out[44]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(out[43]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_first_xfer_im0),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(out[19]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(out[29]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(out[30]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(out[31]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(out[32]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(out[33]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hFBAAFBFBFBAAFBFA)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_wr_fifo),
        .I3(sig_wr_fifo_0),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(sig_cmd2dre_valid_reg_n_0),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(out[34]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(out[20]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(out[21]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(out[22]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(out[23]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(out[24]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(out[25]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(out[26]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(out[27]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(out[28]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[19]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[29]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[30]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[31]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[32]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[33]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[34]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[35]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[36]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[37]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[38]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[20]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[39]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[40]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[41]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[42]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[43]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[44]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[45]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[46]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[47]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[48]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[21]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[49]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[50]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[22]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[23]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[24]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[25]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[26]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[27]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[28]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_adjusted_addr_incr_im1[0]));
  LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h56666AAA)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hA8888000)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sel0[0]),
        .I2(sel0[9]),
        .I3(sel0[8]),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sel0[9]),
        .I2(sel0[8]),
        .I3(sel0[0]),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT4 #(
    .INIT(16'h0002)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_brst_cnt_eq_zero_ireg1_i_3
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_init_reg));
  CARRY4 sig_btt_cntr_im00_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_im00_carry_n_0,sig_btt_cntr_im00_carry_n_1,sig_btt_cntr_im00_carry_n_2,sig_btt_cntr_im00_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\sig_btt_cntr_im0_reg_n_0_[3] ,\sig_btt_cntr_im0_reg_n_0_[2] ,\sig_btt_cntr_im0_reg_n_0_[1] ,\sig_btt_cntr_im0_reg_n_0_[0] }),
        .O(sig_btt_cntr_im00[3:0]),
        .S({sig_btt_cntr_im00_carry_i_1_n_0,sig_btt_cntr_im00_carry_i_2_n_0,sig_btt_cntr_im00_carry_i_3_n_0,sig_btt_cntr_im00_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr_im00_carry__0
       (.CI(sig_btt_cntr_im00_carry_n_0),
        .CO({sig_btt_cntr_im00_carry__0_n_0,sig_btt_cntr_im00_carry__0_n_1,sig_btt_cntr_im00_carry__0_n_2,sig_btt_cntr_im00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sel0[1:0],\sig_btt_cntr_im0_reg_n_0_[5] ,\sig_btt_cntr_im0_reg_n_0_[4] }),
        .O(sig_btt_cntr_im00[7:4]),
        .S({sig_btt_cntr_im00_carry__0_i_1_n_0,sig_btt_cntr_im00_carry__0_i_2_n_0,sig_btt_cntr_im00_carry__0_i_3_n_0,sig_btt_cntr_im00_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_1
       (.I0(sel0[1]),
        .O(sig_btt_cntr_im00_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_2
       (.I0(sel0[0]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(sig_btt_cntr_im00_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(sig_btt_cntr_im00_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(sig_btt_cntr_im00_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__1
       (.CI(sig_btt_cntr_im00_carry__0_n_0),
        .CO({sig_btt_cntr_im00_carry__1_n_0,sig_btt_cntr_im00_carry__1_n_1,sig_btt_cntr_im00_carry__1_n_2,sig_btt_cntr_im00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[5:2]),
        .O(sig_btt_cntr_im00[11:8]),
        .S({sig_btt_cntr_im00_carry__1_i_1_n_0,sig_btt_cntr_im00_carry__1_i_2_n_0,sig_btt_cntr_im00_carry__1_i_3_n_0,sig_btt_cntr_im00_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_1
       (.I0(sel0[5]),
        .O(sig_btt_cntr_im00_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_2
       (.I0(sel0[4]),
        .O(sig_btt_cntr_im00_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_3
       (.I0(sel0[3]),
        .O(sig_btt_cntr_im00_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_4
       (.I0(sel0[2]),
        .O(sig_btt_cntr_im00_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__2
       (.CI(sig_btt_cntr_im00_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED[3],sig_btt_cntr_im00_carry__2_n_1,sig_btt_cntr_im00_carry__2_n_2,sig_btt_cntr_im00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sel0[8:6]}),
        .O(sig_btt_cntr_im00[15:12]),
        .S({sig_btt_cntr_im00_carry__2_i_1_n_0,sig_btt_cntr_im00_carry__2_i_2_n_0,sig_btt_cntr_im00_carry__2_i_3_n_0,sig_btt_cntr_im00_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_1
       (.I0(sel0[9]),
        .O(sig_btt_cntr_im00_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_2
       (.I0(sel0[8]),
        .O(sig_btt_cntr_im00_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_3
       (.I0(sel0[7]),
        .O(sig_btt_cntr_im00_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_4
       (.I0(sel0[6]),
        .O(sig_btt_cntr_im00_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(sig_btt_cntr_im00_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(sig_btt_cntr_im00_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(sig_btt_cntr_im00_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(sig_btt_cntr_im00_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[0]_i_1 
       (.I0(out[0]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[0]),
        .O(\sig_btt_cntr_im0[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[10]_i_1 
       (.I0(out[10]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[10]),
        .O(\sig_btt_cntr_im0[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[11]_i_1 
       (.I0(out[11]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[11]),
        .O(\sig_btt_cntr_im0[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[12]_i_1 
       (.I0(out[12]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[12]),
        .O(\sig_btt_cntr_im0[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[13]_i_1 
       (.I0(out[13]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[13]),
        .O(\sig_btt_cntr_im0[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[14]_i_1 
       (.I0(out[14]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[14]),
        .O(\sig_btt_cntr_im0[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[15]_i_1 
       (.I0(out[15]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[15]),
        .O(\sig_btt_cntr_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[1]_i_1 
       (.I0(out[1]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[1]),
        .O(\sig_btt_cntr_im0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[2]_i_1 
       (.I0(out[2]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[2]),
        .O(\sig_btt_cntr_im0[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[3]_i_1 
       (.I0(out[3]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[3]),
        .O(\sig_btt_cntr_im0[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[4]_i_1 
       (.I0(out[4]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[4]),
        .O(\sig_btt_cntr_im0[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[5]_i_1 
       (.I0(out[5]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[5]),
        .O(\sig_btt_cntr_im0[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[6]_i_1 
       (.I0(out[6]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[6]),
        .O(\sig_btt_cntr_im0[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[7]_i_1 
       (.I0(out[7]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[7]),
        .O(\sig_btt_cntr_im0[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[8]_i_1 
       (.I0(out[8]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[8]),
        .O(\sig_btt_cntr_im0[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[9]_i_1 
       (.I0(out[9]),
        .I1(in[37]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[9]),
        .O(\sig_btt_cntr_im0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[0]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[10]_i_1_n_0 ),
        .Q(sel0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[11]_i_1_n_0 ),
        .Q(sel0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[12]_i_1_n_0 ),
        .Q(sel0[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[13]_i_1_n_0 ),
        .Q(sel0[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[14]_i_1_n_0 ),
        .Q(sel0[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[15]_i_1_n_0 ),
        .Q(sel0[9]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[1]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[2]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[3]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[4]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[5]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[6]_i_1_n_0 ),
        .Q(sel0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[7]_i_1_n_0 ),
        .Q(sel0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[8]_i_1_n_0 ),
        .Q(sel0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[9]_i_1_n_0 ),
        .Q(sel0[3]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I2(sig_addr_aligned_im0),
        .I3(sig_brst_cnt_eq_zero_im0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_init_reg));
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[37]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_0),
        .Q(in[37]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000055550100)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[2]),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(sig_wr_fifo_0),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000055550100)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[2]),
        .I4(sig_mstr2data_cmd_valid),
        .I5(sig_wr_fifo),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[2]),
        .I4(sig_cmd2dre_valid_reg_n_0),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_calc_error_reg0),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_init_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_burst_type_reg_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_sm_pop_input_reg),
        .I2(sig_init_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0010)) 
    sig_input_burst_type_reg_i_2
       (.I0(in[37]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .O(sig_calc_error_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[16]),
        .Q(in[36]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_drr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[18]),
        .Q(sig_input_drr_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[17]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(sig_last_addr_offset_im2__0));
  LUT6 #(
    .INIT(64'h0000010055550100)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_init_reg),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[2]),
        .I4(sig_ld_xfer_reg),
        .I5(sig_xfer_reg_empty),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pop_xfer_reg0_out),
        .I5(sig_init_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_mstr2data_sequential),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_calc_error_reg0),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({p_1_in_0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hA181)) 
    sig_sm_halt_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_calc_error_pushed),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_init_reg));
  LUT6 #(
    .INIT(64'h0008000800083008)) 
    sig_sm_ld_calc1_reg_i_1
       (.I0(sig_calc_error_reg0),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc1_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_calc2_reg_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_calc2_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_ld_calc3_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_calc3_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00200000)) 
    sig_sm_pop_input_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state[1]),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(sig_strbgen_bytes_ireg2),
        .I4(sig_init_reg),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(sig_strbgen_bytes_ireg2),
        .I4(sig_init_reg),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[2]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000000011110)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(sig_xfer_len_eq_0_im2));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_init_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .O(\I_STRT_STRB_GEN/lsig_start_vect ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h1555FEF0)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[1]),
        .O(sig_xfer_strt_strb_im2));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h1FFAF8F0)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[1]),
        .O(\I_STRT_STRB_GEN/lsig_end_vect ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_init_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module system_axi_vdma_0_0_axi_datamover_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_slverr_reg_reg_0,
    sig_inhibit_rdy_n_reg,
    sig_push_rd_sts_reg,
    m_axi_mm2s_aclk,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_data2rsc_decerr);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [2:0]sig_rd_sts_slverr_reg_reg_0;
  input sig_inhibit_rdy_n_reg;
  input sig_push_rd_sts_reg;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_slverr_reg0;
  input sig_data2rsc_decerr;

  wire m_axi_mm2s_aclk;
  wire sig_data2rsc_decerr;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;

  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_rd_sts_slverr_reg_reg_0[1]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[1]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[0]),
        .R(sig_inhibit_rdy_n_reg));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[2]),
        .R(sig_inhibit_rdy_n_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module system_axi_vdma_0_0_axi_datamover_rddata_cntl
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_push_dqual_reg17_out,
    sig_data2addr_stop_req,
    sig_data2rsc_decerr,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_rdc2dre_new_align,
    sig_rdc2dre_use_autodest,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_wr_fifo,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ,
    sig_rdc2sf_wstrb,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ,
    E,
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ,
    sig_last_mmap_dbeat_reg_reg_0,
    sig_flush_db1_reg,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ,
    sig_push_rd_sts_reg,
    sig_halt_cmplt_reg,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ,
    D,
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_0 ,
    Q,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_pop_dqual_reg14_out,
    sig_init_reg2_reg,
    sig_s_h_halt_reg_reg,
    m_axi_mm2s_rlast,
    sig_flush_db1_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_sts_slverr_reg_reg,
    sig_mstr2data_cmd_valid,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_0,
    prmry_resetn_i_reg,
    sig_flush_db1,
    sig_dre_tvalid_i_reg,
    sig_input_accept59_out,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    sig_rsc2data_ready,
    sig_addr2rsc_calc_error,
    sig_addr_reg_empty,
    mm2s_halt_cmplt,
    sig_dest_align_i,
    in,
    out);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_push_dqual_reg17_out;
  output sig_data2addr_stop_req;
  output sig_data2rsc_decerr;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_rdc2dre_new_align;
  output sig_rdc2dre_use_autodest;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_wr_fifo;
  output [1:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  output [2:0]sig_rdc2sf_wstrb;
  output \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  output [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  output [0:0]E;
  output \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  output sig_last_mmap_dbeat_reg_reg_0;
  output sig_flush_db1_reg;
  output \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  output sig_push_rd_sts_reg;
  output sig_halt_cmplt_reg;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ;
  output [0:0]D;
  output \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_0 ;
  output [0:0]Q;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input sig_pop_dqual_reg14_out;
  input sig_init_reg2_reg;
  input sig_s_h_halt_reg_reg;
  input m_axi_mm2s_rlast;
  input sig_flush_db1_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [1:0]sig_rd_sts_slverr_reg_reg;
  input sig_mstr2data_cmd_valid;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_0;
  input prmry_resetn_i_reg;
  input sig_flush_db1;
  input sig_dre_tvalid_i_reg;
  input sig_input_accept59_out;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input sig_rsc2data_ready;
  input sig_addr2rsc_calc_error;
  input sig_addr_reg_empty;
  input mm2s_halt_cmplt;
  input [1:0]sig_dest_align_i;
  input [18:0]in;
  input out;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_2_n_0 ;
  wire [1:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6_n_0 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_6_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [18:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire mm2s_halt_cmplt;
  wire out;
  wire p_7_out;
  wire prmry_resetn_i_reg;
  wire sig_addr2rsc_calc_error;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire sig_addr_reg_empty;
  wire sig_cmd_cmplt_last_dbeat;
  wire [28:14]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_full_i_1_n_0;
  wire sig_coelsc_slverr_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[6]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire [1:0]sig_dest_align_i;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_dre_tvalid_i_reg;
  wire sig_first_dbeat_i_2_n_0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_flush_db1;
  wire sig_flush_db1_reg;
  wire sig_flush_db1_reg_0;
  wire sig_halt_cmplt_i_2_n_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_reg2_reg;
  wire sig_input_accept59_out;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_last_mmap_dbeat_reg_reg_n_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire sig_pop_dqual_reg14_out;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg17_out;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [1:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rdc2dre_new_align;
  wire [1:1]sig_rdc2dre_src_align;
  wire sig_rdc2dre_use_autodest;
  wire [2:0]sig_rdc2sf_wstrb;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_s_h_halt_reg_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  system_axi_vdma_0_0_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_2_n_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .Q(sig_dbeat_cntr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .out({sig_cmd_fifo_data_out[28:23],sig_cmd_fifo_data_out[21:14]}),
        .p_7_out(p_7_out),
        .sel(sig_wr_fifo),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[1] (sig_first_dbeat_i_2_n_0),
        .\sig_dbeat_cntr_reg[1]_0 (\sig_dbeat_cntr[6]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[2] (sig_last_dbeat_i_2_n_0),
        .\sig_dbeat_cntr_reg[2]_0 (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr[7]_i_3_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_flush_db1_reg(sig_flush_db1_reg_0),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_init_done(sig_init_done),
        .sig_init_reg2_reg(sig_init_reg2_reg),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_push_dqual_reg17_out),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rdc2dre_new_align(sig_rdc2dre_new_align),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT6 #(
    .INIT(64'hC5FFC00000000000)) 
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_2 
       (.I0(sig_rdc2dre_new_align),
        .I1(p_7_out),
        .I2(m_axi_mm2s_rlast),
        .I3(sig_flush_db1_reg_0),
        .I4(sig_rdc2dre_use_autodest),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .Q(sig_rdc2dre_use_autodest),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_i_2 
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(sig_next_eof_reg),
        .I2(sig_next_sequential_reg),
        .O(p_7_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ),
        .Q(sig_rdc2dre_new_align),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hEFEAEFEF)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_next_strt_strb_reg[0]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_last_strb_reg[0]),
        .I4(sig_last_dbeat_reg_n_0),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] [0]));
  LUT6 #(
    .INIT(64'hA8AAA888A8AAA8AA)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 
       (.I0(sig_input_accept59_out),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_strt_strb_reg[0]),
        .I3(sig_first_dbeat_reg_n_0),
        .I4(sig_next_last_strb_reg[0]),
        .I5(sig_last_dbeat_reg_n_0),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  LUT6 #(
    .INIT(64'h0808080808000000)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .I2(sig_rdc2sf_wstrb[2]),
        .I3(m_axi_mm2s_rlast),
        .I4(sig_next_eof_reg),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0 ),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h000002F2)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hEFEAEFEF)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_next_strt_strb_reg[1]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_last_strb_reg[1]),
        .I4(sig_last_dbeat_reg_n_0),
        .O(sig_rdc2sf_wstrb[0]));
  LUT6 #(
    .INIT(64'hA8AAA888A8AAA8AA)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 
       (.I0(sig_input_accept59_out),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_strt_strb_reg[1]),
        .I3(sig_first_dbeat_reg_n_0),
        .I4(sig_next_last_strb_reg[1]),
        .I5(sig_last_dbeat_reg_n_0),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ));
  LUT6 #(
    .INIT(64'h0404040404000000)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .I2(sig_rdc2sf_wstrb[2]),
        .I3(m_axi_mm2s_rlast),
        .I4(sig_next_eof_reg),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0 ),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h000002F2)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ));
  LUT6 #(
    .INIT(64'h0808080808080800)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(sig_addr_posted_cntr[1]),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hEFEAEFEF)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_next_strt_strb_reg[2]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_last_strb_reg[2]),
        .I4(sig_last_dbeat_reg_n_0),
        .O(sig_rdc2sf_wstrb[1]));
  LUT6 #(
    .INIT(64'hA8AAA888A8AAA8AA)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2 
       (.I0(sig_input_accept59_out),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_strt_strb_reg[2]),
        .I3(sig_first_dbeat_reg_n_0),
        .I4(sig_next_last_strb_reg[2]),
        .I5(sig_last_dbeat_reg_n_0),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000EFEAEFEF)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_next_strt_strb_reg[2]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_last_strb_reg[2]),
        .I4(sig_last_dbeat_reg_n_0),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6_n_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h000002F2)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  LUT6 #(
    .INIT(64'hEFEAEFEFFFFFFFFF)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_next_strt_strb_reg[3]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_last_strb_reg[3]),
        .I4(sig_last_dbeat_reg_n_0),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .O(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(sig_rdc2sf_wstrb[2]));
  LUT5 #(
    .INIT(32'h1F1FFF1F)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1 
       (.I0(prmry_resetn_i_reg),
        .I1(sig_rdc2sf_wstrb[2]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_flush_db1),
        .I4(sig_dre_tvalid_i_reg),
        .O(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ));
  LUT6 #(
    .INIT(64'hA8AAA888A8AAA8AA)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2 
       (.I0(sig_input_accept59_out),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_strt_strb_reg[3]),
        .I3(sig_first_dbeat_reg_n_0),
        .I4(sig_next_last_strb_reg[3]),
        .I5(sig_last_dbeat_reg_n_0),
        .O(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ));
  LUT6 #(
    .INIT(64'hA8AAA888A8AAA8AA)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_strt_strb_reg[3]),
        .I3(sig_first_dbeat_reg_n_0),
        .I4(sig_next_last_strb_reg[3]),
        .I5(sig_last_dbeat_reg_n_0),
        .O(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0 ),
        .I1(sig_next_eof_reg),
        .I2(m_axi_mm2s_rlast),
        .O(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2 
       (.I0(Q),
        .I1(sig_dest_align_i[0]),
        .I2(sig_dest_align_i[1]),
        .I3(sig_rdc2dre_src_align),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hF0FD)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_5 
       (.I0(m_axi_mm2s_rvalid),
        .I1(sig_data2rsc_valid),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_6_n_0 ),
        .I3(sig_data2addr_stop_req),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFF01FFFF)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_6 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_full),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(out),
        .I1(sig_last_mmap_dbeat_reg_reg_n_0),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAADAA4AA)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_n_0),
        .I4(out),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hCCECC8CC)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_n_0),
        .I4(out),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_reg_full_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_reg_full_i_1_n_0));
  LUT6 #(
    .INIT(64'h15000000FFFFFFFF)) 
    sig_coelsc_reg_full_i_1
       (.I0(sig_flush_db1_reg_0),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_data2rsc_valid),
        .I4(sig_rsc2data_ready),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_coelsc_reg_full_i_1_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_2
       (.I0(sig_flush_db1_reg_0),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_reg_full_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_reg_full_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    \sig_dbeat_cntr[6]_i_2 
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\sig_dbeat_cntr[6]_i_2_n_0 ),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[7]),
        .I5(sig_dbeat_cntr[6]),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[5]),
        .I5(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_push_dqual_reg17_out),
        .Q(sig_dqual_reg_full),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    sig_first_dbeat_i_2
       (.I0(sig_flush_db1_reg_0),
        .I1(sig_last_dbeat_i_4_n_0),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[2]),
        .O(sig_first_dbeat_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_flush_db1_i_2
       (.I0(sig_next_sequential_reg),
        .I1(sig_next_eof_reg),
        .O(sig_flush_db1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0000000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_dly3),
        .I3(sig_data2addr_stop_req),
        .I4(sig_halt_cmplt_i_2_n_0),
        .I5(mm2s_halt_cmplt),
        .O(sig_halt_cmplt_reg));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    sig_halt_cmplt_i_2
       (.I0(sig_next_calc_error_reg),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .O(sig_halt_cmplt_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg),
        .Q(sig_data2addr_stop_req),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    sig_last_dbeat_i_2
       (.I0(sig_flush_db1_reg_0),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_last_dbeat_i_4_n_0),
        .O(sig_last_dbeat_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[5]),
        .I4(sig_dbeat_cntr[3]),
        .O(sig_last_dbeat_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_pop_dqual_reg14_out),
        .Q(sig_last_mmap_dbeat_reg_reg_n_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_dre_src_align_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[27]),
        .Q(Q),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_dre_src_align_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[28]),
        .Q(sig_rdc2dre_src_align),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_eof_reg),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_last_strb_reg[0]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_last_strb_reg[1]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_last_strb_reg[2]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_last_strb_reg[3]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[14]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rd_sts_slverr_reg_reg[0]),
        .O(sig_rd_sts_interr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_reg_full_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rd_sts_slverr_reg_reg[1]),
        .O(sig_rd_sts_slverr_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module system_axi_vdma_0_0_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    mm2s_halt_cmplt,
    sig_stream_rst,
    sig_rst2all_stop_request,
    SR,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    datamover_idle_reg,
    sig_halt_reg_reg,
    out,
    m_axi_mm2s_aclk,
    sig_calc_error_reg_reg,
    halt_i_reg,
    sig_flush_db1,
    sig_dre_tvalid_i_reg,
    prmry_resetn_i_reg,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    \dmacr_i_reg[0] ,
    mm2s_halt,
    datamover_idle,
    sig_data2addr_stop_req);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output mm2s_halt_cmplt;
  output sig_stream_rst;
  output sig_rst2all_stop_request;
  output [0:0]SR;
  output [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  output [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  output datamover_idle_reg;
  output sig_halt_reg_reg;
  input out;
  input m_axi_mm2s_aclk;
  input sig_calc_error_reg_reg;
  input halt_i_reg;
  input sig_flush_db1;
  input sig_dre_tvalid_i_reg;
  input prmry_resetn_i_reg;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input [0:0]\dmacr_i_reg[0] ;
  input mm2s_halt;
  input datamover_idle;
  input sig_data2addr_stop_req;

  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ;
  wire [0:0]SR;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire [0:0]\dmacr_i_reg[0] ;
  wire halt_i_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire prmry_resetn_i_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_dre_tvalid_i_reg;
  wire sig_flush_db1;
  wire sig_halt_reg_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_rst2all_stop_request;
  wire sig_stream_rst;

  LUT5 #(
    .INIT(32'h5DFF5D5D)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(prmry_resetn_i_reg),
        .I4(sig_last_dbeat_reg_1),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ));
  LUT5 #(
    .INIT(32'h5DFF5D5D)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(prmry_resetn_i_reg),
        .I4(sig_last_dbeat_reg_0),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] ));
  LUT5 #(
    .INIT(32'h5DFF5D5D)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_flush_db1),
        .I2(sig_dre_tvalid_i_reg),
        .I3(prmry_resetn_i_reg),
        .I4(sig_last_dbeat_reg),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_stream_rst));
  LUT4 #(
    .INIT(16'hF3A0)) 
    datamover_idle_i_1
       (.I0(mm2s_halt_cmplt),
        .I1(\dmacr_i_reg[0] ),
        .I2(mm2s_halt),
        .I3(datamover_idle),
        .O(datamover_idle_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg),
        .Q(mm2s_halt_cmplt),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_i_reg),
        .Q(sig_rst2all_stop_request),
        .R(sig_stream_rst));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_DYNAMIC_RESOLUTION = "1" *) (* C_ENABLE_DEBUG_ALL = "0" *) 
(* C_ENABLE_DEBUG_INFO_0 = "0" *) (* C_ENABLE_DEBUG_INFO_1 = "0" *) (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
(* C_ENABLE_DEBUG_INFO_11 = "0" *) (* C_ENABLE_DEBUG_INFO_12 = "0" *) (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
(* C_ENABLE_DEBUG_INFO_14 = "1" *) (* C_ENABLE_DEBUG_INFO_15 = "1" *) (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
(* C_ENABLE_DEBUG_INFO_3 = "0" *) (* C_ENABLE_DEBUG_INFO_4 = "0" *) (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
(* C_ENABLE_DEBUG_INFO_6 = "1" *) (* C_ENABLE_DEBUG_INFO_7 = "1" *) (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
(* C_ENABLE_DEBUG_INFO_9 = "0" *) (* C_ENABLE_VERT_FLIP = "0" *) (* C_ENABLE_VIDPRMTR_READS = "1" *) 
(* C_FAMILY = "zynq" *) (* C_FLUSH_ON_FSYNC = "1" *) (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_DRE = "1" *) (* C_INCLUDE_MM2S_SF = "0" *) 
(* C_INCLUDE_S2MM = "0" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INSTANCE = "axi_vdma" *) (* C_MM2S_GENLOCK_MODE = "0" *) 
(* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
(* C_MM2S_LINEBUFFER_THRESH = "4" *) (* C_MM2S_MAX_BURST_LENGTH = "16" *) (* C_MM2S_SOF_ENABLE = "1" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "24" *) (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
(* C_M_AXI_MM2S_DATA_WIDTH = "32" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_FSTORES = "1" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "1" *) (* C_S2MM_GENLOCK_MODE = "0" *) (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
(* C_S2MM_GENLOCK_REPEAT_EN = "1" *) (* C_S2MM_LINEBUFFER_DEPTH = "512" *) (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
(* C_S2MM_MAX_BURST_LENGTH = "8" *) (* C_S2MM_SOF_ENABLE = "1" *) (* C_SELECT_XPM = "0" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
(* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* C_USE_FSYNC = "1" *) (* C_USE_MM2S_FSYNC = "0" *) 
(* C_USE_S2MM_FSYNC = "2" *) (* ORIG_REF_NAME = "axi_vdma" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* ip_group = "LOGICORE" *) (* iptype = "PERIPHERAL" *) (* run_ngcbuild = "TRUE" *) 
module system_axi_vdma_0_0_axi_vdma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_fsync,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    s2mm_fsync,
    s2mm_frame_ptr_in,
    s2mm_frame_ptr_out,
    mm2s_buffer_empty,
    mm2s_buffer_almost_empty,
    s2mm_buffer_full,
    s2mm_buffer_almost_full,
    mm2s_fsync_out,
    s2mm_fsync_out,
    mm2s_prmtr_update,
    s2mm_prmtr_update,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_vdma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [8:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [8:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input mm2s_fsync;
  input [5:0]mm2s_frame_ptr_in;
  output [5:0]mm2s_frame_ptr_out;
  input s2mm_fsync;
  input [5:0]s2mm_frame_ptr_in;
  output [5:0]s2mm_frame_ptr_out;
  output mm2s_buffer_empty;
  output mm2s_buffer_almost_empty;
  output s2mm_buffer_full;
  output s2mm_buffer_almost_full;
  output mm2s_fsync_out;
  output s2mm_fsync_out;
  output mm2s_prmtr_update;
  output s2mm_prmtr_update;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [63:0]axi_vdma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_LITE_REG_INTERFACE_I_n_40;
  wire AXI_LITE_REG_INTERFACE_I_n_48;
  wire AXI_LITE_REG_INTERFACE_I_n_49;
  wire AXI_LITE_REG_INTERFACE_I_n_50;
  wire AXI_LITE_REG_INTERFACE_I_n_51;
  wire AXI_LITE_REG_INTERFACE_I_n_52;
  wire AXI_LITE_REG_INTERFACE_I_n_53;
  wire AXI_LITE_REG_INTERFACE_I_n_54;
  wire AXI_LITE_REG_INTERFACE_I_n_55;
  wire AXI_LITE_REG_INTERFACE_I_n_56;
  wire AXI_LITE_REG_INTERFACE_I_n_57;
  wire AXI_LITE_REG_INTERFACE_I_n_58;
  wire AXI_LITE_REG_INTERFACE_I_n_59;
  wire AXI_LITE_REG_INTERFACE_I_n_60;
  wire AXI_LITE_REG_INTERFACE_I_n_61;
  wire AXI_LITE_REG_INTERFACE_I_n_62;
  wire AXI_LITE_REG_INTERFACE_I_n_63;
  wire AXI_LITE_REG_INTERFACE_I_n_64;
  wire AXI_LITE_REG_INTERFACE_I_n_65;
  wire AXI_LITE_REG_INTERFACE_I_n_66;
  wire AXI_LITE_REG_INTERFACE_I_n_67;
  wire AXI_LITE_REG_INTERFACE_I_n_68;
  wire AXI_LITE_REG_INTERFACE_I_n_69;
  wire AXI_LITE_REG_INTERFACE_I_n_70;
  wire AXI_LITE_REG_INTERFACE_I_n_71;
  wire AXI_LITE_REG_INTERFACE_I_n_72;
  wire AXI_LITE_REG_INTERFACE_I_n_73;
  wire AXI_LITE_REG_INTERFACE_I_n_74;
  wire AXI_LITE_REG_INTERFACE_I_n_75;
  wire AXI_LITE_REG_INTERFACE_I_n_76;
  wire AXI_LITE_REG_INTERFACE_I_n_77;
  wire AXI_LITE_REG_INTERFACE_I_n_78;
  wire AXI_LITE_REG_INTERFACE_I_n_79;
  wire AXI_LITE_REG_INTERFACE_I_n_80;
  wire AXI_LITE_REG_INTERFACE_I_n_81;
  wire AXI_LITE_REG_INTERFACE_I_n_82;
  wire AXI_LITE_REG_INTERFACE_I_n_83;
  wire AXI_LITE_REG_INTERFACE_I_n_84;
  wire AXI_LITE_REG_INTERFACE_I_n_85;
  wire \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from ;
  wire \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored ;
  wire \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/halt_i0 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_2 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_141 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_142 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_156 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76 ;
  wire I_AXI_DMA_INTRPT_n_19;
  wire \I_CMDSTS/decerr_i ;
  wire \I_CMDSTS/interr_i ;
  wire \I_CMDSTS/s_axis_cmd_tvalid0 ;
  wire \I_CMDSTS/slverr_i ;
  wire \I_DMA_REGISTER/reset_counts ;
  wire I_PRMRY_DATAMOVER_n_43;
  wire I_PRMRY_DATAMOVER_n_45;
  wire I_PRMRY_DATAMOVER_n_50;
  wire I_RST_MODULE_n_10;
  wire I_RST_MODULE_n_12;
  wire I_RST_MODULE_n_17;
  wire I_RST_MODULE_n_18;
  wire I_RST_MODULE_n_19;
  wire I_RST_MODULE_n_20;
  wire I_RST_MODULE_n_21;
  wire \I_SM/cmnds_queued0 ;
  wire \I_STS_MNGR/datamover_idle ;
  wire axi_resetn;
  wire ch1_delay_cnt_en;
  wire cmnd_wr;
  wire [31:0]dm2linebuf_mm2s_tdata;
  wire [3:0]dm2linebuf_mm2s_tkeep;
  wire dm2linebuf_mm2s_tlast;
  wire dm2linebuf_mm2s_tvalid;
  wire dma_err;
  wire fifo_full_i;
  wire fifo_wren;
  wire initial_frame;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [3:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:1]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire mask_fsync_out_i;
  wire [3:2]mm2s_axi2ip_rdaddr;
  wire [23:0]mm2s_axi2ip_wrce;
  wire [31:0]mm2s_axi2ip_wrdata;
  wire mm2s_axis_resetn;
  wire mm2s_dly_irq_set;
  wire mm2s_dm_prmry_resetn;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  wire [7:0]mm2s_irqdelay_status;
  wire [7:0]mm2s_irqthresh_status;
  wire mm2s_prmry_resetn;
  wire [15:0]mm2s_reg_module_hsize;
  wire [15:0]mm2s_reg_module_stride;
  wire [31:0]\mm2s_reg_module_strt_addr[0] ;
  wire [12:0]mm2s_reg_module_vsize;
  wire p_0_in;
  wire p_0_in__0;
  wire p_11_out;
  wire p_19_out;
  wire p_1_out;
  wire p_21_out;
  wire p_27_out;
  wire p_2_out;
  wire [4:0]p_34_out;
  wire [4:0]p_36_out;
  wire p_39_out;
  wire p_3_out;
  wire p_40_out;
  wire p_41_out;
  wire [0:0]p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_4_out;
  wire p_4_out_0;
  wire p_4_out_1;
  wire p_50_out;
  wire [12:0]p_52_out;
  wire p_53_out;
  wire p_59_out;
  wire [3:0]p_5_out;
  wire [63:0]p_60_out;
  wire p_61_out;
  wire p_68_out;
  wire [31:0]p_6_out;
  wire p_71_out;
  wire [31:0]p_72_out;
  wire p_79_out;
  wire [4:0]p_80_out;
  wire [4:0]p_81_out;
  wire [31:0]p_82_out;
  wire p_83_out;
  wire p_85_out;
  wire [12:0]p_8_out;
  wire prmtr_update_complete;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_fifo_ainit_nosync;
  wire s_valid0;
  wire stop_i;

  assign axi_vdma_tstvec[63] = \<const0> ;
  assign axi_vdma_tstvec[62] = \<const0> ;
  assign axi_vdma_tstvec[61] = \<const0> ;
  assign axi_vdma_tstvec[60] = \<const0> ;
  assign axi_vdma_tstvec[59] = \<const0> ;
  assign axi_vdma_tstvec[58] = \<const0> ;
  assign axi_vdma_tstvec[57] = \<const0> ;
  assign axi_vdma_tstvec[56] = \<const0> ;
  assign axi_vdma_tstvec[55] = \<const0> ;
  assign axi_vdma_tstvec[54] = \<const0> ;
  assign axi_vdma_tstvec[53] = \<const0> ;
  assign axi_vdma_tstvec[52] = \<const0> ;
  assign axi_vdma_tstvec[51] = \<const0> ;
  assign axi_vdma_tstvec[50] = \<const0> ;
  assign axi_vdma_tstvec[49] = \<const0> ;
  assign axi_vdma_tstvec[48] = \<const0> ;
  assign axi_vdma_tstvec[47] = \<const0> ;
  assign axi_vdma_tstvec[46] = \<const0> ;
  assign axi_vdma_tstvec[45] = \<const0> ;
  assign axi_vdma_tstvec[44] = \<const0> ;
  assign axi_vdma_tstvec[43] = \<const0> ;
  assign axi_vdma_tstvec[42] = \<const0> ;
  assign axi_vdma_tstvec[41] = \<const0> ;
  assign axi_vdma_tstvec[40] = \<const0> ;
  assign axi_vdma_tstvec[39] = \<const0> ;
  assign axi_vdma_tstvec[38] = \<const0> ;
  assign axi_vdma_tstvec[37] = \<const0> ;
  assign axi_vdma_tstvec[36] = \<const0> ;
  assign axi_vdma_tstvec[35] = \<const0> ;
  assign axi_vdma_tstvec[34] = \<const0> ;
  assign axi_vdma_tstvec[33] = \<const0> ;
  assign axi_vdma_tstvec[32] = \<const0> ;
  assign axi_vdma_tstvec[31] = \<const0> ;
  assign axi_vdma_tstvec[30] = \<const0> ;
  assign axi_vdma_tstvec[29] = \<const0> ;
  assign axi_vdma_tstvec[28] = \<const0> ;
  assign axi_vdma_tstvec[27] = \<const0> ;
  assign axi_vdma_tstvec[26] = \<const0> ;
  assign axi_vdma_tstvec[25] = \<const0> ;
  assign axi_vdma_tstvec[24] = \<const0> ;
  assign axi_vdma_tstvec[23] = \<const0> ;
  assign axi_vdma_tstvec[22] = \<const0> ;
  assign axi_vdma_tstvec[21] = \<const0> ;
  assign axi_vdma_tstvec[20] = \<const0> ;
  assign axi_vdma_tstvec[19] = \<const0> ;
  assign axi_vdma_tstvec[18] = \<const0> ;
  assign axi_vdma_tstvec[17] = \<const0> ;
  assign axi_vdma_tstvec[16] = \<const0> ;
  assign axi_vdma_tstvec[15] = \<const0> ;
  assign axi_vdma_tstvec[14] = \<const0> ;
  assign axi_vdma_tstvec[13] = \<const0> ;
  assign axi_vdma_tstvec[12] = \<const0> ;
  assign axi_vdma_tstvec[11] = \<const0> ;
  assign axi_vdma_tstvec[10] = \<const0> ;
  assign axi_vdma_tstvec[9] = \<const0> ;
  assign axi_vdma_tstvec[8] = \<const0> ;
  assign axi_vdma_tstvec[7] = \<const0> ;
  assign axi_vdma_tstvec[6] = \<const0> ;
  assign axi_vdma_tstvec[5] = \<const0> ;
  assign axi_vdma_tstvec[4] = \<const0> ;
  assign axi_vdma_tstvec[3] = \<const0> ;
  assign axi_vdma_tstvec[2] = \<const0> ;
  assign axi_vdma_tstvec[1] = \<const0> ;
  assign axi_vdma_tstvec[0] = \<const0> ;
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3:0] = \^m_axi_mm2s_arlen [3:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \^m_axi_mm2s_arsize [1];
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_s2mm_awaddr[31] = \<const0> ;
  assign m_axi_s2mm_awaddr[30] = \<const0> ;
  assign m_axi_s2mm_awaddr[29] = \<const0> ;
  assign m_axi_s2mm_awaddr[28] = \<const0> ;
  assign m_axi_s2mm_awaddr[27] = \<const0> ;
  assign m_axi_s2mm_awaddr[26] = \<const0> ;
  assign m_axi_s2mm_awaddr[25] = \<const0> ;
  assign m_axi_s2mm_awaddr[24] = \<const0> ;
  assign m_axi_s2mm_awaddr[23] = \<const0> ;
  assign m_axi_s2mm_awaddr[22] = \<const0> ;
  assign m_axi_s2mm_awaddr[21] = \<const0> ;
  assign m_axi_s2mm_awaddr[20] = \<const0> ;
  assign m_axi_s2mm_awaddr[19] = \<const0> ;
  assign m_axi_s2mm_awaddr[18] = \<const0> ;
  assign m_axi_s2mm_awaddr[17] = \<const0> ;
  assign m_axi_s2mm_awaddr[16] = \<const0> ;
  assign m_axi_s2mm_awaddr[15] = \<const0> ;
  assign m_axi_s2mm_awaddr[14] = \<const0> ;
  assign m_axi_s2mm_awaddr[13] = \<const0> ;
  assign m_axi_s2mm_awaddr[12] = \<const0> ;
  assign m_axi_s2mm_awaddr[11] = \<const0> ;
  assign m_axi_s2mm_awaddr[10] = \<const0> ;
  assign m_axi_s2mm_awaddr[9] = \<const0> ;
  assign m_axi_s2mm_awaddr[8] = \<const0> ;
  assign m_axi_s2mm_awaddr[7] = \<const0> ;
  assign m_axi_s2mm_awaddr[6] = \<const0> ;
  assign m_axi_s2mm_awaddr[5] = \<const0> ;
  assign m_axi_s2mm_awaddr[4] = \<const0> ;
  assign m_axi_s2mm_awaddr[3] = \<const0> ;
  assign m_axi_s2mm_awaddr[2] = \<const0> ;
  assign m_axi_s2mm_awaddr[1] = \<const0> ;
  assign m_axi_s2mm_awaddr[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \<const0> ;
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3] = \<const0> ;
  assign m_axi_s2mm_awlen[2] = \<const0> ;
  assign m_axi_s2mm_awlen[1] = \<const0> ;
  assign m_axi_s2mm_awlen[0] = \<const0> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \<const0> ;
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awvalid = \<const0> ;
  assign m_axi_s2mm_bready = \<const0> ;
  assign m_axi_s2mm_wdata[63] = \<const0> ;
  assign m_axi_s2mm_wdata[62] = \<const0> ;
  assign m_axi_s2mm_wdata[61] = \<const0> ;
  assign m_axi_s2mm_wdata[60] = \<const0> ;
  assign m_axi_s2mm_wdata[59] = \<const0> ;
  assign m_axi_s2mm_wdata[58] = \<const0> ;
  assign m_axi_s2mm_wdata[57] = \<const0> ;
  assign m_axi_s2mm_wdata[56] = \<const0> ;
  assign m_axi_s2mm_wdata[55] = \<const0> ;
  assign m_axi_s2mm_wdata[54] = \<const0> ;
  assign m_axi_s2mm_wdata[53] = \<const0> ;
  assign m_axi_s2mm_wdata[52] = \<const0> ;
  assign m_axi_s2mm_wdata[51] = \<const0> ;
  assign m_axi_s2mm_wdata[50] = \<const0> ;
  assign m_axi_s2mm_wdata[49] = \<const0> ;
  assign m_axi_s2mm_wdata[48] = \<const0> ;
  assign m_axi_s2mm_wdata[47] = \<const0> ;
  assign m_axi_s2mm_wdata[46] = \<const0> ;
  assign m_axi_s2mm_wdata[45] = \<const0> ;
  assign m_axi_s2mm_wdata[44] = \<const0> ;
  assign m_axi_s2mm_wdata[43] = \<const0> ;
  assign m_axi_s2mm_wdata[42] = \<const0> ;
  assign m_axi_s2mm_wdata[41] = \<const0> ;
  assign m_axi_s2mm_wdata[40] = \<const0> ;
  assign m_axi_s2mm_wdata[39] = \<const0> ;
  assign m_axi_s2mm_wdata[38] = \<const0> ;
  assign m_axi_s2mm_wdata[37] = \<const0> ;
  assign m_axi_s2mm_wdata[36] = \<const0> ;
  assign m_axi_s2mm_wdata[35] = \<const0> ;
  assign m_axi_s2mm_wdata[34] = \<const0> ;
  assign m_axi_s2mm_wdata[33] = \<const0> ;
  assign m_axi_s2mm_wdata[32] = \<const0> ;
  assign m_axi_s2mm_wdata[31] = \<const0> ;
  assign m_axi_s2mm_wdata[30] = \<const0> ;
  assign m_axi_s2mm_wdata[29] = \<const0> ;
  assign m_axi_s2mm_wdata[28] = \<const0> ;
  assign m_axi_s2mm_wdata[27] = \<const0> ;
  assign m_axi_s2mm_wdata[26] = \<const0> ;
  assign m_axi_s2mm_wdata[25] = \<const0> ;
  assign m_axi_s2mm_wdata[24] = \<const0> ;
  assign m_axi_s2mm_wdata[23] = \<const0> ;
  assign m_axi_s2mm_wdata[22] = \<const0> ;
  assign m_axi_s2mm_wdata[21] = \<const0> ;
  assign m_axi_s2mm_wdata[20] = \<const0> ;
  assign m_axi_s2mm_wdata[19] = \<const0> ;
  assign m_axi_s2mm_wdata[18] = \<const0> ;
  assign m_axi_s2mm_wdata[17] = \<const0> ;
  assign m_axi_s2mm_wdata[16] = \<const0> ;
  assign m_axi_s2mm_wdata[15] = \<const0> ;
  assign m_axi_s2mm_wdata[14] = \<const0> ;
  assign m_axi_s2mm_wdata[13] = \<const0> ;
  assign m_axi_s2mm_wdata[12] = \<const0> ;
  assign m_axi_s2mm_wdata[11] = \<const0> ;
  assign m_axi_s2mm_wdata[10] = \<const0> ;
  assign m_axi_s2mm_wdata[9] = \<const0> ;
  assign m_axi_s2mm_wdata[8] = \<const0> ;
  assign m_axi_s2mm_wdata[7] = \<const0> ;
  assign m_axi_s2mm_wdata[6] = \<const0> ;
  assign m_axi_s2mm_wdata[5] = \<const0> ;
  assign m_axi_s2mm_wdata[4] = \<const0> ;
  assign m_axi_s2mm_wdata[3] = \<const0> ;
  assign m_axi_s2mm_wdata[2] = \<const0> ;
  assign m_axi_s2mm_wdata[1] = \<const0> ;
  assign m_axi_s2mm_wdata[0] = \<const0> ;
  assign m_axi_s2mm_wlast = \<const0> ;
  assign m_axi_s2mm_wstrb[7] = \<const0> ;
  assign m_axi_s2mm_wstrb[6] = \<const0> ;
  assign m_axi_s2mm_wstrb[5] = \<const0> ;
  assign m_axi_s2mm_wstrb[4] = \<const0> ;
  assign m_axi_s2mm_wstrb[3] = \<const0> ;
  assign m_axi_s2mm_wstrb[2] = \<const0> ;
  assign m_axi_s2mm_wstrb[1] = \<const0> ;
  assign m_axi_s2mm_wstrb[0] = \<const0> ;
  assign m_axi_s2mm_wvalid = \<const0> ;
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign mm2s_buffer_almost_empty = \<const0> ;
  assign mm2s_buffer_empty = \<const0> ;
  assign mm2s_fsync_out = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const1> ;
  assign mm2s_prmtr_update = \<const0> ;
  assign s2mm_buffer_almost_full = \<const0> ;
  assign s2mm_buffer_full = \<const0> ;
  assign s2mm_frame_ptr_out[5] = \<const0> ;
  assign s2mm_frame_ptr_out[4] = \<const0> ;
  assign s2mm_frame_ptr_out[3] = \<const0> ;
  assign s2mm_frame_ptr_out[2] = \<const0> ;
  assign s2mm_frame_ptr_out[1] = \<const0> ;
  assign s2mm_frame_ptr_out[0] = \<const0> ;
  assign s2mm_fsync_out = \<const0> ;
  assign s2mm_introut = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const1> ;
  assign s2mm_prmtr_update = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axis_s2mm_tready = \<const0> ;
  system_axi_vdma_0_0_axi_vdma_reg_if AXI_LITE_REG_INTERFACE_I
       (.D(mm2s_axi2ip_wrdata),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg (AXI_LITE_REG_INTERFACE_I_n_40),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 (AXI_LITE_REG_INTERFACE_I_n_48),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (AXI_LITE_REG_INTERFACE_I_n_82),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (AXI_LITE_REG_INTERFACE_I_n_49),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (mm2s_irqdelay_status),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] (mm2s_irqthresh_status),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2] (p_82_out),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] (AXI_LITE_REG_INTERFACE_I_n_80),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30] (AXI_LITE_REG_INTERFACE_I_n_79),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] (AXI_LITE_REG_INTERFACE_I_n_81),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_156 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_142 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_141 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\mm2s_reg_module_strt_addr[0] [31:16]),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158 ),
        .\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] (p_34_out),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] (p_80_out),
        .Q(p_81_out),
        .SR(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2 ),
        .dly_irq_reg(AXI_LITE_REG_INTERFACE_I_n_85),
        .dly_irq_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .err_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ),
        .in0({AXI_LITE_REG_INTERFACE_I_n_50,AXI_LITE_REG_INTERFACE_I_n_51,AXI_LITE_REG_INTERFACE_I_n_52,AXI_LITE_REG_INTERFACE_I_n_53,AXI_LITE_REG_INTERFACE_I_n_54,AXI_LITE_REG_INTERFACE_I_n_55,AXI_LITE_REG_INTERFACE_I_n_56,AXI_LITE_REG_INTERFACE_I_n_57,AXI_LITE_REG_INTERFACE_I_n_58,AXI_LITE_REG_INTERFACE_I_n_59,AXI_LITE_REG_INTERFACE_I_n_60,AXI_LITE_REG_INTERFACE_I_n_61,AXI_LITE_REG_INTERFACE_I_n_62,AXI_LITE_REG_INTERFACE_I_n_63,AXI_LITE_REG_INTERFACE_I_n_64,AXI_LITE_REG_INTERFACE_I_n_65,AXI_LITE_REG_INTERFACE_I_n_66,AXI_LITE_REG_INTERFACE_I_n_67,AXI_LITE_REG_INTERFACE_I_n_68,AXI_LITE_REG_INTERFACE_I_n_69,AXI_LITE_REG_INTERFACE_I_n_70,AXI_LITE_REG_INTERFACE_I_n_71,AXI_LITE_REG_INTERFACE_I_n_72,AXI_LITE_REG_INTERFACE_I_n_73,AXI_LITE_REG_INTERFACE_I_n_74,AXI_LITE_REG_INTERFACE_I_n_75,AXI_LITE_REG_INTERFACE_I_n_76,AXI_LITE_REG_INTERFACE_I_n_77,AXI_LITE_REG_INTERFACE_I_n_78}),
        .ioc_irq_reg(AXI_LITE_REG_INTERFACE_I_n_84),
        .ioc_irq_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[23:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_introut(mm2s_introut),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .out(mm2s_axi2ip_rdaddr),
        .p_71_out(p_71_out),
        .p_72_out({p_72_out[31:13],p_72_out[4],p_72_out[2:0]}),
        .p_79_out(p_79_out),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_resetn_i_reg(mm2s_prmry_resetn),
        .prmtr_updt_complete_i_reg(AXI_LITE_REG_INTERFACE_I_n_83),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[7:2]),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[7:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
  system_axi_vdma_0_0_axi_vdma_mngr \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR 
       (.D(mm2s_axi2ip_wrdata[4]),
        .E(I_PRMRY_DATAMOVER_n_43),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] (p_34_out),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\mm2s_reg_module_strt_addr[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (p_36_out),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (mm2s_reg_module_stride),
        .Q(p_52_out),
        .SR(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .decerr_i(\I_CMDSTS/decerr_i ),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39 ),
        .dma_interr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60 ),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halted_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30 ),
        .halted_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ),
        .in0(p_47_out),
        .initial_frame(initial_frame),
        .interr_i(\I_CMDSTS/interr_i ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1]),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(mm2s_prmry_resetn),
        .p_0_in(p_0_in__0),
        .p_1_out(p_1_out),
        .p_27_out(p_27_out),
        .p_2_out(p_2_out),
        .p_39_out(p_39_out),
        .p_40_out(p_40_out),
        .p_41_out(p_41_out),
        .p_48_out(p_48_out),
        .p_49_out(p_49_out),
        .p_50_out(p_50_out),
        .p_53_out(p_53_out),
        .p_59_out(p_59_out),
        .p_61_out(p_61_out),
        .p_68_out(p_68_out),
        .p_71_out(p_71_out),
        .p_72_out(p_72_out[2:0]),
        .prmry_resetn_i_reg(\I_SM/cmnds_queued0 ),
        .prmtr_update_complete(prmtr_update_complete),
        .\ptr_ref_i_reg[4] (p_81_out),
        .\reg_module_hsize_reg[15] (mm2s_reg_module_hsize),
        .\reg_module_vsize_reg[12] (mm2s_reg_module_vsize),
        .s_axis_cmd_tvalid0(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .\sig_addr_cntr_lsh_kh_reg[31] ({p_60_out[63:32],p_60_out[23],p_60_out[15:0]}),
        .sig_halt_cmplt_reg(I_PRMRY_DATAMOVER_n_50),
        .slverr_i(\I_CMDSTS/slverr_i ),
        .stop_i(stop_i));
  system_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I 
       (.E(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RST_MODULE_n_20),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (mm2s_axis_resetn),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (p_4_out_1),
        .\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] (p_8_out),
        .Q(p_5_out),
        .SR(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .out(p_3_out),
        .p_0_in(p_0_in),
        .p_11_out(p_11_out),
        .p_19_out(p_19_out),
        .p_4_out(p_4_out),
        .p_83_out(p_83_out),
        .p_85_out(p_85_out),
        .s_valid0(s_valid0),
        .\sig_data_reg_out_reg[31] (p_6_out),
        .sig_m_valid_dup_reg(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ));
  system_axi_vdma_0_0_axi_vdma_fsync_gen \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I 
       (.\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_2 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg (I_AXI_DMA_INTRPT_n_19),
        .SR(p_0_in__0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .p_27_out(p_27_out),
        .p_2_out(p_2_out),
        .p_40_out(p_40_out),
        .p_50_out(p_50_out),
        .p_72_out(p_72_out[0]),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored ));
  system_axi_vdma_0_0_axi_vdma_mm2s_linebuf \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I 
       (.DIN({dm2linebuf_mm2s_tlast,dm2linebuf_mm2s_tkeep,dm2linebuf_mm2s_tdata}),
        .E(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en ),
        .\FSM_onehot_state_reg[4] (p_3_out),
        .FULL(fifo_full_i),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RST_MODULE_n_17),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (mm2s_axis_resetn),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] (p_8_out),
        .Q(p_52_out),
        .SR(p_0_in__0),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ),
        .p_0_in(p_0_in),
        .p_11_out(p_11_out),
        .p_1_out(p_1_out),
        .p_27_out(p_27_out),
        .p_4_out(p_4_out),
        .p_83_out(p_83_out),
        .p_85_out(p_85_out),
        .prmry_resetn_i_reg(mm2s_prmry_resetn),
        .\r0_data_reg[31] (p_6_out),
        .\r0_keep_reg[3] (p_5_out),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .sig_last_reg_out_reg(m_axis_fifo_ainit_nosync));
  system_axi_vdma_0_0_axi_vdma_reg_module \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I 
       (.D(mm2s_axi2ip_wrdata),
        .E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166 ),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg (\GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_2 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ({p_72_out[31:13],p_72_out[4],p_72_out[2:0]}),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] (mm2s_axi2ip_rdaddr),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] (AXI_LITE_REG_INTERFACE_I_n_80),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] (AXI_LITE_REG_INTERFACE_I_n_79),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 (AXI_LITE_REG_INTERFACE_I_n_81),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] (AXI_LITE_REG_INTERFACE_I_n_40),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 (AXI_LITE_REG_INTERFACE_I_n_49),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] (AXI_LITE_REG_INTERFACE_I_n_83),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_84),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_85),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] (AXI_LITE_REG_INTERFACE_I_n_48),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_165 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_157 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_156 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_142 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_141 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_164 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_163 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_162 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_161 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_160 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_159 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_158 ),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] (p_81_out),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] (p_80_out),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (p_36_out),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .Q(\mm2s_reg_module_strt_addr[0] ),
        .SR(p_0_in__0),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .decerr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_18),
        .err_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ),
        .halt_i0(\GEN_RESET_FOR_MM2S.RESET_I/halt_i0 ),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halt_reset_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64 ),
        .halted_set_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30 ),
        .\hsize_vid_reg[15] (mm2s_reg_module_hsize),
        .in0({AXI_LITE_REG_INTERFACE_I_n_50,AXI_LITE_REG_INTERFACE_I_n_51,AXI_LITE_REG_INTERFACE_I_n_52,AXI_LITE_REG_INTERFACE_I_n_53,AXI_LITE_REG_INTERFACE_I_n_54,AXI_LITE_REG_INTERFACE_I_n_55,AXI_LITE_REG_INTERFACE_I_n_56,AXI_LITE_REG_INTERFACE_I_n_57,AXI_LITE_REG_INTERFACE_I_n_58,AXI_LITE_REG_INTERFACE_I_n_59,AXI_LITE_REG_INTERFACE_I_n_60,AXI_LITE_REG_INTERFACE_I_n_61,AXI_LITE_REG_INTERFACE_I_n_62,AXI_LITE_REG_INTERFACE_I_n_63,AXI_LITE_REG_INTERFACE_I_n_64,AXI_LITE_REG_INTERFACE_I_n_65,AXI_LITE_REG_INTERFACE_I_n_66,AXI_LITE_REG_INTERFACE_I_n_67,AXI_LITE_REG_INTERFACE_I_n_68,AXI_LITE_REG_INTERFACE_I_n_69,AXI_LITE_REG_INTERFACE_I_n_70,AXI_LITE_REG_INTERFACE_I_n_71,AXI_LITE_REG_INTERFACE_I_n_72,AXI_LITE_REG_INTERFACE_I_n_73,AXI_LITE_REG_INTERFACE_I_n_74,AXI_LITE_REG_INTERFACE_I_n_75,AXI_LITE_REG_INTERFACE_I_n_76,AXI_LITE_REG_INTERFACE_I_n_77,AXI_LITE_REG_INTERFACE_I_n_78}),
        .initial_frame(initial_frame),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[23:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .out(p_82_out),
        .p_21_out(p_21_out),
        .p_27_out(p_27_out),
        .p_39_out(p_39_out),
        .p_48_out(p_48_out),
        .p_4_out(p_4_out_0),
        .p_50_out(p_50_out),
        .p_53_out(p_53_out),
        .p_68_out(p_68_out),
        .p_71_out(p_71_out),
        .p_79_out(p_79_out),
        .prmry_resetn_i_reg(mm2s_prmry_resetn),
        .prmry_resetn_i_reg_0(AXI_LITE_REG_INTERFACE_I_n_82),
        .prmtr_update_complete(prmtr_update_complete),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_19),
        .run_stop_d1(\GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1 ),
        .s_axis_cmd_tvalid0(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .slverr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38 ),
        .soft_reset_d1(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ),
        .stop_i(stop_i),
        .\stride_vid_reg[15] (mm2s_reg_module_stride),
        .\vsize_vid_reg[12] (mm2s_reg_module_vsize));
  system_axi_vdma_0_0_axi_vdma_sof_gen \GEN_SPRT_FOR_MM2S.MM2S_SOF_I 
       (.m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(mm2s_axis_resetn),
        .p_19_out(p_19_out),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ),
        .s_valid0(s_valid0),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  system_axi_vdma_0_0_axi_vdma_vid_cdc \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I 
       (.\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] (p_4_out_1),
        .SR(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .in0(p_47_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_frame_ptr_in(mm2s_frame_ptr_in),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .out(mm2s_axis_resetn),
        .p_11_out(p_11_out),
        .p_19_out(p_19_out),
        .p_21_out(p_21_out),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ),
        .p_in_d1_cdc_from_0(\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ),
        .prmry_in_xored_1(\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored ),
        .prmry_resetn_i_reg(p_0_in__0));
  GND GND
       (.G(\<const0> ));
  system_axi_vdma_0_0_axi_vdma_intrpt I_AXI_DMA_INTRPT
       (.E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_166 ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ({p_72_out[31:16],p_72_out[4]}),
        .\GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg (I_AXI_DMA_INTRPT_n_19),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 (mm2s_irqthresh_status),
        .Q(mm2s_irqdelay_status),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .out(mm2s_prmry_resetn),
        .p_21_out(p_21_out),
        .p_49_out(p_49_out),
        .p_4_out(p_4_out_0),
        .p_53_out(p_53_out),
        .prmry_resetn_i_reg(p_0_in__0));
  system_axi_vdma_0_0_axi_datamover I_PRMRY_DATAMOVER
       (.DIN({dm2linebuf_mm2s_tlast,dm2linebuf_mm2s_tkeep,dm2linebuf_mm2s_tdata}),
        .E(I_PRMRY_DATAMOVER_n_43),
        .FULL(fifo_full_i),
        .\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] (I_PRMRY_DATAMOVER_n_45),
        .Q(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_reg(I_PRMRY_DATAMOVER_n_50),
        .decerr_i(\I_CMDSTS/decerr_i ),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .\dmacr_i_reg[0] (p_72_out[0]),
        .fifo_wren(fifo_wren),
        .halt_i_reg(I_RST_MODULE_n_21),
        .in({p_60_out[63:32],p_60_out[23],p_60_out[15:0]}),
        .interr_i(\I_CMDSTS/interr_i ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(mm2s_dm_prmry_resetn),
        .p_27_out(p_27_out),
        .p_59_out(p_59_out),
        .p_61_out(p_61_out),
        .prmry_resetn_i_reg(I_RST_MODULE_n_10),
        .prmry_resetn_i_reg_0(mm2s_prmry_resetn),
        .sig_dre_tvalid_i_reg(I_RST_MODULE_n_12),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .slverr_i(\I_CMDSTS/slverr_i ),
        .sts_tready_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31 ));
  system_axi_vdma_0_0_axi_vdma_rst_module I_RST_MODULE
       (.D(mm2s_axi2ip_wrdata[2]),
        .FULL(fifo_full_i),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from (mm2s_axis_resetn),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg (I_RST_MODULE_n_20),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] (p_0_in__0),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (I_RST_MODULE_n_10),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 (I_RST_MODULE_n_12),
        .SR(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/scndry_reset2 ),
        .axi_resetn(axi_resetn),
        .\cmnds_queued_reg[0] (\I_SM/cmnds_queued0 ),
        .\cmnds_queued_reg[5] (p_41_out),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .dma_err(dma_err),
        .\dmacr_i_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64 ),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_18),
        .\dmacr_i_reg[2]_0 ({p_72_out[2],p_72_out[0]}),
        .fifo_wren(fifo_wren),
        .halt_i0(\GEN_RESET_FOR_MM2S.RESET_I/halt_i0 ),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[0]),
        .mm2s_halt(mm2s_halt),
        .out(mm2s_prmry_resetn),
        .p_11_out(p_11_out),
        .p_27_out(p_27_out),
        .p_39_out(p_39_out),
        .prmry_in(s_axi_lite_resetn),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_19),
        .run_stop_d1(\GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(mm2s_dm_prmry_resetn),
        .sig_coelsc_reg_full_reg(I_PRMRY_DATAMOVER_n_45),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_21),
        .sig_s_ready_out_reg(I_RST_MODULE_n_17),
        .soft_reset_d1(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_afifo_builtin" *) 
module system_axi_vdma_0_0_axi_vdma_afifo_builtin
   (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    FULL,
    EMPTY,
    DOUT,
    m_axi_mm2s_aclk,
    s_axis_fifo_ainit_nosync_reg,
    m_axis_mm2s_aclk,
    dm2linebuf_mm2s_tvalid,
    p_27_out,
    DIN,
    mm2s_halt,
    prmry_resetn_i_reg,
    RD_EN,
    fifo_wren);
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output FULL;
  output EMPTY;
  output [37:0]DOUT;
  input m_axi_mm2s_aclk;
  input s_axis_fifo_ainit_nosync_reg;
  input m_axis_mm2s_aclk;
  input dm2linebuf_mm2s_tvalid;
  input p_27_out;
  input [37:0]DIN;
  input mm2s_halt;
  input prmry_resetn_i_reg;
  input RD_EN;
  input fifo_wren;

  wire [37:0]DIN;
  wire [37:0]DOUT;
  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire dm2linebuf_mm2s_tvalid;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_halt;
  wire p_27_out;
  wire prmry_resetn_i_reg;
  wire s_axis_fifo_ainit_nosync_reg;

  system_axi_vdma_0_0_fifo_generator_v13_2_1 fg_builtin_fifo_inst
       (.DIN(DIN),
        .DOUT(DOUT),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .RD_EN(RD_EN),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .p_27_out(p_27_out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .s_axis_fifo_ainit_nosync_reg(s_axis_fifo_ainit_nosync_reg));
endmodule

(* ORIG_REF_NAME = "axi_vdma_cmdsts_if" *) 
module system_axi_vdma_0_0_axi_vdma_cmdsts_if
   (\cmnds_queued_reg[7] ,
    err_i_reg_0,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    err_i_reg_1,
    dmacntrl_ns11_out,
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_reg ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    dma_decerr_reg,
    dma_slverr_reg,
    \sig_addr_cntr_lsh_kh_reg[31] ,
    out,
    m_axi_mm2s_aclk,
    p_0_in,
    decerr_i,
    slverr_i,
    interr_i,
    s_axis_cmd_tvalid0,
    E,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    p_72_out,
    frame_sync_reg,
    mm2s_halt,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    zero_vsize_err,
    zero_hsize_err,
    dma_decerr_reg_0,
    dma_slverr_reg_0,
    D);
  output \cmnds_queued_reg[7] ;
  output err_i_reg_0;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output err_i_reg_1;
  output dmacntrl_ns11_out;
  output \GEN_NO_STORE_AND_FORWARD.axis_data_available_reg ;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output dma_decerr_reg;
  output dma_slverr_reg;
  output [48:0]\sig_addr_cntr_lsh_kh_reg[31] ;
  input out;
  input m_axi_mm2s_aclk;
  input p_0_in;
  input decerr_i;
  input slverr_i;
  input interr_i;
  input s_axis_cmd_tvalid0;
  input [0:0]E;
  input \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  input [1:0]p_72_out;
  input frame_sync_reg;
  input mm2s_halt;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input zero_vsize_err;
  input zero_hsize_err;
  input dma_decerr_reg_0;
  input dma_slverr_reg_0;
  input [48:0]D;

  wire [48:0]D;
  wire [0:0]E;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire \GEN_NO_STORE_AND_FORWARD.axis_data_available_reg ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \cmnds_queued_reg[7] ;
  wire decerr_i;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire dmacntrl_ns11_out;
  wire err_i_i_1_n_0;
  wire err_i_reg_0;
  wire err_i_reg_1;
  wire frame_sync_reg;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire out;
  wire p_0_in;
  wire p_57_out;
  wire p_58_out;
  wire [1:0]p_72_out;
  wire s_axis_cmd_tvalid0;
  wire [48:0]\sig_addr_cntr_lsh_kh_reg[31] ;
  wire slverr_i;
  wire zero_hsize_err;
  wire zero_vsize_err;

  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_2 
       (.I0(err_i_reg_1),
        .I1(p_72_out[1]),
        .I2(frame_sync_reg),
        .I3(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .I4(mm2s_halt),
        .I5(p_72_out[0]),
        .O(\GEN_NO_STORE_AND_FORWARD.axis_data_available_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(\cmnds_queued_reg[7] ),
        .I1(\INFERRED_GEN.cnt_i_reg[2] ),
        .O(\INFERRED_GEN.cnt_i_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(decerr_i),
        .Q(p_58_out),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    dma_decerr_i_1
       (.I0(p_58_out),
        .I1(dma_decerr_reg_0),
        .O(dma_decerr_reg));
  LUT2 #(
    .INIT(4'hE)) 
    dma_slverr_i_1
       (.I0(p_57_out),
        .I1(dma_slverr_reg_0),
        .O(dma_slverr_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1
       (.I0(p_57_out),
        .I1(p_58_out),
        .I2(err_i_reg_0),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(err_i_reg_1),
        .O(err_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_i_i_1_n_0),
        .Q(err_i_reg_1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(interr_i),
        .Q(err_i_reg_0),
        .R(p_0_in));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [0]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [10]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [11]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [12]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [13]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [14]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [15]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [1]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [16]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [2]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [17]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [18]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [19]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [20]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [21]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [22]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [23]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [24]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [3]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [25]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [26]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [27]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [28]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [29]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [30]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [31]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [32]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [33]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [34]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [4]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [35]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [36]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [37]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [38]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [39]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [40]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [41]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [42]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [43]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [44]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [5]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [45]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [46]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[47]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [47]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[48]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [48]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [6]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [7]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [8]),
        .R(s_axis_cmd_tvalid0));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [9]),
        .R(s_axis_cmd_tvalid0));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .R(s_axis_cmd_tvalid0));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slverr_i),
        .Q(p_57_out),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(\cmnds_queued_reg[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vert_count[12]_i_4 
       (.I0(err_i_reg_1),
        .I1(p_72_out[1]),
        .I2(frame_sync_reg),
        .I3(mm2s_halt),
        .O(dmacntrl_ns11_out));
endmodule

(* ORIG_REF_NAME = "axi_vdma_fsync_gen" *) 
module system_axi_vdma_0_0_axi_vdma_fsync_gen
   (p_27_out,
    mask_fsync_out_i,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ,
    prmry_in_xored,
    SR,
    p_40_out,
    m_axi_mm2s_aclk,
    p_2_out,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ,
    p_50_out,
    p_72_out,
    p_in_d1_cdc_from);
  output p_27_out;
  output mask_fsync_out_i;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  output prmry_in_xored;
  input [0:0]SR;
  input p_40_out;
  input m_axi_mm2s_aclk;
  input p_2_out;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  input p_50_out;
  input [0:0]p_72_out;
  input p_in_d1_cdc_from;

  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  wire [0:0]SR;
  wire all_idle_d1;
  wire all_idle_d2;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire p_26_out;
  wire p_27_out;
  wire p_2_out;
  wire p_40_out;
  wire p_50_out;
  wire [0:0]p_72_out;
  wire p_8_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;

  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5 
       (.I0(p_26_out),
        .I1(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_40_out),
        .Q(all_idle_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(all_idle_d1),
        .Q(all_idle_d2),
        .R(SR));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_FREE_RUN_MODE.frame_sync_i_i_1 
       (.I0(all_idle_d1),
        .I1(p_72_out),
        .I2(all_idle_d2),
        .O(p_8_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.frame_sync_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(p_27_out),
        .R(SR));
  FDRE \GEN_FREE_RUN_MODE.frame_sync_out_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(p_26_out),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ),
        .Q(mask_fsync_out_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(mask_fsync_out_i),
        .I1(p_50_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mngr" *) 
module system_axi_vdma_0_0_axi_vdma_genlock_mngr
   (p_48_out,
    in0,
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ,
    p_0_in,
    valid_frame_sync_d2,
    m_axi_mm2s_aclk,
    p_72_out,
    out,
    p_71_out,
    Q);
  output p_48_out;
  output [0:0]in0;
  output \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  input p_0_in;
  input valid_frame_sync_d2;
  input m_axi_mm2s_aclk;
  input [0:0]p_72_out;
  input out;
  input p_71_out;
  input [4:0]Q;

  wire \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ;
  wire \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  wire [4:0]Q;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire out;
  wire p_0_in;
  wire p_48_out;
  wire p_71_out;
  wire [0:0]p_72_out;
  wire s_frame_ptr_out;
  wire valid_frame_sync_d2;

  LUT1 #(
    .INIT(2'h1)) 
    \GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1 
       (.I0(mstr_reverse_order_d2),
        .O(s_frame_ptr_out));
  FDRE \GENLOCK_FOR_MASTER.frame_ptr_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_frame_ptr_out),
        .Q(in0),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(p_0_in));
  FDSE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(p_0_in));
  LUT5 #(
    .INIT(32'hFFFF6AFF)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1 
       (.I0(mstr_reverse_order),
        .I1(p_72_out),
        .I2(\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ),
        .I3(out),
        .I4(p_71_out),
        .O(\GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d2),
        .Q(p_48_out),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(valid_frame_sync_d2),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_intrpt" *) 
module system_axi_vdma_0_0_axi_vdma_intrpt
   (mm2s_dly_irq_set,
    ch1_delay_cnt_en,
    mm2s_ioc_irq_set,
    Q,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ,
    p_4_out,
    m_axi_mm2s_aclk,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] ,
    p_21_out,
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ,
    p_53_out,
    out,
    p_49_out,
    mask_fsync_out_i,
    prmry_resetn_i_reg,
    E);
  output mm2s_dly_irq_set;
  output ch1_delay_cnt_en;
  output mm2s_ioc_irq_set;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  output \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  input p_4_out;
  input m_axi_mm2s_aclk;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input [16:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  input \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] ;
  input p_21_out;
  input \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ;
  input p_53_out;
  input out;
  input p_49_out;
  input mask_fsync_out_i;
  input [0:0]prmry_resetn_i_reg;
  input [0:0]E;

  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] ;
  wire [16:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  wire \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  wire [6:0]L;
  wire [7:0]Q;
  wire ch1_delay_cnt_en;
  wire [6:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire mm2s_dly_irq_set;
  wire mm2s_ioc_irq_set;
  wire out;
  wire p_10_out;
  wire p_21_out;
  wire [7:0]p_2_in;
  wire p_49_out;
  wire p_4_out;
  wire p_53_out;
  wire [7:0]plusOp;
  wire [0:0]prmry_resetn_i_reg;

  LUT6 #(
    .INIT(64'h44444444C0000000)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1 
       (.I0(mm2s_ioc_irq_set),
        .I1(out),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [0]),
        .I3(p_49_out),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0 ),
        .I5(mask_fsync_out_i),
        .O(\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(L[1]),
        .I1(L[0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2 
       (.I0(L[5]),
        .I1(L[3]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[6]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(L[2]),
        .I1(L[0]),
        .I2(L[1]),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[2]),
        .I3(L[3]),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[4]),
        .I3(L[2]),
        .I4(L[3]),
        .I5(L[5]),
        .O(ch1_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ),
        .I1(L[5]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .I5(L[6]),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6 
       (.I0(L[0]),
        .I1(L[1]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(L[0]),
        .R(p_4_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(L[1]),
        .R(p_4_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(L[2]),
        .S(p_4_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(L[3]),
        .S(p_4_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(L[4]),
        .S(p_4_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(L[5]),
        .S(p_4_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(L[6]),
        .S(p_4_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[3]),
        .I4(L[5]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(p_4_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .O(plusOp[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(p_10_out),
        .I1(p_4_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(Q[7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I2(Q[6]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000041)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [16]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .O(p_10_out));
  LUT6 #(
    .INIT(64'hF6FFF6FFFFFFF6FF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [13]),
        .I1(Q[4]),
        .I2(p_21_out),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I4(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [10]),
        .I5(Q[1]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(Q[2]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [11]),
        .I2(Q[0]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [9]),
        .I4(Q[6]),
        .I5(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [15]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [11]),
        .I2(Q[2]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [12]),
        .I4(Q[3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(Q[0]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [9]),
        .I2(Q[6]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [15]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(Q[1]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [10]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [14]),
        .I3(Q[5]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [12]),
        .I5(Q[3]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_10_out),
        .Q(mm2s_dly_irq_set),
        .R(p_4_out));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0 ),
        .I1(p_53_out),
        .I2(out),
        .I3(\GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(mm2s_ioc_irq_set),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ),
        .O(p_2_in[0]));
  LUT5 #(
    .INIT(32'hF44F4444)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I4(\GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I4(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [3]),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I5(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [4]),
        .O(p_2_in[3]));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I5(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [5]),
        .O(p_2_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I4(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [6]),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [7]),
        .O(p_2_in[6]));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I4(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [8]),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAAAAAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5 
       (.I0(\GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .S(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .R(prmry_resetn_i_reg));
endmodule

(* ORIG_REF_NAME = "axi_vdma_lite_if" *) 
module system_axi_vdma_0_0_axi_vdma_lite_if
   (D,
    out,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ,
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[5] ,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ,
    mm2s_axi2ip_wrce,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    prmtr_updt_complete_i_reg,
    ioc_irq_reg,
    dly_irq_reg,
    s_axi_lite_rdata,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ,
    p_72_out,
    p_71_out,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] ,
    dma_interr_reg,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] ,
    dly_irq_reg_0,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] ,
    err_irq_reg,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    prmry_resetn_i_reg,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] ,
    mm2s_ioc_irq_set,
    ioc_irq_reg_0,
    mm2s_dly_irq_set,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] );
  output [31:0]D;
  output [1:0]out;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  output \M_GEN_DMACR_REGISTER.dmacr_i_reg[5] ;
  output \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ;
  output [5:0]mm2s_axi2ip_wrce;
  output \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  output [28:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  output prmtr_updt_complete_i_reg;
  output ioc_irq_reg;
  output dly_irq_reg;
  output [31:0]s_axi_lite_rdata;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  input [22:0]p_72_out;
  input p_71_out;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] ;
  input dma_interr_reg;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] ;
  input dly_irq_reg_0;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] ;
  input err_irq_reg;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] ;
  input [15:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input prmry_resetn_i_reg;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] ;
  input mm2s_ioc_irq_set;
  input ioc_irq_reg_0;
  input mm2s_dly_irq_set;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;

  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] ;
  wire [15:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] ;
  wire \M_GEN_DMACR_REGISTER.dmacr_i_reg[5] ;
  wire [0:0]SR;
  wire arvalid;
  wire [7:2]awaddr;
  wire awvalid;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_mm2s_cdc_tig;
  wire \axi2ip_rdaddr_captured_reg_n_0_[2] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[3] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[4] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[5] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[6] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[7] ;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_s2mm_cdc_tig;
  wire [7:2]axi2ip_wraddr_captured;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_s2mm_cdc_tig;
  wire bvalid_out_i_i_1_n_0;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_interr_reg;
  wire err_irq_reg;
  wire [28:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire [20:0]ip2axi_rddata_captured;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_s2mm_cdc_tig;
  wire ip2axi_rddata_int_inferred_i_34_n_0;
  wire ip2axi_rddata_int_inferred_i_35_n_0;
  wire ip2axi_rddata_int_inferred_i_37_n_0;
  wire ip2axi_rddata_int_inferred_i_38_n_0;
  wire ip2axi_rddata_int_inferred_i_39_n_0;
  wire ip2axi_rddata_int_inferred_i_40_n_0;
  wire ip2axi_rddata_int_inferred_i_41_n_0;
  wire ip2axi_rddata_int_inferred_i_42_n_0;
  wire ip2axi_rddata_int_inferred_i_43_n_0;
  wire ip2axi_rddata_int_inferred_i_44_n_0;
  wire ip2axi_rddata_int_inferred_i_45_n_0;
  wire ip2axi_rddata_int_inferred_i_46_n_0;
  wire ip2axi_rddata_int_inferred_i_47_n_0;
  wire ip2axi_rddata_int_inferred_i_48_n_0;
  wire ip2axi_rddata_int_inferred_i_49_n_0;
  wire ip2axi_rddata_int_inferred_i_50_n_0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lite_wr_addr_phase_finished_data_phase_started_i_1_n_0;
  wire m_axi_mm2s_aclk;
  wire [5:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]mm2s_axi2ip_wrdata_cdc_tig;
  wire mm2s_dly_irq_set;
  wire mm2s_ioc_irq_set;
  wire [31:0]mm2s_ip2axi_rddata_d1;
  wire [5:0]p_2_in;
  wire p_71_out;
  wire [22:0]p_72_out;
  wire prepare_wrce;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_lite_d6;
  wire prmry_reset2;
  wire prmry_resetn_i_reg;
  wire prmtr_updt_complete_i_reg;
  wire read_has_started_i;
  wire read_has_started_i_i_1_n_0;
  (* async_reg = "true" *) wire [31:0]s2mm_axi2ip_wrdata_cdc_tig;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_arvalid_arrived_d1;
  wire sig_arvalid_arrived_d1_i_1_n_0;
  wire sig_arvalid_arrived_d4;
  wire sig_arvalid_detected__0;
  wire sig_awvalid_arrived_d1;
  wire sig_awvalid_arrived_d1_i_1_n_0;
  wire sig_awvalid_detected__0;
  wire [31:0]wdata;
  wire write_has_started;
  wire write_has_started_i_1_n_0;
  wire wvalid;

  assign D[31:0] = mm2s_axi2ip_wrdata_cdc_tig;
  assign out[1:0] = axi2ip_rdaddr_captured_mm2s_cdc_tig[3:2];
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[27]),
        .I1(p_72_out[18]),
        .I2(p_72_out[19]),
        .I3(mm2s_axi2ip_wrdata_cdc_tig[28]),
        .I4(p_72_out[20]),
        .I5(mm2s_axi2ip_wrdata_cdc_tig[29]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[16]),
        .I1(mm2s_axi2ip_wrdata_cdc_tig[19]),
        .I2(mm2s_axi2ip_wrdata_cdc_tig[17]),
        .I3(mm2s_axi2ip_wrdata_cdc_tig[18]),
        .I4(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[21]),
        .I1(mm2s_axi2ip_wrdata_cdc_tig[20]),
        .I2(mm2s_axi2ip_wrdata_cdc_tig[23]),
        .I3(mm2s_axi2ip_wrdata_cdc_tig[22]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2 
       (.I0(p_72_out[13]),
        .I1(mm2s_axi2ip_wrdata_cdc_tig[22]),
        .I2(p_72_out[14]),
        .I3(mm2s_axi2ip_wrdata_cdc_tig[23]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ),
        .I5(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[16]),
        .I1(p_72_out[7]),
        .I2(p_72_out[9]),
        .I3(mm2s_axi2ip_wrdata_cdc_tig[18]),
        .I4(p_72_out[8]),
        .I5(mm2s_axi2ip_wrdata_cdc_tig[17]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[19]),
        .I1(p_72_out[10]),
        .I2(p_72_out[12]),
        .I3(mm2s_axi2ip_wrdata_cdc_tig[21]),
        .I4(p_72_out[11]),
        .I5(mm2s_axi2ip_wrdata_cdc_tig[20]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ));
  system_axi_vdma_0_0_cdc_sync__parameterized1_13 \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I 
       (.D(mm2s_axi2ip_wrdata_cdc_tig[13:12]),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16] (\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ),
        .\M_GEN_DMACR_REGISTER.dmacr_i_reg[5] (\M_GEN_DMACR_REGISTER.dmacr_i_reg[5] ),
        .SR(SR),
        .dly_irq_reg(dly_irq_reg),
        .dly_irq_reg_0(dly_irq_reg_0),
        .ioc_irq_reg(ioc_irq_reg),
        .ioc_irq_reg_0(ioc_irq_reg_0),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .out(axi2ip_wraddr_captured_mm2s_cdc_tig),
        .p_72_out(p_72_out[0]),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2(prmry_reset2),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmtr_updt_complete_i_reg(prmtr_updt_complete_i_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .wvalid(wvalid));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.arready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d4),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[0]_i_1 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ),
        .I4(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .O(ip2axi_rddata_captured[0]));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[16]_i_1 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ),
        .I4(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .O(ip2axi_rddata_captured[16]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[17]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0 ),
        .O(ip2axi_rddata_captured[17]));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[18]_i_1 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ),
        .I4(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .O(ip2axi_rddata_captured[18]));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[19]_i_1 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ),
        .I4(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .O(ip2axi_rddata_captured[19]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[1]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0 ),
        .O(ip2axi_rddata_captured[1]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0 ),
        .O(ip2axi_rddata_captured[20]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h202A200A)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1 
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h202A200A)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1 
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[2]_i_1 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ),
        .I4(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_captured[2]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h202A200A)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2 
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFC1C)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[3]_i_1 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ),
        .I4(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_captured[3]));
  LUT5 #(
    .INIT(32'hFFF44444)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_2_n_0 ),
        .O(ip2axi_rddata_captured[4]));
  LUT5 #(
    .INIT(32'h202A200A)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1 
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[25]),
        .S(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[29]),
        .S(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .Q(s_axi_lite_rdata[30]),
        .S(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1_n_0 ),
        .Q(s_axi_lite_rdata[6]),
        .S(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [0]),
        .Q(mm2s_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [10]),
        .Q(mm2s_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [11]),
        .Q(mm2s_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [12]),
        .Q(mm2s_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [13]),
        .Q(mm2s_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [14]),
        .Q(mm2s_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [15]),
        .Q(mm2s_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [16]),
        .Q(mm2s_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [17]),
        .Q(mm2s_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [18]),
        .Q(mm2s_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [19]),
        .Q(mm2s_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [1]),
        .Q(mm2s_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [20]),
        .Q(mm2s_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [21]),
        .Q(mm2s_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [22]),
        .Q(mm2s_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [23]),
        .Q(mm2s_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [24]),
        .Q(mm2s_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [25]),
        .Q(mm2s_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [26]),
        .Q(mm2s_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [27]),
        .Q(mm2s_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [28]),
        .Q(mm2s_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [29]),
        .Q(mm2s_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [2]),
        .Q(mm2s_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [30]),
        .Q(mm2s_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [31]),
        .Q(mm2s_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [3]),
        .Q(mm2s_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [4]),
        .Q(mm2s_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [5]),
        .Q(mm2s_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [6]),
        .Q(mm2s_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [7]),
        .Q(mm2s_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [8]),
        .Q(mm2s_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 [9]),
        .Q(mm2s_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1 
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(wvalid),
        .O(prepare_wrce));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce),
        .Q(prepare_wrce_d1),
        .R(SR));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1_n_0 ),
        .Q(prepare_wrce_pulse_lite_d6));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1 
       (.I0(wvalid),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(prepare_wrce_d1),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1 
       (.I0(s_axi_lite_arready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_rready),
        .I3(s_axi_lite_rvalid),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(sig_arvalid_arrived_d1),
        .Q(sig_arvalid_arrived_d4));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.wready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce_pulse_lite_d6),
        .Q(s_axi_lite_wready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(p_2_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(p_2_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(p_2_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(p_2_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(p_2_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(p_2_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[5]),
        .Q(awaddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awready_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_detected__0),
        .Q(s_axi_lite_awready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in[0]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in[1]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in[2]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in[3]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in[4]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in[5]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[2]),
        .Q(axi2ip_wraddr_captured[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[3]),
        .Q(axi2ip_wraddr_captured[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[4]),
        .Q(axi2ip_wraddr_captured[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[5]),
        .Q(axi2ip_wraddr_captured[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[6]),
        .Q(axi2ip_wraddr_captured[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[7]),
        .Q(axi2ip_wraddr_captured[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0C88)) 
    bvalid_out_i_i_1
       (.I0(s_axi_lite_wready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_bready),
        .I3(s_axi_lite_bvalid),
        .O(bvalid_out_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(bvalid_out_i_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[22]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ip2axi_rddata_int_inferred_i_1
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [15]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .O(in0[28]));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_10
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [6]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_44_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[19]));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_11
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [5]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_45_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[18]));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_12
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_46_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[17]));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_13
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_47_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[16]));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_14
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_48_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[15]));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_15
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_49_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[14]));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_16
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_50_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[13]));
  LUT5 #(
    .INIT(32'h8F888888)) 
    ip2axi_rddata_int_inferred_i_17
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] ),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .I4(p_72_out[6]),
        .O(in0[12]));
  LUT6 #(
    .INIT(64'hF8F8F88888F88888)) 
    ip2axi_rddata_int_inferred_i_18
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ),
        .I4(err_irq_reg),
        .I5(p_72_out[5]),
        .O(in0[11]));
  LUT6 #(
    .INIT(64'hF8F8F88888F88888)) 
    ip2axi_rddata_int_inferred_i_19
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ),
        .I4(dly_irq_reg_0),
        .I5(p_72_out[4]),
        .O(in0[10]));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_2
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [14]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_35_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[27]));
  LUT5 #(
    .INIT(32'h00000080)) 
    ip2axi_rddata_int_inferred_i_21
       (.I0(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(in0[9]));
  LUT5 #(
    .INIT(32'h00000080)) 
    ip2axi_rddata_int_inferred_i_22
       (.I0(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(in0[8]));
  LUT5 #(
    .INIT(32'h00000080)) 
    ip2axi_rddata_int_inferred_i_23
       (.I0(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(in0[7]));
  LUT5 #(
    .INIT(32'h00000080)) 
    ip2axi_rddata_int_inferred_i_24
       (.I0(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(in0[6]));
  LUT5 #(
    .INIT(32'h00000080)) 
    ip2axi_rddata_int_inferred_i_25
       (.I0(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(in0[5]));
  LUT6 #(
    .INIT(64'hFFFFA280A280A280)) 
    ip2axi_rddata_int_inferred_i_28
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ),
        .I2(p_72_out[3]),
        .I3(dma_interr_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I5(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] ),
        .O(in0[4]));
  LUT5 #(
    .INIT(32'h00000080)) 
    ip2axi_rddata_int_inferred_i_29
       (.I0(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(in0[3]));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_3
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [13]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_37_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[26]));
  LUT5 #(
    .INIT(32'h8F888888)) 
    ip2axi_rddata_int_inferred_i_30
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I1(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] ),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .I4(p_72_out[2]),
        .O(in0[2]));
  LUT5 #(
    .INIT(32'hFF404040)) 
    ip2axi_rddata_int_inferred_i_31
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .I2(p_72_out[1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] ),
        .O(in0[1]));
  LUT6 #(
    .INIT(64'hFFFFA280A280A280)) 
    ip2axi_rddata_int_inferred_i_32
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ),
        .I2(p_72_out[0]),
        .I3(p_71_out),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I5(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] ),
        .O(in0[0]));
  LUT4 #(
    .INIT(16'h1000)) 
    ip2axi_rddata_int_inferred_i_33
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hE0E0F000E0E0E0E0)) 
    ip2axi_rddata_int_inferred_i_34
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I1(p_72_out[22]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [7]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_34_n_0));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_35
       (.I0(p_72_out[21]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_35_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    ip2axi_rddata_int_inferred_i_36
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_37
       (.I0(p_72_out[20]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [5]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_37_n_0));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_38
       (.I0(p_72_out[19]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_38_n_0));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_39
       (.I0(p_72_out[18]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [3]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_39_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_4
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [12]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_38_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[25]));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_40
       (.I0(p_72_out[17]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [2]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_40_n_0));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_41
       (.I0(p_72_out[16]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [1]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_41_n_0));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_42
       (.I0(p_72_out[15]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [0]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_42_n_0));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_43
       (.I0(p_72_out[14]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [7]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_43_n_0));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_44
       (.I0(p_72_out[13]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_44_n_0));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_45
       (.I0(p_72_out[12]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [5]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_45_n_0));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_46
       (.I0(p_72_out[11]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_46_n_0));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_47
       (.I0(p_72_out[10]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [3]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_47_n_0));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_48
       (.I0(p_72_out[9]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [2]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_48_n_0));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_49
       (.I0(p_72_out[8]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [1]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_49_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_5
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [11]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_39_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[24]));
  LUT5 #(
    .INIT(32'h11110F11)) 
    ip2axi_rddata_int_inferred_i_50
       (.I0(p_72_out[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [0]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_50_n_0));
  LUT3 #(
    .INIT(8'h45)) 
    ip2axi_rddata_int_inferred_i_53
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_6
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [10]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_40_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[23]));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_7
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [9]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_41_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[22]));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_8
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [8]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_42_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[21]));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    ip2axi_rddata_int_inferred_i_9
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [7]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_43_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 ),
        .O(in0[20]));
  LUT4 #(
    .INIT(16'h00E0)) 
    lite_wr_addr_phase_finished_data_phase_started_i_1
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(s_axi_lite_awready),
        .I2(s_axi_lite_resetn),
        .I3(s_axi_lite_wready),
        .O(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lite_wr_addr_phase_finished_data_phase_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0),
        .Q(lite_wr_addr_phase_finished_data_phase_started),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    read_has_started_i_i_1
       (.I0(read_has_started_i),
        .I1(arvalid),
        .I2(sig_arvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_rready),
        .I5(s_axi_lite_rvalid),
        .O(read_has_started_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    read_has_started_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(read_has_started_i_i_1_n_0),
        .Q(read_has_started_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_arvalid_arrived_d1_i_1
       (.I0(arvalid),
        .I1(s_axi_lite_resetn),
        .I2(read_has_started_i),
        .O(sig_arvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_arvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d1_i_1_n_0),
        .Q(sig_arvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    sig_arvalid_detected
       (.I0(arvalid),
        .I1(read_has_started_i),
        .I2(sig_arvalid_arrived_d1),
        .O(sig_arvalid_detected__0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_awvalid_arrived_d1_i_1
       (.I0(awvalid),
        .I1(s_axi_lite_resetn),
        .I2(write_has_started),
        .O(sig_awvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_awvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_arrived_d1_i_1_n_0),
        .Q(sig_awvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    sig_awvalid_detected
       (.I0(awvalid),
        .I1(write_has_started),
        .I2(sig_awvalid_arrived_d1),
        .O(sig_awvalid_detected__0));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(wdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(wdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(wdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(wdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(wdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(wdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(wdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(wdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(wdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(wdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(wdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(wdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(wdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(wdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(wdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(wdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(wdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(wdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(wdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(wdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(wdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(wdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(wdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(wdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(wdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(wdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(wdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(wdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(wdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(wdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(wdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(wdata[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    write_has_started_i_1
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(write_has_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_has_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_has_started_i_1_n_0),
        .Q(write_has_started),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mm2s_axis_dwidth_converter" *) 
module system_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter
   (p_85_out,
    m_axis_mm2s_tvalid,
    s_valid0,
    E,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tlast,
    p_83_out,
    p_4_out,
    m_axis_mm2s_aclk,
    SR,
    p_0_in,
    Q,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    out,
    m_axis_mm2s_tready,
    sig_m_valid_dup_reg,
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] ,
    p_19_out,
    p_11_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \sig_data_reg_out_reg[31] );
  output p_85_out;
  output m_axis_mm2s_tvalid;
  output s_valid0;
  output [0:0]E;
  output [0:0]m_axis_mm2s_tuser;
  output [2:0]m_axis_mm2s_tkeep;
  output [23:0]m_axis_mm2s_tdata;
  output m_axis_mm2s_tlast;
  output p_83_out;
  input p_4_out;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input p_0_in;
  input [3:0]Q;
  input [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input out;
  input m_axis_mm2s_tready;
  input sig_m_valid_dup_reg;
  input [12:0]\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] ;
  input p_19_out;
  input p_11_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input [31:0]\sig_data_reg_out_reg[31] ;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34 ;
  wire \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_35 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ;
  wire [12:0]\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] ;
  wire M_AXIS_TLAST_D1;
  wire M_AXIS_TREADY_D1;
  wire M_AXIS_TVALID_D1;
  wire [3:0]Q;
  wire [0:0]SR;
  wire all_lines_xfred;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire [12:1]minusOp;
  wire minusOp_carry__0_i_1__0_n_0;
  wire minusOp_carry__0_i_2__0_n_0;
  wire minusOp_carry__0_i_3__0_n_0;
  wire minusOp_carry__0_i_4__0_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_i_1__0_n_0;
  wire minusOp_carry__1_i_2__0_n_0;
  wire minusOp_carry__1_i_3__0_n_0;
  wire minusOp_carry__1_i_4__0_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_i_1__0_n_0;
  wire minusOp_carry_i_2__0_n_0;
  wire minusOp_carry_i_3__0_n_0;
  wire minusOp_carry_i_4__0_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire out;
  wire p_0_in;
  wire p_11_out;
  wire p_19_out;
  wire p_4_out;
  wire p_83_out;
  wire p_84_out;
  wire p_85_out;
  wire s_valid0;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_m_valid_dup_reg;
  wire [12:0]vsize_counter;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  system_axi_vdma_0_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I 
       (.E(p_85_out),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg (\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34 ),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg (\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_35 ),
        .Q(Q),
        .SR(SR),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .out(out),
        .p_0_in(p_0_in),
        .p_11_out(p_11_out),
        .p_4_out(p_4_out),
        .p_83_out(p_83_out),
        .p_84_out(p_84_out),
        .s_valid0(s_valid0),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .\sig_user_reg_out_reg[0] (E));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34 ),
        .Q(M_AXIS_TLAST_D1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(M_AXIS_TREADY_D1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_35 ),
        .Q(M_AXIS_TVALID_D1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1 
       (.I0(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .I1(vsize_counter[4]),
        .I2(vsize_counter[3]),
        .I3(vsize_counter[0]),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I5(p_19_out),
        .O(all_lines_xfred));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(all_lines_xfred),
        .Q(p_84_out),
        .S(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  LUT4 #(
    .INIT(16'h888F)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] [0]),
        .I1(p_19_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(vsize_counter[0]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] [10]),
        .I1(p_19_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(minusOp[10]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] [11]),
        .I1(p_19_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(minusOp[11]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBBBBBB)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2 
       (.I0(p_19_out),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(vsize_counter[3]),
        .I3(vsize_counter[4]),
        .I4(vsize_counter[0]),
        .I5(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] [12]),
        .I1(p_19_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(minusOp[12]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4 
       (.I0(M_AXIS_TVALID_D1),
        .I1(M_AXIS_TLAST_D1),
        .I2(M_AXIS_TREADY_D1),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5 
       (.I0(vsize_counter[2]),
        .I1(vsize_counter[5]),
        .I2(vsize_counter[1]),
        .I3(vsize_counter[6]),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABAAAAAAAAA)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6 
       (.I0(p_19_out),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(vsize_counter[0]),
        .I3(vsize_counter[3]),
        .I4(vsize_counter[4]),
        .I5(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7 
       (.I0(vsize_counter[12]),
        .I1(vsize_counter[10]),
        .I2(vsize_counter[7]),
        .I3(vsize_counter[11]),
        .I4(vsize_counter[8]),
        .I5(vsize_counter[9]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] [1]),
        .I1(p_19_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(minusOp[1]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] [2]),
        .I1(p_19_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(minusOp[2]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] [3]),
        .I1(p_19_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(minusOp[3]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] [4]),
        .I1(p_19_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(minusOp[4]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] [5]),
        .I1(p_19_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(minusOp[5]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] [6]),
        .I1(p_19_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(minusOp[6]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] [7]),
        .I1(p_19_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(minusOp[7]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] [8]),
        .I1(p_19_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(minusOp[8]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] [9]),
        .I1(p_19_out),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I3(minusOp[9]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0 ),
        .Q(vsize_counter[0]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ),
        .Q(vsize_counter[10]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ),
        .Q(vsize_counter[11]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ),
        .Q(vsize_counter[12]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ),
        .Q(vsize_counter[1]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ),
        .Q(vsize_counter[2]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ),
        .Q(vsize_counter[3]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ),
        .Q(vsize_counter[4]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ),
        .Q(vsize_counter[5]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ),
        .Q(vsize_counter[6]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ),
        .Q(vsize_counter[7]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ),
        .Q(vsize_counter[8]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ),
        .Q(vsize_counter[9]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(vsize_counter[0]),
        .DI(vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({minusOp_carry_i_1__0_n_0,minusOp_carry_i_2__0_n_0,minusOp_carry_i_3__0_n_0,minusOp_carry_i_4__0_n_0}));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({minusOp_carry__0_i_1__0_n_0,minusOp_carry__0_i_2__0_n_0,minusOp_carry__0_i_3__0_n_0,minusOp_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1__0
       (.I0(vsize_counter[8]),
        .O(minusOp_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2__0
       (.I0(vsize_counter[7]),
        .O(minusOp_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3__0
       (.I0(vsize_counter[6]),
        .O(minusOp_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4__0
       (.I0(vsize_counter[5]),
        .O(minusOp_carry__0_i_4__0_n_0));
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({minusOp_carry__1_i_1__0_n_0,minusOp_carry__1_i_2__0_n_0,minusOp_carry__1_i_3__0_n_0,minusOp_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1__0
       (.I0(vsize_counter[12]),
        .O(minusOp_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2__0
       (.I0(vsize_counter[11]),
        .O(minusOp_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3__0
       (.I0(vsize_counter[10]),
        .O(minusOp_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4__0
       (.I0(vsize_counter[9]),
        .O(minusOp_carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1__0
       (.I0(vsize_counter[4]),
        .O(minusOp_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2__0
       (.I0(vsize_counter[3]),
        .O(minusOp_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3__0
       (.I0(vsize_counter[2]),
        .O(minusOp_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4__0
       (.I0(vsize_counter[1]),
        .O(minusOp_carry_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mm2s_linebuf" *) 
module system_axi_vdma_0_0_axi_vdma_mm2s_linebuf
   (out,
    \FSM_onehot_state_reg[4] ,
    p_1_out,
    p_11_out,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] ,
    sig_last_reg_out_reg,
    p_4_out,
    p_0_in,
    FULL,
    \r0_data_reg[31] ,
    \r0_keep_reg[3] ,
    SR,
    m_axi_mm2s_aclk,
    scndry_reset2,
    p_83_out,
    m_axis_mm2s_aclk,
    mm2s_halt,
    Q,
    E,
    s_axis_fifo_ainit_nosync,
    dm2linebuf_mm2s_tvalid,
    p_27_out,
    prmry_resetn_i_reg,
    p_85_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    fifo_wren,
    DIN);
  output out;
  output \FSM_onehot_state_reg[4] ;
  output p_1_out;
  output p_11_out;
  output [12:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] ;
  output [0:0]sig_last_reg_out_reg;
  output p_4_out;
  output p_0_in;
  output FULL;
  output [31:0]\r0_data_reg[31] ;
  output [3:0]\r0_keep_reg[3] ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input scndry_reset2;
  input p_83_out;
  input m_axis_mm2s_aclk;
  input mm2s_halt;
  input [12:0]Q;
  input [0:0]E;
  input s_axis_fifo_ainit_nosync;
  input dm2linebuf_mm2s_tvalid;
  input p_27_out;
  input prmry_resetn_i_reg;
  input p_85_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input fifo_wren;
  input [36:0]DIN;

  wire [36:0]DIN;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[4] ;
  wire FULL;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_0 ;
  wire [12:0]Q;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  (* async_reg = "true" *) wire [8:0]data_count_ae_threshold_cdc_tig;
  (* async_reg = "true" *) wire [8:0]data_count_ae_threshold_d1;
  wire dm2linebuf_mm2s_tvalid;
  wire [37:0]fifo_dout;
  wire fifo_empty_i;
  wire fifo_rden;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_halt;
  wire out;
  wire p_0_in;
  wire p_11_out;
  wire p_1_out;
  wire p_27_out;
  wire p_4_out;
  wire p_83_out;
  wire p_85_out;
  wire prmry_resetn_i_reg;
  wire [31:0]\r0_data_reg[31] ;
  wire [3:0]\r0_keep_reg[3] ;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_fifo_ainit_nosync_reg;
  wire scndry_reset2;
  wire [0:0]sig_last_reg_out_reg;
  wire sof_flag;

  assign \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] [12:0] = crnt_vsize_d1;
  system_axi_vdma_0_0_cdc_sync__parameterized3 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .p_11_out(p_11_out),
        .scndry_reset2(scndry_reset2),
        .sig_last_reg_out_reg(sig_last_reg_out_reg));
  system_axi_vdma_0_0_cdc_sync__parameterized3_12 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I 
       (.SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .p_1_out(p_1_out),
        .p_83_out(p_83_out),
        .scndry_reset2(scndry_reset2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(crnt_vsize_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(crnt_vsize_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(crnt_vsize_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(crnt_vsize_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(crnt_vsize_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(crnt_vsize_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(crnt_vsize_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(crnt_vsize_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(crnt_vsize_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(crnt_vsize_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(crnt_vsize_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(crnt_vsize_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(crnt_vsize_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[0]),
        .Q(crnt_vsize_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[10]),
        .Q(crnt_vsize_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[11]),
        .Q(crnt_vsize_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[12]),
        .Q(crnt_vsize_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[1]),
        .Q(crnt_vsize_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[2]),
        .Q(crnt_vsize_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[3]),
        .Q(crnt_vsize_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[4]),
        .Q(crnt_vsize_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[5]),
        .Q(crnt_vsize_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[6]),
        .Q(crnt_vsize_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[7]),
        .Q(crnt_vsize_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[8]),
        .Q(crnt_vsize_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[9]),
        .Q(crnt_vsize_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[0]),
        .Q(data_count_ae_threshold_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[1]),
        .Q(data_count_ae_threshold_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[2]),
        .Q(data_count_ae_threshold_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[3]),
        .Q(data_count_ae_threshold_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[4]),
        .Q(data_count_ae_threshold_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[5]),
        .Q(data_count_ae_threshold_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[6]),
        .Q(data_count_ae_threshold_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[7]),
        .Q(data_count_ae_threshold_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[8]),
        .Q(data_count_ae_threshold_d1[8]),
        .R(1'b0));
  system_axi_vdma_0_0_axi_vdma_afifo_builtin \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO 
       (.DIN({sof_flag,DIN}),
        .DOUT(fifo_dout),
        .EMPTY(fifo_empty_i),
        .FULL(FULL),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_0 ),
        .RD_EN(fifo_rden),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .p_27_out(p_27_out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .s_axis_fifo_ainit_nosync_reg(s_axis_fifo_ainit_nosync_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_0 ),
        .Q(sof_flag),
        .R(1'b0));
  system_axi_vdma_0_0_axi_vdma_skid_buf \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID 
       (.DOUT(fifo_dout),
        .E(E),
        .EMPTY(fifo_empty_i),
        .\FSM_onehot_state_reg[4] (\FSM_onehot_state_reg[4] ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .RD_EN(fifo_rden),
        .SR(sig_last_reg_out_reg),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .p_85_out(p_85_out),
        .\r0_data_reg[31] (\r0_data_reg[31] ),
        .\r0_keep_reg[3] (\r0_keep_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_axis_fifo_ainit_nosync),
        .Q(s_axis_fifo_ainit_nosync_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mngr" *) 
module system_axi_vdma_0_0_axi_vdma_mngr
   (cmnd_wr,
    p_61_out,
    p_40_out,
    p_49_out,
    p_48_out,
    in0,
    p_39_out,
    p_53_out,
    p_59_out,
    dma_err,
    datamover_idle,
    prmtr_update_complete,
    p_50_out,
    initial_frame,
    Q,
    p_41_out,
    s_soft_reset_i0,
    p_2_out,
    halted_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    dma_decerr_reg,
    dma_slverr_reg,
    dma_interr_reg,
    \sig_addr_cntr_lsh_kh_reg[31] ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] ,
    p_0_in,
    m_axi_mm2s_aclk,
    out,
    decerr_i,
    slverr_i,
    interr_i,
    p_72_out,
    stop_i,
    p_27_out,
    s_axis_cmd_tvalid0,
    E,
    sig_halt_cmplt_reg,
    halted_reg_0,
    p_1_out,
    p_68_out,
    halt_reset,
    mm2s_halt_cmplt,
    mask_fsync_out_i,
    p_71_out,
    mm2s_halt,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \ptr_ref_i_reg[4] ,
    dma_decerr_reg_0,
    dma_slverr_reg_0,
    D,
    mm2s_axi2ip_wrce,
    dma_interr_reg_0,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ,
    SR,
    prmry_resetn_i_reg);
  output cmnd_wr;
  output p_61_out;
  output p_40_out;
  output p_49_out;
  output p_48_out;
  output [0:0]in0;
  output p_39_out;
  output p_53_out;
  output p_59_out;
  output dma_err;
  output datamover_idle;
  output prmtr_update_complete;
  output p_50_out;
  output initial_frame;
  output [12:0]Q;
  output p_41_out;
  output s_soft_reset_i0;
  output p_2_out;
  output halted_reg;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  output dma_decerr_reg;
  output dma_slverr_reg;
  output dma_interr_reg;
  output [48:0]\sig_addr_cntr_lsh_kh_reg[31] ;
  output [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] ;
  input p_0_in;
  input m_axi_mm2s_aclk;
  input out;
  input decerr_i;
  input slverr_i;
  input interr_i;
  input [2:0]p_72_out;
  input stop_i;
  input p_27_out;
  input s_axis_cmd_tvalid0;
  input [0:0]E;
  input sig_halt_cmplt_reg;
  input halted_reg_0;
  input p_1_out;
  input p_68_out;
  input halt_reset;
  input mm2s_halt_cmplt;
  input mask_fsync_out_i;
  input p_71_out;
  input mm2s_halt;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input [4:0]\ptr_ref_i_reg[4] ;
  input dma_decerr_reg_0;
  input dma_slverr_reg_0;
  input [0:0]D;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg_0;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  input [0:0]SR;
  input [0:0]prmry_resetn_i_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire I_CMDSTS_n_1;
  wire I_CMDSTS_n_5;
  wire I_SM_n_16;
  wire I_SM_n_66;
  wire I_SM_n_67;
  wire I_SM_n_68;
  wire I_SM_n_69;
  wire I_SM_n_70;
  wire I_SM_n_71;
  wire I_SM_n_72;
  wire [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0 ;
  wire [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [12:0]Q;
  wire [0:0]SR;
  wire VIDEO_GENLOCK_I_n_2;
  wire VIDEO_REG_I_n_33;
  wire VIDEO_REG_I_n_36;
  wire VIDEO_REG_I_n_37;
  wire VIDEO_REG_I_n_38;
  wire VIDEO_REG_I_n_39;
  wire VIDEO_REG_I_n_40;
  wire VIDEO_REG_I_n_41;
  wire VIDEO_REG_I_n_42;
  wire VIDEO_REG_I_n_43;
  wire VIDEO_REG_I_n_44;
  wire VIDEO_REG_I_n_45;
  wire VIDEO_REG_I_n_46;
  wire VIDEO_REG_I_n_47;
  wire VIDEO_REG_I_n_48;
  wire VIDEO_REG_I_n_49;
  wire VIDEO_REG_I_n_50;
  wire VIDEO_REG_I_n_51;
  wire VIDEO_REG_I_n_52;
  wire VIDEO_REG_I_n_53;
  wire cmnd_wr;
  wire [5:0]cmnds_queued_reg;
  wire [15:0]crnt_hsize;
  wire [31:16]crnt_start_address;
  wire datamover_idle;
  wire decerr_i;
  wire [15:0]dm_address;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire dmacntrl_ns11_out;
  wire frame_sync_reg;
  wire halt_reset;
  wire halted_reg;
  wire halted_reg_0;
  wire halted_set_i0;
  wire [0:0]in0;
  wire initial_frame;
  wire initial_frame_i_1_n_0;
  wire interr_i;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire p_0_in;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_10_out;
  wire [63:0]p_1_in;
  wire p_1_out;
  wire p_27_out;
  wire p_2_out;
  wire p_39_out;
  wire p_40_out;
  wire p_41_out;
  wire p_48_out;
  wire p_49_out;
  wire p_50_out;
  wire p_53_out;
  wire p_59_out;
  wire p_61_out;
  wire p_68_out;
  wire p_71_out;
  wire [2:0]p_72_out;
  wire [0:0]prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire [4:0]\ptr_ref_i_reg[4] ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire s_axis_cmd_tvalid0;
  wire s_soft_reset_i0;
  wire [48:0]\sig_addr_cntr_lsh_kh_reg[31] ;
  wire sig_halt_cmplt_reg;
  wire slverr_i;
  wire stop_i;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d1;
  wire valid_frame_sync_d2;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  system_axi_vdma_0_0_axi_vdma_cmdsts_if I_CMDSTS
       (.D({p_1_in[63:32],p_1_in[23],p_1_in[15:0]}),
        .E(E),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (p_59_out),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .\GEN_NO_STORE_AND_FORWARD.axis_data_available_reg (I_CMDSTS_n_5),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (p_50_out),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\cmnds_queued_reg[7] (p_61_out),
        .decerr_i(decerr_i),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_slverr_reg(dma_slverr_reg),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .dmacntrl_ns11_out(dmacntrl_ns11_out),
        .err_i_reg_0(I_CMDSTS_n_1),
        .err_i_reg_1(dma_err),
        .frame_sync_reg(frame_sync_reg),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .p_0_in(p_0_in),
        .p_72_out({p_72_out[2],p_72_out[0]}),
        .s_axis_cmd_tvalid0(s_axis_cmd_tvalid0),
        .\sig_addr_cntr_lsh_kh_reg[31] (\sig_addr_cntr_lsh_kh_reg[31] ),
        .slverr_i(slverr_i),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  system_axi_vdma_0_0_axi_vdma_sm I_SM
       (.CO(VIDEO_REG_I_n_53),
        .D({p_1_in[63:32],p_1_in[23],p_1_in[15:0]}),
        .DI(I_SM_n_16),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (p_41_out),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (cmnds_queued_reg),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (D),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 (dm_address),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (p_50_out),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (crnt_start_address),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .S({I_SM_n_66,I_SM_n_67,I_SM_n_68,I_SM_n_69}),
        .\cmnds_queued_reg[5]_0 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .\cmnds_queued_reg[7]_0 ({I_SM_n_70,I_SM_n_71,I_SM_n_72}),
        .datamover_idle(datamover_idle),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .dmacntrl_ns11_out(dmacntrl_ns11_out),
        .err_i_reg(I_CMDSTS_n_5),
        .frame_sync_reg(frame_sync_reg),
        .halt_reset(halt_reset),
        .halted_set_i0(halted_set_i0),
        .\hsize_vid_reg[15] (crnt_hsize),
        .interr_i_reg(I_CMDSTS_n_1),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .p_0_in(p_0_in),
        .p_1_out(p_1_out),
        .p_27_out(p_27_out),
        .p_2_out(p_2_out),
        .p_61_out(p_61_out),
        .p_72_out({p_72_out[2],p_72_out[0]}),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .s_axis_cmd_tvalid_reg(cmnd_wr),
        .s_axis_cmd_tvalid_reg_0(p_59_out),
        .s_soft_reset_i0(s_soft_reset_i0),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50,VIDEO_REG_I_n_51,VIDEO_REG_I_n_52}),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  system_axi_vdma_0_0_axi_vdma_sts_mngr I_STS_MNGR
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (VIDEO_REG_I_n_33),
        .datamover_idle(datamover_idle),
        .halted_reg(halted_reg),
        .halted_set_i0(halted_set_i0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_40_out(p_40_out),
        .p_71_out(p_71_out),
        .p_72_out(p_72_out[0]),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [0]),
        .R(p_0_in));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [1]),
        .R(p_0_in));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [2]),
        .R(p_0_in));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [3]),
        .R(p_0_in));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [4]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h080808FB)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1 
       (.I0(\ptr_ref_i_reg[4] [0]),
        .I1(valid_frame_sync_d2),
        .I2(p_72_out[1]),
        .I3(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .I4(VIDEO_GENLOCK_I_n_2),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FBFB08)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1 
       (.I0(\ptr_ref_i_reg[4] [1]),
        .I1(valid_frame_sync_d2),
        .I2(p_72_out[1]),
        .I3(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .I4(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08FBFB08FB08FB08)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1 
       (.I0(\ptr_ref_i_reg[4] [2]),
        .I1(valid_frame_sync_d2),
        .I2(p_72_out[1]),
        .I3(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .I4(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .I5(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1 
       (.I0(\ptr_ref_i_reg[4] [3]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0 ),
        .I2(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .I3(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .I4(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .I5(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2 
       (.I0(valid_frame_sync_d2),
        .I1(p_72_out[1]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08FBFB08FB08FB08)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3 
       (.I0(\ptr_ref_i_reg[4] [4]),
        .I1(valid_frame_sync_d2),
        .I2(p_72_out[1]),
        .I3(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .I4(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0 ),
        .I5(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5 
       (.I0(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .I1(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .I2(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(VIDEO_REG_I_n_36),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(VIDEO_REG_I_n_36),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(VIDEO_REG_I_n_36),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(VIDEO_REG_I_n_36),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(VIDEO_REG_I_n_36),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(SR));
  FDRE \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_10_out),
        .Q(p_53_out),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_49_out),
        .Q(valid_frame_sync_d1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d1),
        .Q(valid_frame_sync_d2),
        .R(p_0_in));
  system_axi_vdma_0_0_axi_vdma_genlock_mngr VIDEO_GENLOCK_I
       (.\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 (VIDEO_GENLOCK_I_n_2),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ),
        .in0(in0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_48_out(p_48_out),
        .p_71_out(p_71_out),
        .p_72_out(p_72_out[1]),
        .valid_frame_sync_d2(valid_frame_sync_d2));
  system_axi_vdma_0_0_axi_vdma_vidreg_module VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_53),
        .E(VIDEO_REG_I_n_36),
        .\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] (Q),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] (prmtr_update_complete),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 (p_50_out),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] (VIDEO_GENLOCK_I_n_2),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .Q(crnt_hsize),
        .\VFLIP_DISABLE.dm_address_reg[15] ({VIDEO_REG_I_n_37,VIDEO_REG_I_n_38,VIDEO_REG_I_n_39,VIDEO_REG_I_n_40,VIDEO_REG_I_n_41,VIDEO_REG_I_n_42,VIDEO_REG_I_n_43,VIDEO_REG_I_n_44,VIDEO_REG_I_n_45,VIDEO_REG_I_n_46,VIDEO_REG_I_n_47,VIDEO_REG_I_n_48,VIDEO_REG_I_n_49,VIDEO_REG_I_n_50,VIDEO_REG_I_n_51,VIDEO_REG_I_n_52}),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[31] (crnt_start_address),
        .all_idle_reg(VIDEO_REG_I_n_33),
        .halted_reg(halted_reg_0),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_10_out(p_10_out),
        .p_1_out(p_1_out),
        .p_27_out(p_27_out),
        .p_41_out(p_41_out),
        .p_49_out(p_49_out),
        .p_68_out(p_68_out),
        .p_71_out(p_71_out),
        .p_72_out(p_72_out[1]),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12] (\reg_module_vsize_reg[12] ),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  LUT4 #(
    .INIT(16'h00E0)) 
    initial_frame_i_1
       (.I0(initial_frame),
        .I1(p_27_out),
        .I2(out),
        .I3(p_71_out),
        .O(initial_frame_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(initial_frame_i_1_n_0),
        .Q(initial_frame),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(cmnds_queued_reg[0]),
        .DI({cmnds_queued_reg[3:1],I_SM_n_16}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({I_SM_n_66,I_SM_n_67,I_SM_n_68,I_SM_n_69}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,I_SM_n_70,I_SM_n_71,I_SM_n_72}));
  FDRE stop_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(p_39_out),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_if" *) 
module system_axi_vdma_0_0_axi_vdma_reg_if
   (D,
    out,
    mm2s_introut,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ,
    mm2s_axi2ip_wrce,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    prmtr_updt_complete_i_reg,
    ioc_irq_reg,
    dly_irq_reg,
    s_axi_lite_rdata,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    p_79_out,
    Q,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ,
    p_72_out,
    p_71_out,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] ,
    dma_interr_reg,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] ,
    dly_irq_reg_0,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] ,
    err_irq_reg,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    prmry_resetn_i_reg,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] ,
    mm2s_ioc_irq_set,
    ioc_irq_reg_0,
    mm2s_dly_irq_set,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2] ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] );
  output [31:0]D;
  output [1:0]out;
  output mm2s_introut;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  output [6:0]mm2s_axi2ip_wrce;
  output \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ;
  output \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  output [28:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  output prmtr_updt_complete_i_reg;
  output ioc_irq_reg;
  output dly_irq_reg;
  output [31:0]s_axi_lite_rdata;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input p_79_out;
  input [4:0]Q;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  input [22:0]p_72_out;
  input p_71_out;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] ;
  input dma_interr_reg;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] ;
  input dly_irq_reg_0;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] ;
  input err_irq_reg;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] ;
  input [15:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input prmry_resetn_i_reg;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] ;
  input mm2s_ioc_irq_set;
  input ioc_irq_reg_0;
  input mm2s_dly_irq_set;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2] ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] ;

  wire [31:0]D;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] ;
  wire [15:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_interr_reg;
  wire err_irq_reg;
  wire [28:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire m_axi_mm2s_aclk;
  wire [6:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [4:0]mm2s_chnl_current_frame_cdc_tig;
  wire mm2s_dly_irq_set;
  (* async_reg = "true" *) wire [4:0]mm2s_genlock_pair_frame_cdc_tig;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_store_cdc_tig;
  wire [1:0]out;
  wire p_71_out;
  wire [22:0]p_72_out;
  wire p_79_out;
  wire prmry_reset2;
  wire prmry_resetn_i_reg;
  wire prmtr_updt_complete_i_reg;
  (* async_reg = "true" *) wire [12:0]s2mm_capture_dm_done_vsize_counter_cdc_tig;
  (* async_reg = "true" *) wire [15:0]s2mm_capture_hsize_at_uf_err_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_chnl_current_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_genlock_pair_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_store_cdc_tig;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;

  system_axi_vdma_0_0_axi_vdma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D(D),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] (\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] (mm2s_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] (mm2s_ip2axi_frame_store_cdc_tig),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] ),
        .\M_GEN_DMACR_REGISTER.dmacr_i_reg[5] (mm2s_axi2ip_wrce[0]),
        .SR(SR),
        .dly_irq_reg(dly_irq_reg),
        .dly_irq_reg_0(dly_irq_reg_0),
        .dma_interr_reg(dma_interr_reg),
        .err_irq_reg(err_irq_reg),
        .in0(in0),
        .ioc_irq_reg(ioc_irq_reg),
        .ioc_irq_reg_0(ioc_irq_reg_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[6:1]),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .out(out),
        .p_71_out(p_71_out),
        .p_72_out(p_72_out),
        .prmry_reset2(prmry_reset2),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmtr_updt_complete_i_reg(prmtr_updt_complete_i_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
  system_axi_vdma_0_0_cdc_sync__parameterized2 \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_introut(mm2s_introut),
        .p_79_out(p_79_out),
        .prmry_reset2(prmry_reset2),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [0]),
        .Q(mm2s_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [1]),
        .Q(mm2s_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [2]),
        .Q(mm2s_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [3]),
        .Q(mm2s_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [4]),
        .Q(mm2s_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(mm2s_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(mm2s_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(mm2s_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(mm2s_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(mm2s_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [0]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [1]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [2]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [3]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [4]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[0]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_module" *) 
module system_axi_vdma_0_0_axi_vdma_reg_module
   (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    out,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ,
    reset_counts,
    p_71_out,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ,
    p_79_out,
    p_68_out,
    halt_reset_reg,
    halt_i0,
    p_4_out,
    s_axis_cmd_tvalid0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ,
    err_irq_reg,
    stop_i,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    Q,
    \stride_vid_reg[15] ,
    \hsize_vid_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ,
    \vsize_vid_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ,
    E,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ,
    m_axi_mm2s_aclk,
    SR,
    mm2s_axi2ip_wrce,
    D,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    \dmacr_i_reg[2] ,
    reset_counts_reg,
    halted_set_i_reg,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] ,
    p_39_out,
    prmry_resetn_i_reg,
    halt_reset,
    mm2s_halt,
    mm2s_halt_cmplt,
    run_stop_d1,
    soft_reset_d1,
    mm2s_dly_irq_set,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ,
    p_21_out,
    p_27_out,
    ch1_delay_cnt_en,
    p_53_out,
    p_50_out,
    mask_fsync_out_i,
    prmtr_update_complete,
    initial_frame,
    p_48_out,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] ,
    mm2s_ioc_irq_set,
    dma_err,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ,
    prmry_resetn_i_reg_0,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 );
  output [22:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output [31:0]out;
  output \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  output reset_counts;
  output p_71_out;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  output p_79_out;
  output p_68_out;
  output halt_reset_reg;
  output halt_i0;
  output p_4_out;
  output s_axis_cmd_tvalid0;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  output [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ;
  output \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  output err_irq_reg;
  output stop_i;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  output [31:0]Q;
  output [15:0]\stride_vid_reg[15] ;
  output [15:0]\hsize_vid_reg[15] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  output [12:0]\vsize_vid_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  output [0:0]E;
  output [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  output [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [6:0]mm2s_axi2ip_wrce;
  input [31:0]D;
  input [28:0]in0;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  input \dmacr_i_reg[2] ;
  input reset_counts_reg;
  input halted_set_i_reg;
  input slverr_i_reg;
  input decerr_i_reg;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] ;
  input p_39_out;
  input prmry_resetn_i_reg;
  input halt_reset;
  input mm2s_halt;
  input mm2s_halt_cmplt;
  input run_stop_d1;
  input soft_reset_d1;
  input mm2s_dly_irq_set;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  input p_21_out;
  input p_27_out;
  input ch1_delay_cnt_en;
  input p_53_out;
  input p_50_out;
  input mask_fsync_out_i;
  input prmtr_update_complete;
  input initial_frame;
  input p_48_out;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] ;
  input mm2s_ioc_irq_set;
  input dma_err;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  input [0:0]prmry_resetn_i_reg_0;
  input [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [22:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_69 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_88 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_89 ;
  wire I_DMA_REGISTER_n_43;
  wire I_DMA_REGISTER_n_44;
  wire I_DMA_REGISTER_n_45;
  wire [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire decerr_i_reg;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire err_irq_reg;
  wire halt_i0;
  wire halt_reset;
  wire halt_reset_reg;
  wire halted_set_i_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [28:0]in0;
  wire initial_frame;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [6:0]mm2s_axi2ip_wrce;
  wire mm2s_dly_irq_set;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_ioc_irq_set;
  wire [31:0]out;
  wire p_21_out;
  wire p_27_out;
  wire p_39_out;
  wire p_48_out;
  wire p_4_out;
  wire p_50_out;
  wire p_53_out;
  wire p_67_out;
  wire p_68_out;
  wire p_71_out;
  wire p_79_out;
  wire prmry_resetn_i_reg;
  wire [0:0]prmry_resetn_i_reg_0;
  wire prmtr_update_complete;
  wire reset_counts;
  wire reset_counts_reg;
  wire run_stop_d1;
  wire s_axis_cmd_tvalid0;
  wire slverr_i_reg;
  wire soft_reset_d1;
  wire stop_i;
  wire [15:0]\stride_vid_reg[15] ;
  wire [12:0]\vsize_vid_reg[12] ;

  system_axi_vdma_0_0_axi_vdma_regdirect \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_69 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_89 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_88 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ),
        .Q(Q),
        .SR(SR),
        .\dmacr_i_reg[0] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [0]),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[6:3]),
        .p_39_out(p_39_out),
        .p_67_out(p_67_out),
        .p_68_out(p_68_out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .\stride_vid_reg[15] (\stride_vid_reg[15] ),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
  system_axi_vdma_0_0_axi_vdma_register I_DMA_REGISTER
       (.D({D[31:12],D[6:4],D[1:0]}),
        .E(E),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg (\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [22:1]),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] (\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] (reset_counts),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] (\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12] (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_69 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5] (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_89 ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6] (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_88 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] (\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]_0 (\MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] ),
        .SR(SR),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .decerr_i_reg(decerr_i_reg),
        .dma_err(dma_err),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2] ),
        .err_irq_reg_0(err_irq_reg),
        .halt_i0(halt_i0),
        .halt_reset(halt_reset),
        .halt_reset_reg(halt_reset_reg),
        .halted_set_i_reg(halted_set_i_reg),
        .in0({I_DMA_REGISTER_n_43,I_DMA_REGISTER_n_44,I_DMA_REGISTER_n_45}),
        .initial_frame(initial_frame),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1:0]),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .p_21_out(p_21_out),
        .p_27_out(p_27_out),
        .p_39_out(p_39_out),
        .p_48_out(p_48_out),
        .p_4_out(p_4_out),
        .p_50_out(p_50_out),
        .p_53_out(p_53_out),
        .p_67_out(p_67_out),
        .p_79_out(p_79_out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmry_resetn_i_reg_0(prmry_resetn_i_reg_0),
        .prmtr_update_complete(prmtr_update_complete),
        .reset_counts_reg_0(reset_counts_reg),
        .run_stop_d1(run_stop_d1),
        .run_stop_d1_reg(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [0]),
        .s_axis_cmd_tvalid0(s_axis_cmd_tvalid0),
        .s_axis_cmd_tvalid_reg(p_71_out),
        .slverr_i_reg(slverr_i_reg),
        .soft_reset_d1(soft_reset_d1),
        .stop_i(stop_i));
  system_axi_vdma_0_0_axi_vdma_reg_mux LITE_READ_MUX_I
       (.in0({in0[28:10],I_DMA_REGISTER_n_43,in0[9:5],I_DMA_REGISTER_n_44,I_DMA_REGISTER_n_45,in0[4:0]}),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_mux" *) 
module system_axi_vdma_0_0_axi_vdma_reg_mux
   (out,
    in0);
  output [31:0]out;
  input [31:0]in0;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = in0[31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

(* ORIG_REF_NAME = "axi_vdma_regdirect" *) 
module system_axi_vdma_0_0_axi_vdma_regdirect
   (p_67_out,
    p_68_out,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    Q,
    \stride_vid_reg[15] ,
    \hsize_vid_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ,
    \vsize_vid_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ,
    SR,
    \dmacr_i_reg[0] ,
    m_axi_mm2s_aclk,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] ,
    p_39_out,
    prmry_resetn_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ,
    mm2s_axi2ip_wrce,
    D);
  output p_67_out;
  output p_68_out;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  output [31:0]Q;
  output [15:0]\stride_vid_reg[15] ;
  output [15:0]\hsize_vid_reg[15] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  output [12:0]\vsize_vid_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  input [0:0]SR;
  input \dmacr_i_reg[0] ;
  input m_axi_mm2s_aclk;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] ;
  input p_39_out;
  input prmry_resetn_i_reg;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  input [3:0]mm2s_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \dmacr_i_reg[0] ;
  wire [15:0]\hsize_vid_reg[15] ;
  wire m_axi_mm2s_aclk;
  wire [3:0]mm2s_axi2ip_wrce;
  wire p_39_out;
  wire p_67_out;
  wire p_68_out;
  wire prmry_resetn_i_reg;
  wire regdir_idle_i_i_1_n_0;
  wire run_stop_d1;
  wire [15:0]\stride_vid_reg[15] ;
  wire [12:0]\vsize_vid_reg[12] ;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\stride_vid_reg[15] [0]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\stride_vid_reg[15] [10]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\stride_vid_reg[15] [11]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\stride_vid_reg[15] [12]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\stride_vid_reg[15] [13]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\stride_vid_reg[15] [14]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\stride_vid_reg[15] [15]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\stride_vid_reg[15] [1]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\stride_vid_reg[15] [2]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\stride_vid_reg[15] [3]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\stride_vid_reg[15] [4]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\stride_vid_reg[15] [5]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\stride_vid_reg[15] [6]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\stride_vid_reg[15] [7]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\stride_vid_reg[15] [8]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\stride_vid_reg[15] [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ip2axi_rddata_int_inferred_i_51
       (.I0(Q[15]),
        .I1(\stride_vid_reg[15] [15]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\hsize_vid_reg[15] [15]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ip2axi_rddata_int_inferred_i_52
       (.I0(Q[14]),
        .I1(\stride_vid_reg[15] [14]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\hsize_vid_reg[15] [14]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ip2axi_rddata_int_inferred_i_54
       (.I0(Q[13]),
        .I1(\stride_vid_reg[15] [13]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\hsize_vid_reg[15] [13]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_55
       (.I0(Q[12]),
        .I1(\stride_vid_reg[15] [12]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\hsize_vid_reg[15] [12]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\vsize_vid_reg[12] [12]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_56
       (.I0(Q[11]),
        .I1(\stride_vid_reg[15] [11]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\hsize_vid_reg[15] [11]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\vsize_vid_reg[12] [11]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_57
       (.I0(Q[10]),
        .I1(\stride_vid_reg[15] [10]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\hsize_vid_reg[15] [10]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\vsize_vid_reg[12] [10]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_58
       (.I0(Q[9]),
        .I1(\stride_vid_reg[15] [9]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\hsize_vid_reg[15] [9]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\vsize_vid_reg[12] [9]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_59
       (.I0(Q[8]),
        .I1(\stride_vid_reg[15] [8]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\hsize_vid_reg[15] [8]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\vsize_vid_reg[12] [8]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_60
       (.I0(Q[7]),
        .I1(\stride_vid_reg[15] [7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\hsize_vid_reg[15] [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\vsize_vid_reg[12] [7]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_61
       (.I0(Q[6]),
        .I1(\stride_vid_reg[15] [6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\hsize_vid_reg[15] [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\vsize_vid_reg[12] [6]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_62
       (.I0(Q[5]),
        .I1(\stride_vid_reg[15] [5]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\hsize_vid_reg[15] [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\vsize_vid_reg[12] [5]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_63
       (.I0(Q[4]),
        .I1(\stride_vid_reg[15] [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\hsize_vid_reg[15] [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\vsize_vid_reg[12] [4]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_64
       (.I0(Q[3]),
        .I1(\stride_vid_reg[15] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\hsize_vid_reg[15] [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\vsize_vid_reg[12] [3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_65
       (.I0(Q[2]),
        .I1(\stride_vid_reg[15] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\hsize_vid_reg[15] [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\vsize_vid_reg[12] [2]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_66
       (.I0(Q[1]),
        .I1(\stride_vid_reg[15] [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\hsize_vid_reg[15] [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\vsize_vid_reg[12] [1]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_67
       (.I0(Q[0]),
        .I1(\stride_vid_reg[15] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\hsize_vid_reg[15] [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I5(\vsize_vid_reg[12] [0]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] ),
        .Q(p_67_out),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\hsize_vid_reg[15] [0]),
        .R(SR));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\hsize_vid_reg[15] [10]),
        .R(SR));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\hsize_vid_reg[15] [11]),
        .R(SR));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\hsize_vid_reg[15] [12]),
        .R(SR));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\hsize_vid_reg[15] [13]),
        .R(SR));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\hsize_vid_reg[15] [14]),
        .R(SR));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\hsize_vid_reg[15] [15]),
        .R(SR));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\hsize_vid_reg[15] [1]),
        .R(SR));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\hsize_vid_reg[15] [2]),
        .R(SR));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\hsize_vid_reg[15] [3]),
        .R(SR));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\hsize_vid_reg[15] [4]),
        .R(SR));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\hsize_vid_reg[15] [5]),
        .R(SR));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\hsize_vid_reg[15] [6]),
        .R(SR));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\hsize_vid_reg[15] [7]),
        .R(SR));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\hsize_vid_reg[15] [8]),
        .R(SR));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\hsize_vid_reg[15] [9]),
        .R(SR));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\vsize_vid_reg[12] [0]),
        .R(SR));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\vsize_vid_reg[12] [10]),
        .R(SR));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\vsize_vid_reg[12] [11]),
        .R(SR));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\vsize_vid_reg[12] [12]),
        .R(SR));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\vsize_vid_reg[12] [1]),
        .R(SR));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\vsize_vid_reg[12] [2]),
        .R(SR));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\vsize_vid_reg[12] [3]),
        .R(SR));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\vsize_vid_reg[12] [4]),
        .R(SR));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\vsize_vid_reg[12] [5]),
        .R(SR));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\vsize_vid_reg[12] [6]),
        .R(SR));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\vsize_vid_reg[12] [7]),
        .R(SR));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\vsize_vid_reg[12] [8]),
        .R(SR));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\vsize_vid_reg[12] [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF3A2FFFFFFFF)) 
    regdir_idle_i_i_1
       (.I0(p_68_out),
        .I1(\dmacr_i_reg[0] ),
        .I2(run_stop_d1),
        .I3(p_67_out),
        .I4(p_39_out),
        .I5(prmry_resetn_i_reg),
        .O(regdir_idle_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    regdir_idle_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(regdir_idle_i_i_1_n_0),
        .Q(p_68_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0] ),
        .Q(run_stop_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_register" *) 
module system_axi_vdma_0_0_axi_vdma_register
   (run_stop_d1_reg,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ,
    s_axis_cmd_tvalid_reg,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ,
    p_79_out,
    halt_reset_reg,
    halt_i0,
    p_4_out,
    s_axis_cmd_tvalid0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ,
    err_irq_reg_0,
    stop_i,
    in0,
    E,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ,
    m_axi_mm2s_aclk,
    SR,
    mm2s_axi2ip_wrce,
    D,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    \dmacr_i_reg[2]_0 ,
    reset_counts_reg_0,
    halted_set_i_reg,
    slverr_i_reg,
    decerr_i_reg,
    halt_reset,
    mm2s_halt,
    mm2s_halt_cmplt,
    p_39_out,
    run_stop_d1,
    soft_reset_d1,
    mm2s_dly_irq_set,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ,
    p_21_out,
    p_27_out,
    ch1_delay_cnt_en,
    p_53_out,
    p_50_out,
    mask_fsync_out_i,
    prmry_resetn_i_reg,
    p_67_out,
    prmtr_update_complete,
    initial_frame,
    p_48_out,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] ,
    mm2s_ioc_irq_set,
    dma_err,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12] ,
    prmry_resetn_i_reg_0,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 );
  output run_stop_d1_reg;
  output [21:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  output s_axis_cmd_tvalid_reg;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  output p_79_out;
  output halt_reset_reg;
  output halt_i0;
  output p_4_out;
  output s_axis_cmd_tvalid0;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  output [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ;
  output \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ;
  output err_irq_reg_0;
  output stop_i;
  output [2:0]in0;
  output [0:0]E;
  output [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [1:0]mm2s_axi2ip_wrce;
  input [24:0]D;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  input \dmacr_i_reg[2]_0 ;
  input reset_counts_reg_0;
  input halted_set_i_reg;
  input slverr_i_reg;
  input decerr_i_reg;
  input halt_reset;
  input mm2s_halt;
  input mm2s_halt_cmplt;
  input p_39_out;
  input run_stop_d1;
  input soft_reset_d1;
  input mm2s_dly_irq_set;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  input p_21_out;
  input p_27_out;
  input ch1_delay_cnt_en;
  input p_53_out;
  input p_50_out;
  input mask_fsync_out_i;
  input prmry_resetn_i_reg;
  input p_67_out;
  input prmtr_update_complete;
  input initial_frame;
  input p_48_out;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] ;
  input mm2s_ioc_irq_set;
  input dma_err;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6] ;
  input \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12] ;
  input [0:0]prmry_resetn_i_reg_0;
  input [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;

  wire [24:0]D;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [21:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5] ;
  wire \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire decerr_i_reg;
  wire dma_err;
  wire [0:0]dmacr_i;
  wire \dmacr_i[0]_i_2_n_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire err;
  wire err_d1;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire halt_i0;
  wire halt_reset;
  wire halt_reset_reg;
  wire halted_set_i_reg;
  wire [2:0]in0;
  wire initial_frame;
  wire introut_i_1_n_0;
  wire introut_i_2_n_0;
  wire irqdelay_wren_i;
  wire irqthresh_wren_i;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [1:0]mm2s_axi2ip_wrce;
  wire mm2s_dly_irq_set;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_ioc_irq_set;
  wire p_1_in;
  wire p_21_out;
  wire p_27_out;
  wire p_39_out;
  wire p_48_out;
  wire p_4_out;
  wire p_50_out;
  wire p_53_out;
  wire p_67_out;
  wire [12:5]p_72_out;
  wire p_79_out;
  wire prmry_resetn_i_reg;
  wire [0:0]prmry_resetn_i_reg_0;
  wire prmtr_update_complete;
  wire reset_counts_reg_0;
  wire run_stop_d1;
  wire run_stop_d1_reg;
  wire s_axis_cmd_tvalid0;
  wire s_axis_cmd_tvalid_reg;
  wire slverr_i_reg;
  wire soft_reset_d1;
  wire stop_i;

  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [21]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [20]),
        .I1(D[23]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [21]),
        .I3(D[24]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [15]),
        .I1(D[18]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [16]),
        .I3(D[19]),
        .I4(D[17]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [14]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ),
        .Q(irqdelay_wren_i),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [6]),
        .S(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [7]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [8]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [9]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [10]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [11]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [12]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [13]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ),
        .Q(irqthresh_wren_i),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(s_axis_cmd_tvalid0),
        .I1(mm2s_dly_irq_set),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I3(\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0 ),
        .O(p_4_out));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [16]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [17]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [14]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [15]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 
       (.I0(p_21_out),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ),
        .I2(p_27_out),
        .I3(irqdelay_wren_i),
        .I4(ch1_delay_cnt_en),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [19]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [18]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [20]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [21]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hA0A8)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0 ),
        .I1(ch1_delay_cnt_en),
        .I2(p_53_out),
        .I3(p_21_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ),
        .I1(p_50_out),
        .I2(mask_fsync_out_i),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I4(mm2s_dly_irq_set),
        .I5(s_axis_cmd_tvalid0),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000B000B000B)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2 
       (.I0(p_48_out),
        .I1(p_53_out),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ),
        .I3(irqthresh_wren_i),
        .I4(mm2s_dly_irq_set),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [3]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [3]),
        .I1(mm2s_dly_irq_set),
        .I2(irqthresh_wren_i),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ),
        .I4(p_53_out),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NOSYNCEN_BIT.dmacr_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [5]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00444040)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(prmry_resetn_i_reg),
        .I2(p_67_out),
        .I3(p_27_out),
        .I4(prmtr_update_complete),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1 
       (.I0(prmry_resetn_i_reg),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(initial_frame),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [0]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ));
  LUT3 #(
    .INIT(8'h01)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ),
        .I2(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(p_72_out[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(p_72_out[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(p_72_out[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(decerr_i_reg),
        .Q(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slverr_i_reg),
        .Q(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hA808)) 
    \dmacr_i[0]_i_1 
       (.I0(\dmacr_i[0]_i_2_n_0 ),
        .I1(run_stop_d1_reg),
        .I2(mm2s_axi2ip_wrce[0]),
        .I3(D[0]),
        .O(dmacr_i));
  LUT5 #(
    .INIT(32'h00000444)) 
    \dmacr_i[0]_i_2 
       (.I0(p_39_out),
        .I1(prmry_resetn_i_reg),
        .I2(mm2s_ioc_irq_set),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [2]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [1]),
        .O(\dmacr_i[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dmacr_i),
        .Q(run_stop_d1_reg),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_0 ),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    err_d1_i_1
       (.I0(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ),
        .O(err));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h777F000F)) 
    err_irq_i_1
       (.I0(D[7]),
        .I1(mm2s_axi2ip_wrce[1]),
        .I2(err_d1),
        .I3(p_1_in),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    halt_i_i_2
       (.I0(run_stop_d1_reg),
        .I1(run_stop_d1),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [1]),
        .I3(soft_reset_d1),
        .I4(p_39_out),
        .O(halt_i0));
  LUT6 #(
    .INIT(64'h444444444444F444)) 
    halt_reset_i_1
       (.I0(run_stop_d1_reg),
        .I1(halt_reset),
        .I2(mm2s_halt),
        .I3(mm2s_halt_cmplt),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [1]),
        .I5(p_39_out),
        .O(halt_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_set_i_reg),
        .Q(s_axis_cmd_tvalid_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h08)) 
    introut_i_1
       (.I0(introut_i_2_n_0),
        .I1(prmry_resetn_i_reg),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [1]),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_2
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [4]),
        .I1(err_irq_reg_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ),
        .I3(p_72_out[12]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .O(introut_i_2_n_0));
  FDRE introut_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(p_79_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ),
        .Q(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    ip2axi_rddata_int_inferred_i_20
       (.I0(p_72_out[12]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I5(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12] ),
        .O(in0[2]));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    ip2axi_rddata_int_inferred_i_26
       (.I0(p_72_out[6]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I5(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6] ),
        .O(in0[1]));
  LUT6 #(
    .INIT(64'hFFFFB080B080B080)) 
    ip2axi_rddata_int_inferred_i_27
       (.I0(p_72_out[5]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I5(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5] ),
        .O(in0[0]));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_0),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(prmry_resetn_i_reg),
        .O(s_axis_cmd_tvalid0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [1]),
        .I1(dma_err),
        .O(stop_i));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reset" *) 
module system_axi_vdma_0_0_axi_vdma_reset
   (soft_reset_d1,
    in0,
    run_stop_d1,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    halt_reset,
    sig_mm2s_dm_prmry_resetn,
    prmry_reset2,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    fifo_wren,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    \cmnds_queued_reg[0] ,
    s_axis_fifo_ainit_nosync,
    \dmacr_i_reg[2] ,
    reset_counts_reg,
    sig_s_h_halt_reg_reg,
    scndry_out,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    \dmacr_i_reg[2]_0 ,
    s_soft_reset_i0,
    \dmacr_i_reg[0] ,
    halt_i0,
    p_39_out,
    out,
    FULL,
    p_27_out,
    dm2linebuf_mm2s_tvalid,
    sig_coelsc_reg_full_reg,
    dma_err,
    mm2s_axi2ip_wrce,
    D,
    reset_counts,
    sig_rst2all_stop_request,
    \cmnds_queued_reg[5] ,
    prmry_in);
  output soft_reset_d1;
  output in0;
  output run_stop_d1;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  output halt_reset;
  output sig_mm2s_dm_prmry_resetn;
  output prmry_reset2;
  output \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output fifo_wren;
  output \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  output [0:0]\cmnds_queued_reg[0] ;
  output s_axis_fifo_ainit_nosync;
  output \dmacr_i_reg[2] ;
  output reset_counts_reg;
  output sig_s_h_halt_reg_reg;
  output scndry_out;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input [1:0]\dmacr_i_reg[2]_0 ;
  input s_soft_reset_i0;
  input \dmacr_i_reg[0] ;
  input halt_i0;
  input p_39_out;
  input out;
  input FULL;
  input p_27_out;
  input dm2linebuf_mm2s_tvalid;
  input sig_coelsc_reg_full_reg;
  input dma_err;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input reset_counts;
  input sig_rst2all_stop_request;
  input \cmnds_queued_reg[5] ;
  input prmry_in;

  wire [0:0]D;
  wire FULL;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_2 ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire \cmnds_queued_reg[5] ;
  wire dm2linebuf_mm2s_tvalid;
  wire dma_err;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire [1:0]\dmacr_i_reg[2]_0 ;
  wire fifo_wren;
  wire halt_i0;
  wire halt_reset;
  wire in0;
  wire lite_all_idle;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire out;
  wire p_11_out;
  wire p_1_out;
  wire p_27_out;
  wire p_2_out;
  wire p_39_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_8_out;
  wire prmry_in;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire resetn_i;
  wire run_stop_d1;
  wire s_axi_lite_aclk;
  wire s_axis_fifo_ainit_nosync;
  wire s_soft_reset_i;
  wire s_soft_reset_i0;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sig_coelsc_reg_full_reg;
  wire sig_mm2s_dm_prmry_resetn;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire soft_reset_d1;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFD0000)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4 
       (.I0(out),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I2(FULL),
        .I3(p_27_out),
        .I4(dm2linebuf_mm2s_tvalid),
        .I5(sig_coelsc_reg_full_reg),
        .O(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(out),
        .O(s_axis_fifo_ainit_nosync));
  system_axi_vdma_0_0_cdc_sync \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (p_2_out),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .scndry_out(p_5_out));
  system_axi_vdma_0_0_cdc_sync__parameterized0 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.\cmnds_queued_reg[5] (\cmnds_queued_reg[5] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .scndry_out(axis_all_idle));
  system_axi_vdma_0_0_cdc_sync__parameterized0_0 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (p_5_out),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .scndry_out(p_2_out));
  system_axi_vdma_0_0_cdc_sync_1 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .\GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] (\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  system_axi_vdma_0_0_cdc_sync_2 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (p_2_out),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_5_out));
  system_axi_vdma_0_0_cdc_sync__parameterized0_3 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.\cmnds_queued_reg[5] (\cmnds_queued_reg[5] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  system_axi_vdma_0_0_cdc_sync__parameterized0_4 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (p_2_out),
        .\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2 ),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0 ),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_11_out(p_11_out),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .scndry_out(p_5_out));
  system_axi_vdma_0_0_cdc_sync_5 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .p_8_out(p_8_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2 
       (.I0(axis_min_count[2]),
        .I1(axis_min_count[0]),
        .I2(axis_min_assert_sftrst),
        .I3(axis_min_count[3]),
        .I4(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1 
       (.I0(axis_min_count[1]),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[2]),
        .I3(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hDA5A)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[1]),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDFA0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[1]),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00AA00AA00AA00)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[3]),
        .I3(axis_min_assert_sftrst),
        .I4(axis_min_count[0]),
        .I5(axis_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hECCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[1]),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2 
       (.I0(lite_min_count[2]),
        .I1(lite_min_count[0]),
        .I2(lite_min_assert_sftrst),
        .I3(lite_min_count[3]),
        .I4(lite_min_count[1]),
        .O(p_8_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1 
       (.I0(lite_min_count[1]),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[2]),
        .I3(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hDA5A)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[1]),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDFA0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[1]),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00AA00AA00AA00)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[3]),
        .I3(lite_min_assert_sftrst),
        .I4(lite_min_count[0]),
        .I5(lite_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hECCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[1]),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2 
       (.I0(prmry_min_assert_sftrst),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[3]),
        .O(p_11_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_2 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[2]),
        .I3(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBC3C)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[0]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hBFC0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[0]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(\cmnds_queued_reg[5] ),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .I4(prmry_min_count[2]),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[0]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_0 ));
  system_axi_vdma_0_0_cdc_sync__parameterized0_6 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .prmry_in(resetn_i),
        .scndry_out(scndry_out));
  system_axi_vdma_0_0_cdc_sync__parameterized0_7 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.D(D),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_0 ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_0 ),
        .halt_i_reg_0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .halt_reset(halt_reset),
        .hrd_resetn_i_reg(prmry_in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .out(out),
        .p_39_out(p_39_out),
        .prmry_in(resetn_i),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .run_stop_d1_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_2 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_mm2s_dm_prmry_resetn));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \cmnds_queued[7]_i_1 
       (.I0(out),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I2(dma_err),
        .I3(\dmacr_i_reg[2]_0 [1]),
        .O(\cmnds_queued_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \gf36e1_inst.sngfifo36e1_i_3 
       (.I0(dm2linebuf_mm2s_tvalid),
        .I1(p_27_out),
        .I2(FULL),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I4(out),
        .O(fifo_wren));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0] ),
        .Q(halt_reset),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(dm2linebuf_mm2s_tvalid),
        .I1(p_27_out),
        .I2(FULL),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I4(out),
        .O(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_2 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0),
        .Q(s_soft_reset_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_s_h_halt_reg_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(sig_rst2all_stop_request),
        .O(sig_s_h_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_0 [1]),
        .Q(soft_reset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_rst_module" *) 
module system_axi_vdma_0_0_axi_vdma_rst_module
   (out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from ,
    soft_reset_d1,
    prmry_in,
    run_stop_d1,
    mm2s_halt,
    halt_reset,
    prmry_reset2,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    fifo_wren,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    \cmnds_queued_reg[0] ,
    s_axis_fifo_ainit_nosync,
    SR,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    sig_s_ready_out_reg,
    \dmacr_i_reg[2] ,
    reset_counts_reg,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg ,
    sig_s_h_halt_reg_reg,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    \dmacr_i_reg[2]_0 ,
    s_soft_reset_i0,
    axi_resetn,
    \dmacr_i_reg[0] ,
    halt_i0,
    p_39_out,
    FULL,
    p_27_out,
    dm2linebuf_mm2s_tvalid,
    sig_coelsc_reg_full_reg,
    dma_err,
    p_11_out,
    mm2s_axi2ip_wrce,
    D,
    reset_counts,
    m_axis_mm2s_tready,
    sig_rst2all_stop_request,
    \cmnds_queued_reg[5] );
  output out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from ;
  output soft_reset_d1;
  output prmry_in;
  output run_stop_d1;
  output mm2s_halt;
  output halt_reset;
  output prmry_reset2;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ;
  output \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  output fifo_wren;
  output \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  output [0:0]\cmnds_queued_reg[0] ;
  output s_axis_fifo_ainit_nosync;
  output [0:0]SR;
  output [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  output sig_s_ready_out_reg;
  output \dmacr_i_reg[2] ;
  output reset_counts_reg;
  output \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg ;
  output sig_s_h_halt_reg_reg;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input [1:0]\dmacr_i_reg[2]_0 ;
  input s_soft_reset_i0;
  input axi_resetn;
  input \dmacr_i_reg[0] ;
  input halt_i0;
  input p_39_out;
  input FULL;
  input p_27_out;
  input dm2linebuf_mm2s_tvalid;
  input sig_coelsc_reg_full_reg;
  input dma_err;
  input p_11_out;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input reset_counts;
  input m_axis_mm2s_tready;
  input sig_rst2all_stop_request;
  input \cmnds_queued_reg[5] ;

  wire [0:0]D;
  wire FULL;
  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire [0:0]SR;
  wire axi_resetn;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire \cmnds_queued_reg[5] ;
  wire dm2linebuf_mm2s_tvalid;
  wire dma_err;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire [1:0]\dmacr_i_reg[2]_0 ;
  wire fifo_wren;
  wire halt_i0;
  wire halt_reset;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_halt;
  wire p_11_out;
  wire p_27_out;
  wire p_39_out;
  wire prmry_in;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire run_stop_d1;
  wire s_axi_lite_aclk;
  wire s_axis_fifo_ainit_nosync;
  wire s_soft_reset_i0;
  wire sig_coelsc_reg_full_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_axis_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_dm_prmry_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_prmry_resetn;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_ready_out_reg;
  wire soft_reset_d1;

  assign \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from  = sig_mm2s_axis_resetn;
  assign out = sig_mm2s_prmry_resetn;
  assign sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0 = sig_mm2s_dm_prmry_resetn;
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1 
       (.I0(sig_mm2s_axis_resetn),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_mm2s_axis_resetn),
        .I2(p_11_out),
        .O(\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1 
       (.I0(sig_mm2s_prmry_resetn),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ));
  system_axi_vdma_0_0_axi_vdma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.D(D),
        .FULL(FULL),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (mm2s_halt),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .\cmnds_queued_reg[0] (\cmnds_queued_reg[0] ),
        .\cmnds_queued_reg[5] (\cmnds_queued_reg[5] ),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .dma_err(dma_err),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_0 ),
        .fifo_wren(fifo_wren),
        .halt_i0(halt_i0),
        .halt_reset(halt_reset),
        .in0(sig_mm2s_prmry_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .out(sig_mm2s_prmry_resetn),
        .p_27_out(p_27_out),
        .p_39_out(p_39_out),
        .prmry_in(prmry_in),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .run_stop_d1(run_stop_d1),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_soft_reset_i0(s_soft_reset_i0),
        .scndry_out(sig_mm2s_axis_resetn),
        .sig_coelsc_reg_full_reg(sig_coelsc_reg_full_reg),
        .sig_mm2s_dm_prmry_resetn(sig_mm2s_dm_prmry_resetn),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .soft_reset_d1(soft_reset_d1));
  LUT1 #(
    .INIT(2'h1)) 
    awready_out_i_i_1
       (.I0(prmry_in),
        .O(SR));
  FDRE #(
    .INIT(1'b1)) 
    hrd_resetn_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(prmry_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_s_ready_dup_i_2
       (.I0(sig_mm2s_axis_resetn),
        .I1(p_11_out),
        .O(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "axi_vdma_skid_buf" *) 
module system_axi_vdma_0_0_axi_vdma_skid_buf
   (out,
    \FSM_onehot_state_reg[4] ,
    p_4_out,
    p_0_in,
    RD_EN,
    \r0_data_reg[31] ,
    \r0_keep_reg[3] ,
    m_axis_mm2s_aclk,
    SR,
    DOUT,
    E,
    EMPTY,
    p_85_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 );
  output out;
  output \FSM_onehot_state_reg[4] ;
  output p_4_out;
  output p_0_in;
  output RD_EN;
  output [31:0]\r0_data_reg[31] ;
  output [3:0]\r0_keep_reg[3] ;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input [37:0]DOUT;
  input [0:0]E;
  input EMPTY;
  input p_85_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;

  wire [37:0]DOUT;
  wire [0:0]E;
  wire EMPTY;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire RD_EN;
  wire [0:0]SR;
  wire m_axis_mm2s_aclk;
  wire p_0_in;
  wire p_4_out;
  wire p_85_out;
  wire [31:0]\r0_data_reg[31] ;
  wire [3:0]\r0_keep_reg[3] ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign \FSM_onehot_state_reg[4]  = sig_m_valid_out;
  assign out = sig_m_valid_dup;
  LUT2 #(
    .INIT(4'h2)) 
    \gf36e1_inst.sngfifo36e1_i_1 
       (.I0(sig_s_ready_out),
        .I1(EMPTY),
        .O(RD_EN));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(DOUT[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(DOUT[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(DOUT[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(DOUT[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(DOUT[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(DOUT[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(DOUT[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(DOUT[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(DOUT[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(DOUT[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(DOUT[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(DOUT[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(DOUT[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(DOUT[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(DOUT[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(DOUT[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(DOUT[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(DOUT[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(DOUT[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(DOUT[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(DOUT[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(DOUT[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(DOUT[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(DOUT[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(DOUT[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(DOUT[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(DOUT[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(DOUT[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(DOUT[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(DOUT[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(DOUT[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(DOUT[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\r0_data_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\r0_data_reg[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\r0_data_reg[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\r0_data_reg[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\r0_data_reg[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\r0_data_reg[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\r0_data_reg[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\r0_data_reg[31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\r0_data_reg[31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\r0_data_reg[31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\r0_data_reg[31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\r0_data_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\r0_data_reg[31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\r0_data_reg[31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\r0_data_reg[31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\r0_data_reg[31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\r0_data_reg[31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\r0_data_reg[31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\r0_data_reg[31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\r0_data_reg[31] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\r0_data_reg[31] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\r0_data_reg[31] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\r0_data_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\r0_data_reg[31] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\r0_data_reg[31] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\r0_data_reg[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\r0_data_reg[31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\r0_data_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\r0_data_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\r0_data_reg[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\r0_data_reg[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\r0_data_reg[31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[20]),
        .Q(sig_data_skid_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[21]),
        .Q(sig_data_skid_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[22]),
        .Q(sig_data_skid_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[23]),
        .Q(sig_data_skid_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[24]),
        .Q(sig_data_skid_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[25]),
        .Q(sig_data_skid_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[26]),
        .Q(sig_data_skid_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[27]),
        .Q(sig_data_skid_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[28]),
        .Q(sig_data_skid_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[29]),
        .Q(sig_data_skid_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[30]),
        .Q(sig_data_skid_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[31]),
        .Q(sig_data_skid_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2
       (.I0(DOUT[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(p_4_out),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[36]),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000005DDD0000)) 
    sig_m_valid_dup_i_1
       (.I0(EMPTY),
        .I1(sig_m_valid_dup),
        .I2(p_85_out),
        .I3(sig_s_ready_dup),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I5(sig_reset_reg),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8AAA8A8A8AAA8)) 
    sig_s_ready_dup_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I1(p_85_out),
        .I2(sig_reset_reg),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_dup),
        .I5(EMPTY),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(DOUT[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(DOUT[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(DOUT[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(DOUT[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\r0_keep_reg[3] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\r0_keep_reg[3] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\r0_keep_reg[3] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\r0_keep_reg[3] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1 
       (.I0(DOUT[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_user_skid_mux_out),
        .Q(p_0_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[37]),
        .Q(sig_user_skid_reg),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sm" *) 
module system_axi_vdma_0_0_axi_vdma_sm
   (tstvect_fsync_d2,
    frame_sync_reg,
    s_axis_cmd_tvalid_reg,
    zero_hsize_err,
    zero_vsize_err,
    load_new_addr,
    halted_set_i0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    s_soft_reset_i0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    p_2_out,
    DI,
    D,
    S,
    \cmnds_queued_reg[7]_0 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ,
    dma_interr_reg,
    p_0_in,
    m_axi_mm2s_aclk,
    zero_hsize_err0,
    zero_vsize_err0,
    p_27_out,
    dmacntrl_ns11_out,
    p_72_out,
    out,
    Q,
    p_1_out,
    datamover_idle,
    halt_reset,
    mm2s_halt_cmplt,
    err_i_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    mask_fsync_out_i,
    s_axis_cmd_tvalid_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    p_61_out,
    CO,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    mm2s_axi2ip_wrce,
    interr_i_reg,
    dma_interr_reg_0,
    \stride_vid_reg[15] ,
    \hsize_vid_reg[15] ,
    prmry_resetn_i_reg,
    \cmnds_queued_reg[5]_0 );
  output tstvect_fsync_d2;
  output frame_sync_reg;
  output s_axis_cmd_tvalid_reg;
  output zero_hsize_err;
  output zero_vsize_err;
  output load_new_addr;
  output halted_set_i0;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  output s_soft_reset_i0;
  output [5:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  output p_2_out;
  output [0:0]DI;
  output [48:0]D;
  output [3:0]S;
  output [2:0]\cmnds_queued_reg[7]_0 ;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ;
  output dma_interr_reg;
  input p_0_in;
  input m_axi_mm2s_aclk;
  input zero_hsize_err0;
  input zero_vsize_err0;
  input p_27_out;
  input dmacntrl_ns11_out;
  input [1:0]p_72_out;
  input out;
  input [12:0]Q;
  input p_1_out;
  input datamover_idle;
  input halt_reset;
  input mm2s_halt_cmplt;
  input err_i_reg;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input mask_fsync_out_i;
  input s_axis_cmd_tvalid_reg_0;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input p_61_out;
  input [0:0]CO;
  input [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input [0:0]mm2s_axi2ip_wrce;
  input interr_i_reg;
  input dma_interr_reg_0;
  input [15:0]\stride_vid_reg[15] ;
  input [15:0]\hsize_vid_reg[15] ;
  input [0:0]prmry_resetn_i_reg;
  input [6:0]\cmnds_queued_reg[5]_0 ;

  wire [0:0]CO;
  wire [48:0]D;
  wire [0:0]DI;
  wire \FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire [5:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [12:0]Q;
  wire [3:0]S;
  wire \VFLIP_DISABLE.dm_address[19]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ;
  wire axis_data_available;
  wire cmnd_idle;
  wire \cmnds_queued[0]_i_1_n_0 ;
  wire \cmnds_queued[7]_i_2_n_0 ;
  wire [6:0]\cmnds_queued_reg[5]_0 ;
  wire [2:0]\cmnds_queued_reg[7]_0 ;
  wire [7:6]cmnds_queued_reg__0;
  wire datamover_idle;
  wire [31:16]dm_address;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  (* RTL_KEEP = "yes" *) wire [2:0]dmacntrl_cs;
  wire dmacntrl_ns1;
  wire dmacntrl_ns11_out;
  wire err_i_reg;
  wire frame_sync_d3;
  wire frame_sync_reg;
  wire halt_reset;
  wire halted_set_i0;
  wire [15:0]\hsize_vid_reg[15] ;
  wire interr_i_reg;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [12:1]minusOp;
  wire minusOp_carry__0_i_1_n_0;
  wire minusOp_carry__0_i_2_n_0;
  wire minusOp_carry__0_i_3_n_0;
  wire minusOp_carry__0_i_4_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_i_1_n_0;
  wire minusOp_carry__1_i_2_n_0;
  wire minusOp_carry__1_i_3_n_0;
  wire minusOp_carry__1_i_4_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_i_1_n_0;
  wire minusOp_carry_i_2_n_0;
  wire minusOp_carry_i_3_n_0;
  wire minusOp_carry_i_4_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_halt_cmplt;
  wire out;
  wire p_0_in;
  wire p_1_out;
  wire p_27_out;
  wire [12:0]p_2_in;
  wire p_2_out;
  wire p_61_out;
  wire [1:0]p_72_out;
  wire [0:0]prmry_resetn_i_reg;
  wire s_axis_cmd_tvalid_reg;
  wire s_axis_cmd_tvalid_reg_0;
  wire s_soft_reset_i0;
  wire [15:0]\stride_vid_reg[15] ;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire [12:0]vert_count;
  wire \vert_count[12]_i_1_n_0 ;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:3]\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ),
        .I1(dmacntrl_cs[0]),
        .I2(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I4(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00006626)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(axis_data_available),
        .I3(s_axis_cmd_tvalid_reg_0),
        .I4(dmacntrl_ns11_out),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h005530FF)) 
    \FSM_sequential_dmacntrl_cs[0]_i_3 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I1(dmacntrl_ns11_out),
        .I2(p_72_out[0]),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I2(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000015F010A0)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_ns1),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[1]),
        .I4(p_72_out[0]),
        .I5(dmacntrl_ns11_out),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I2(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040004000000F00)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2 
       (.I0(dmacntrl_ns11_out),
        .I1(dmacntrl_ns1),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[2]),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I5(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5E5F)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[0]),
        .I2(dmacntrl_cs[2]),
        .I3(err_i_reg),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4 
       (.I0(dmacntrl_ns11_out),
        .I1(vert_count[7]),
        .I2(vert_count[12]),
        .I3(vert_count[9]),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5 
       (.I0(vert_count[6]),
        .I1(vert_count[1]),
        .I2(vert_count[11]),
        .I3(vert_count[3]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6 
       (.I0(vert_count[10]),
        .I1(vert_count[8]),
        .I2(vert_count[0]),
        .I3(vert_count[2]),
        .I4(vert_count[4]),
        .I5(vert_count[5]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "idle:000,wait_pipe1:001,wait_pipe2:010,calc_cmd_addr:101,execute_xfer:011,check_done:100" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ),
        .Q(dmacntrl_cs[0]),
        .R(p_0_in));
  (* FSM_ENCODED_STATES = "idle:000,wait_pipe1:001,wait_pipe2:010,calc_cmd_addr:101,execute_xfer:011,check_done:100" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ),
        .Q(dmacntrl_cs[1]),
        .R(p_0_in));
  (* FSM_ENCODED_STATES = "idle:000,wait_pipe1:001,wait_pipe2:010,calc_cmd_addr:101,execute_xfer:011,check_done:100" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ),
        .Q(dmacntrl_cs[2]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0004)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [5]),
        .I1(cmnd_idle),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [4]),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ));
  LUT4 #(
    .INIT(16'h0010)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_cs[2]),
        .I2(err_i_reg),
        .I3(dmacntrl_cs[1]),
        .O(cmnd_idle));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3 
       (.I0(cmnds_queued_reg__0[7]),
        .I1(cmnds_queued_reg__0[6]),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [1]),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [0]),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [2]),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [3]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_FREE_RUN_MODE.frame_sync_out_i_1 
       (.I0(tstvect_fsync_d1),
        .I1(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .I2(mask_fsync_out_i),
        .O(p_2_out));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(out),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .I1(out),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00080000FFFFFFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[0]),
        .I2(dmacntrl_cs[2]),
        .I3(dmacntrl_ns11_out),
        .I4(dmacntrl_ns1),
        .I5(out),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1 
       (.I0(s_axis_cmd_tvalid_reg_0),
        .I1(axis_data_available),
        .I2(dmacntrl_ns11_out),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[0]),
        .I5(dmacntrl_cs[1]),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(s_axis_cmd_tvalid_reg),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1 
       (.I0(out),
        .I1(p_72_out[0]),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[2]),
        .I4(err_i_reg),
        .I5(dmacntrl_cs[1]),
        .O(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ),
        .Q(axis_data_available),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/dma_interr_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .I1(mm2s_axi2ip_wrce),
        .I2(interr_i_reg),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(dma_interr_reg_0),
        .O(dma_interr_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_2 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [3]),
        .I1(load_new_addr),
        .I2(dm_address[19]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_3 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [2]),
        .I1(load_new_addr),
        .I2(dm_address[18]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_4 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [1]),
        .I1(load_new_addr),
        .I2(dm_address[17]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_5 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [0]),
        .I1(load_new_addr),
        .I2(dm_address[16]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_2 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [7]),
        .I1(load_new_addr),
        .I2(dm_address[23]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_3 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [6]),
        .I1(load_new_addr),
        .I2(dm_address[22]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_4 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [5]),
        .I1(load_new_addr),
        .I2(dm_address[21]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_5 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [4]),
        .I1(load_new_addr),
        .I2(dm_address[20]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_2 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [11]),
        .I1(load_new_addr),
        .I2(dm_address[27]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_3 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [10]),
        .I1(load_new_addr),
        .I2(dm_address[26]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_4 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [9]),
        .I1(load_new_addr),
        .I2(dm_address[25]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_5 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [8]),
        .I1(load_new_addr),
        .I2(dm_address[24]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00300200)) 
    \VFLIP_DISABLE.dm_address[31]_i_1 
       (.I0(p_72_out[0]),
        .I1(dmacntrl_ns11_out),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_3 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [15]),
        .I1(load_new_addr),
        .I2(dm_address[31]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_4 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [14]),
        .I1(load_new_addr),
        .I2(dm_address[30]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_5 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [13]),
        .I1(load_new_addr),
        .I2(dm_address[29]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_6 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [12]),
        .I1(load_new_addr),
        .I2(dm_address[28]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ),
        .Q(dm_address[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ),
        .Q(dm_address[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ),
        .Q(dm_address[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ),
        .Q(dm_address[19]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[19]_i_1 
       (.CI(CO),
        .CO({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ),
        .Q(dm_address[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ),
        .Q(dm_address[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ),
        .Q(dm_address[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ),
        .Q(dm_address[23]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[23]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ),
        .Q(dm_address[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ),
        .Q(dm_address[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ),
        .Q(dm_address[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ),
        .Q(dm_address[27]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[27]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ),
        .Q(dm_address[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ),
        .Q(dm_address[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ),
        .Q(dm_address[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ),
        .Q(dm_address[31]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[31]_i_2 
       (.CI(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ),
        .CO({\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED [3],\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [9]),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [0]),
        .O(\cmnds_queued[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \cmnds_queued[7]_i_2 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[2] ),
        .I2(p_61_out),
        .O(\cmnds_queued[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued[0]_i_1_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [0]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[5]_0 [0]),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [1]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[5]_0 [1]),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [2]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[5]_0 [2]),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [3]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[5]_0 [3]),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [4]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[5]_0 [4]),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [5]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[5]_0 [5]),
        .Q(cmnds_queued_reg__0[6]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[5]_0 [6]),
        .Q(cmnds_queued_reg__0[7]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_27_out),
        .Q(tstvect_fsync_d1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d1),
        .Q(tstvect_fsync_d2),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0080)) 
    halted_set_i_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(p_1_out),
        .I2(datamover_idle),
        .I3(p_72_out[0]),
        .O(halted_set_i0));
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(vert_count[0]),
        .DI(vert_count[4:1]),
        .O(minusOp[4:1]),
        .S({minusOp_carry_i_1_n_0,minusOp_carry_i_2_n_0,minusOp_carry_i_3_n_0,minusOp_carry_i_4_n_0}));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(vert_count[8:5]),
        .O(minusOp[8:5]),
        .S({minusOp_carry__0_i_1_n_0,minusOp_carry__0_i_2_n_0,minusOp_carry__0_i_3_n_0,minusOp_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1
       (.I0(vert_count[8]),
        .O(minusOp_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2
       (.I0(vert_count[7]),
        .O(minusOp_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3
       (.I0(vert_count[6]),
        .O(minusOp_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4
       (.I0(vert_count[5]),
        .O(minusOp_carry__0_i_4_n_0));
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,vert_count[11:9]}),
        .O(minusOp[12:9]),
        .S({minusOp_carry__1_i_1_n_0,minusOp_carry__1_i_2_n_0,minusOp_carry__1_i_3_n_0,minusOp_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1
       (.I0(vert_count[12]),
        .O(minusOp_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2
       (.I0(vert_count[11]),
        .O(minusOp_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3
       (.I0(vert_count[10]),
        .O(minusOp_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4
       (.I0(vert_count[9]),
        .O(minusOp_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(vert_count[4]),
        .O(minusOp_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2
       (.I0(vert_count[3]),
        .O(minusOp_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3
       (.I0(vert_count[2]),
        .O(minusOp_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4
       (.I0(vert_count[1]),
        .O(minusOp_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(cmnds_queued_reg__0[6]),
        .I1(cmnds_queued_reg__0[7]),
        .O(\cmnds_queued_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [5]),
        .I1(cmnds_queued_reg__0[6]),
        .O(\cmnds_queued_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [4]),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [5]),
        .O(\cmnds_queued_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [3]),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [2]),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [1]),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hA655)) 
    p_0_out_carry_i_5
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 [1]),
        .I1(p_61_out),
        .I2(\INFERRED_GEN.cnt_i_reg[2] ),
        .I3(s_axis_cmd_tvalid_reg),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hA800)) 
    s_soft_reset_i_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(halt_reset),
        .I2(mm2s_halt_cmplt),
        .I3(p_72_out[1]),
        .O(s_soft_reset_i0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \vert_count[0]_i_1 
       (.I0(Q[0]),
        .I1(load_new_addr),
        .I2(vert_count[0]),
        .O(p_2_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[10]_i_1 
       (.I0(Q[10]),
        .I1(load_new_addr),
        .I2(minusOp[10]),
        .O(p_2_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[11]_i_1 
       (.I0(Q[11]),
        .I1(load_new_addr),
        .I2(minusOp[11]),
        .O(p_2_in[11]));
  LUT6 #(
    .INIT(64'h0000220000003000)) 
    \vert_count[12]_i_1 
       (.I0(dmacntrl_ns1),
        .I1(dmacntrl_ns11_out),
        .I2(p_72_out[0]),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .I5(dmacntrl_cs[0]),
        .O(\vert_count[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[12]_i_2 
       (.I0(Q[12]),
        .I1(load_new_addr),
        .I2(minusOp[12]),
        .O(p_2_in[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \vert_count[12]_i_3 
       (.I0(axis_data_available),
        .I1(s_axis_cmd_tvalid_reg_0),
        .O(dmacntrl_ns1));
  LUT5 #(
    .INIT(32'h00001000)) 
    \vert_count[12]_i_5 
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(p_72_out[0]),
        .I4(dmacntrl_ns11_out),
        .O(load_new_addr));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[1]_i_1 
       (.I0(Q[1]),
        .I1(load_new_addr),
        .I2(minusOp[1]),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[2]_i_1 
       (.I0(Q[2]),
        .I1(load_new_addr),
        .I2(minusOp[2]),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[3]_i_1 
       (.I0(Q[3]),
        .I1(load_new_addr),
        .I2(minusOp[3]),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_1 
       (.I0(Q[4]),
        .I1(load_new_addr),
        .I2(minusOp[4]),
        .O(p_2_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[5]_i_1 
       (.I0(Q[5]),
        .I1(load_new_addr),
        .I2(minusOp[5]),
        .O(p_2_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[6]_i_1 
       (.I0(Q[6]),
        .I1(load_new_addr),
        .I2(minusOp[6]),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[7]_i_1 
       (.I0(Q[7]),
        .I1(load_new_addr),
        .I2(minusOp[7]),
        .O(p_2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_1 
       (.I0(Q[8]),
        .I1(load_new_addr),
        .I2(minusOp[8]),
        .O(p_2_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[9]_i_1 
       (.I0(Q[9]),
        .I1(load_new_addr),
        .I2(minusOp[9]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[0]),
        .Q(vert_count[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[10]),
        .Q(vert_count[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[11]),
        .Q(vert_count[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[12]),
        .Q(vert_count[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(vert_count[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(vert_count[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(vert_count[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(vert_count[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(vert_count[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[6]),
        .Q(vert_count[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[7]),
        .Q(vert_count[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[8]),
        .Q(vert_count[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[9]),
        .Q(vert_count[9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sof_gen" *) 
module system_axi_vdma_0_0_axi_vdma_sof_gen
   (prmry_in_xored,
    scndry_reset2,
    s_valid0,
    m_axis_mm2s_aclk,
    p_in_d1_cdc_from,
    out,
    p_19_out);
  output prmry_in_xored;
  input scndry_reset2;
  input s_valid0;
  input m_axis_mm2s_aclk;
  input p_in_d1_cdc_from;
  input out;
  input p_19_out;

  wire hold_sof;
  wire hold_sof_i_1_n_0;
  wire m_axis_mm2s_aclk;
  wire out;
  wire p_19_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_valid;
  wire s_valid0;
  wire s_valid_d1;
  wire scndry_reset2;

  LUT4 #(
    .INIT(16'hEF10)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4 
       (.I0(hold_sof),
        .I1(s_valid_d1),
        .I2(s_valid),
        .I3(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(p_19_out),
        .O(hold_sof_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1_n_0),
        .Q(hold_sof),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid0),
        .Q(s_valid),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sts_mngr" *) 
module system_axi_vdma_0_0_axi_vdma_sts_mngr
   (p_40_out,
    datamover_idle,
    halted_reg,
    p_0_in,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    m_axi_mm2s_aclk,
    p_72_out,
    halted_set_i0,
    sig_halt_cmplt_reg,
    out,
    p_71_out);
  output p_40_out;
  output datamover_idle;
  output halted_reg;
  input p_0_in;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input m_axi_mm2s_aclk;
  input [0:0]p_72_out;
  input halted_set_i0;
  input sig_halt_cmplt_reg;
  input out;
  input p_71_out;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire datamover_idle;
  wire halted_reg;
  wire halted_set_i0;
  wire m_axi_mm2s_aclk;
  wire out;
  wire p_0_in;
  wire p_30_out;
  wire p_31_out;
  wire p_40_out;
  wire p_71_out;
  wire [0:0]p_72_out;
  wire sig_halt_cmplt_reg;

  FDSE all_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(p_40_out),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg),
        .Q(datamover_idle),
        .R(p_0_in));
  FDRE halted_clr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_72_out),
        .Q(p_30_out),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hBBFB)) 
    halted_i_1
       (.I0(p_31_out),
        .I1(out),
        .I2(p_71_out),
        .I3(p_30_out),
        .O(halted_reg));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(p_31_out),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter" *) 
module system_axi_vdma_0_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter
   (E,
    m_axis_mm2s_tvalid,
    s_valid0,
    \sig_user_reg_out_reg[0] ,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tlast,
    p_83_out,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ,
    p_4_out,
    m_axis_mm2s_aclk,
    SR,
    p_0_in,
    Q,
    out,
    m_axis_mm2s_tready,
    sig_m_valid_dup_reg,
    p_11_out,
    p_84_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \sig_data_reg_out_reg[31] );
  output [0:0]E;
  output m_axis_mm2s_tvalid;
  output s_valid0;
  output [0:0]\sig_user_reg_out_reg[0] ;
  output [0:0]m_axis_mm2s_tuser;
  output [2:0]m_axis_mm2s_tkeep;
  output [23:0]m_axis_mm2s_tdata;
  output m_axis_mm2s_tlast;
  output p_83_out;
  output \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ;
  output \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ;
  input p_4_out;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input p_0_in;
  input [3:0]Q;
  input out;
  input m_axis_mm2s_tready;
  input sig_m_valid_dup_reg;
  input p_11_out;
  input p_84_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [31:0]\sig_data_reg_out_reg[31] ;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [31:0]acc_data_reg;
  wire [3:0]acc_keep_reg;
  wire acc_last;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire [31:0]\gen_data_accumulator[1].acc_data_reg ;
  wire [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_13 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_17 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_18 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_19 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_2 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_20 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_21 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_22 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_23 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_24 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_25 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_26 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_27 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_28 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_29 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_3 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_30 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_31 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_32 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_33 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_34 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_35 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_36 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_37 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_38 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_39 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_4 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_40 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_41 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_42 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_43 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_44 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_45 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_46 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_47 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_48 ;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire out;
  wire p_0_in;
  wire p_11_out;
  wire p_4_out;
  wire p_83_out;
  wire p_84_out;
  wire s_valid0;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_m_valid_dup_reg;
  wire [0:0]\sig_user_reg_out_reg[0] ;

  FDRE areset_r_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(areset_r),
        .R(1'b0));
  system_axi_vdma_0_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer \gen_downsizer_conversion.axisc_downsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_upsizer_conversion.axisc_upsizer_0_n_41 ,\gen_upsizer_conversion.axisc_upsizer_0_n_42 ,\gen_upsizer_conversion.axisc_upsizer_0_n_43 ,\gen_upsizer_conversion.axisc_upsizer_0_n_44 ,\gen_upsizer_conversion.axisc_upsizer_0_n_45 ,\gen_upsizer_conversion.axisc_upsizer_0_n_46 ,\gen_upsizer_conversion.axisc_upsizer_0_n_47 ,\gen_upsizer_conversion.axisc_upsizer_0_n_48 ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg (\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg (\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ),
        .acc_keep_reg(acc_keep_reg),
        .\acc_keep_reg[10] (\gen_upsizer_conversion.axisc_upsizer_0_n_2 ),
        .\acc_keep_reg[11] (\gen_upsizer_conversion.axisc_upsizer_0_n_4 ),
        .\acc_keep_reg[8] (\gen_upsizer_conversion.axisc_upsizer_0_n_13 ),
        .\acc_keep_reg[9] (\gen_upsizer_conversion.axisc_upsizer_0_n_3 ),
        .acc_last(acc_last),
        .acc_user_reg(acc_user_reg),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .\gen_data_accumulator[1].acc_keep_reg (\gen_data_accumulator[1].acc_keep_reg ),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .p_11_out(p_11_out),
        .p_83_out(p_83_out),
        .p_84_out(p_84_out),
        .s_valid0(s_valid0));
  system_axi_vdma_0_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer \gen_upsizer_conversion.axisc_upsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_upsizer_conversion.axisc_upsizer_0_n_41 ,\gen_upsizer_conversion.axisc_upsizer_0_n_42 ,\gen_upsizer_conversion.axisc_upsizer_0_n_43 ,\gen_upsizer_conversion.axisc_upsizer_0_n_44 ,\gen_upsizer_conversion.axisc_upsizer_0_n_45 ,\gen_upsizer_conversion.axisc_upsizer_0_n_46 ,\gen_upsizer_conversion.axisc_upsizer_0_n_47 ,\gen_upsizer_conversion.axisc_upsizer_0_n_48 ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .Q(Q),
        .acc_keep_reg(acc_keep_reg),
        .acc_last(acc_last),
        .acc_user_reg(acc_user_reg),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .\gen_data_accumulator[1].acc_keep_reg (\gen_data_accumulator[1].acc_keep_reg ),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .\r0_keep_reg[10] (\gen_upsizer_conversion.axisc_upsizer_0_n_2 ),
        .\r0_keep_reg[11] (\gen_upsizer_conversion.axisc_upsizer_0_n_4 ),
        .\r0_keep_reg[8] (\gen_upsizer_conversion.axisc_upsizer_0_n_13 ),
        .\r0_keep_reg[9] (\gen_upsizer_conversion.axisc_upsizer_0_n_3 ),
        .\r0_user_reg[0]_0 (E),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .\sig_user_reg_out_reg[0] (\sig_user_reg_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer" *) 
module system_axi_vdma_0_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer
   (m_axis_mm2s_tvalid,
    d2_ready,
    s_valid0,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tlast,
    p_83_out,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ,
    acc_last,
    m_axis_mm2s_aclk,
    acc_user_reg,
    \acc_keep_reg[10] ,
    \acc_keep_reg[11] ,
    \acc_keep_reg[9] ,
    acc_keep_reg,
    \gen_data_accumulator[1].acc_keep_reg ,
    \acc_keep_reg[8] ,
    d2_valid,
    m_axis_mm2s_tready,
    areset_r,
    p_11_out,
    p_84_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    D);
  output m_axis_mm2s_tvalid;
  output d2_ready;
  output s_valid0;
  output [0:0]m_axis_mm2s_tuser;
  output [2:0]m_axis_mm2s_tkeep;
  output [23:0]m_axis_mm2s_tdata;
  output m_axis_mm2s_tlast;
  output p_83_out;
  output \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ;
  output \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ;
  input acc_last;
  input m_axis_mm2s_aclk;
  input [0:0]acc_user_reg;
  input \acc_keep_reg[10] ;
  input \acc_keep_reg[11] ;
  input \acc_keep_reg[9] ;
  input [3:0]acc_keep_reg;
  input [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  input \acc_keep_reg[8] ;
  input d2_valid;
  input m_axis_mm2s_tready;
  input areset_r;
  input p_11_out;
  input p_84_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [95:0]D;

  wire [95:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ;
  wire [3:0]acc_keep_reg;
  wire \acc_keep_reg[10] ;
  wire \acc_keep_reg[11] ;
  wire \acc_keep_reg[8] ;
  wire \acc_keep_reg[9] ;
  wire acc_last;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire \m_axis_mm2s_tdata[10]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[10]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[10]_INST_0_i_3_n_0 ;
  wire \m_axis_mm2s_tdata[12]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[13]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[15]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[15]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[15]_INST_0_i_3_n_0 ;
  wire \m_axis_mm2s_tdata[16]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[17]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[20]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[22]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[23]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[8]_INST_0_i_1_n_0 ;
  wire [2:0]m_axis_mm2s_tkeep;
  wire \m_axis_mm2s_tkeep[2]_INST_0_i_1_n_0 ;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_INST_0_i_1_n_0;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire [71:0]p_0_in1_in;
  wire [23:0]p_0_in_0;
  wire p_11_out;
  wire [8:0]p_1_in;
  wire p_83_out;
  wire p_84_out;
  wire \r0_data_reg_n_0_[72] ;
  wire \r0_data_reg_n_0_[73] ;
  wire \r0_data_reg_n_0_[74] ;
  wire \r0_data_reg_n_0_[75] ;
  wire \r0_data_reg_n_0_[76] ;
  wire \r0_data_reg_n_0_[77] ;
  wire \r0_data_reg_n_0_[78] ;
  wire \r0_data_reg_n_0_[79] ;
  wire \r0_data_reg_n_0_[80] ;
  wire \r0_data_reg_n_0_[81] ;
  wire \r0_data_reg_n_0_[82] ;
  wire \r0_data_reg_n_0_[83] ;
  wire \r0_data_reg_n_0_[84] ;
  wire \r0_data_reg_n_0_[85] ;
  wire \r0_data_reg_n_0_[86] ;
  wire \r0_data_reg_n_0_[87] ;
  wire \r0_data_reg_n_0_[88] ;
  wire \r0_data_reg_n_0_[89] ;
  wire \r0_data_reg_n_0_[90] ;
  wire \r0_data_reg_n_0_[91] ;
  wire \r0_data_reg_n_0_[92] ;
  wire \r0_data_reg_n_0_[93] ;
  wire \r0_data_reg_n_0_[94] ;
  wire \r0_data_reg_n_0_[95] ;
  wire [2:2]r0_is_end;
  wire [2:1]r0_is_null_r;
  wire \r0_is_null_r[1]_i_1_n_0 ;
  wire \r0_is_null_r[2]_i_1_n_0 ;
  wire \r0_is_null_r[3]_i_1_n_0 ;
  wire r0_is_null_r_0;
  wire \r0_keep_reg_n_0_[10] ;
  wire \r0_keep_reg_n_0_[11] ;
  wire \r0_keep_reg_n_0_[9] ;
  wire r0_last_reg_n_0;
  wire r0_load;
  wire r0_out_sel_next_r;
  wire \r0_out_sel_next_r[0]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_2_n_0 ;
  wire \r0_out_sel_next_r[1]_i_3_n_0 ;
  wire \r0_out_sel_next_r_reg_n_0_[0] ;
  wire \r0_out_sel_next_r_reg_n_0_[1] ;
  wire r0_out_sel_r0;
  wire \r0_out_sel_r[0]_i_1_n_0 ;
  wire \r0_out_sel_r[1]_i_1_n_0 ;
  wire \r0_out_sel_r_reg_n_0_[0] ;
  wire \r0_out_sel_r_reg_n_0_[1] ;
  wire \r0_user_reg_n_0_[0] ;
  wire [23:0]r1_data;
  wire \r1_data[10]_i_2_n_0 ;
  wire \r1_data[11]_i_2_n_0 ;
  wire \r1_data[12]_i_2_n_0 ;
  wire \r1_data[13]_i_2_n_0 ;
  wire \r1_data[14]_i_2_n_0 ;
  wire \r1_data[15]_i_2_n_0 ;
  wire \r1_data[16]_i_2_n_0 ;
  wire \r1_data[17]_i_2_n_0 ;
  wire \r1_data[18]_i_2_n_0 ;
  wire \r1_data[8]_i_2_n_0 ;
  wire \r1_data[8]_i_3_n_0 ;
  wire \r1_data[9]_i_2_n_0 ;
  wire [2:0]r1_keep;
  wire \r1_keep[0]_i_1_n_0 ;
  wire \r1_keep[1]_i_1_n_0 ;
  wire \r1_keep[1]_i_2_n_0 ;
  wire \r1_keep[2]_i_1_n_0 ;
  wire r1_last_reg_n_0;
  wire r1_load;
  wire [0:0]r1_user;
  wire \r1_user[0]_i_1_n_0 ;
  wire s_valid0;
  wire [2:0]state;
  wire \state[1]_i_2_n_0 ;
  wire \state_reg_n_0_[2] ;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1 
       (.I0(p_11_out),
        .I1(m_axis_mm2s_tvalid),
        .I2(p_84_out),
        .O(p_83_out));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_1 
       (.I0(m_axis_mm2s_tlast),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I2(p_11_out),
        .O(\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1 
       (.I0(m_axis_mm2s_tvalid),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I2(p_11_out),
        .O(\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ));
  LUT5 #(
    .INIT(32'hBB8BB888)) 
    \m_axis_mm2s_tdata[0]_INST_0 
       (.I0(\m_axis_mm2s_tdata[8]_INST_0_i_1_n_0 ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[48]),
        .I4(p_0_in1_in[0]),
        .O(m_axis_mm2s_tdata[0]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \m_axis_mm2s_tdata[10]_INST_0 
       (.I0(p_0_in1_in[34]),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(\m_axis_mm2s_tdata[10]_INST_0_i_1_n_0 ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\m_axis_mm2s_tdata[10]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[10]));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \m_axis_mm2s_tdata[10]_INST_0_i_1 
       (.I0(r1_data[10]),
        .I1(p_0_in1_in[18]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[50]),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\m_axis_mm2s_tdata[10]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \m_axis_mm2s_tdata[10]_INST_0_i_2 
       (.I0(p_0_in1_in[58]),
        .I1(p_0_in1_in[26]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\m_axis_mm2s_tdata[10]_INST_0_i_3_n_0 ),
        .O(\m_axis_mm2s_tdata[10]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBC83B08)) 
    \m_axis_mm2s_tdata[10]_INST_0_i_3 
       (.I0(p_0_in1_in[42]),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[10]),
        .I4(r1_data[2]),
        .O(\m_axis_mm2s_tdata[10]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFACF0AC0FAC00AC)) 
    \m_axis_mm2s_tdata[11]_INST_0 
       (.I0(p_0_in1_in[59]),
        .I1(p_0_in1_in[11]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[35]),
        .I5(r1_data[11]),
        .O(m_axis_mm2s_tdata[11]));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \m_axis_mm2s_tdata[12]_INST_0 
       (.I0(p_0_in1_in[36]),
        .I1(r1_data[12]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\m_axis_mm2s_tdata[12]_INST_0_i_1_n_0 ),
        .O(m_axis_mm2s_tdata[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_mm2s_tdata[12]_INST_0_i_1 
       (.I0(p_0_in1_in[28]),
        .I1(p_0_in1_in[12]),
        .I2(r1_data[4]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(p_0_in1_in[60]),
        .O(\m_axis_mm2s_tdata[12]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0CECE0F00CECE)) 
    \m_axis_mm2s_tdata[13]_INST_0 
       (.I0(p_0_in1_in[13]),
        .I1(\m_axis_mm2s_tdata[13]_INST_0_i_1_n_0 ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[37]),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(r1_data[13]),
        .O(m_axis_mm2s_tdata[13]));
  LUT5 #(
    .INIT(32'hCAF0CA00)) 
    \m_axis_mm2s_tdata[13]_INST_0_i_1 
       (.I0(p_0_in1_in[29]),
        .I1(r1_data[5]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[61]),
        .O(\m_axis_mm2s_tdata[13]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00ACFFAC)) 
    \m_axis_mm2s_tdata[14]_INST_0 
       (.I0(p_0_in1_in[62]),
        .I1(p_0_in1_in[14]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\m_axis_mm2s_tdata[22]_INST_0_i_1_n_0 ),
        .O(m_axis_mm2s_tdata[14]));
  LUT5 #(
    .INIT(32'hE2FFE200)) 
    \m_axis_mm2s_tdata[15]_INST_0 
       (.I0(p_0_in1_in[39]),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(\m_axis_mm2s_tdata[15]_INST_0_i_1_n_0 ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\m_axis_mm2s_tdata[15]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[15]));
  LUT5 #(
    .INIT(32'hFBC83B08)) 
    \m_axis_mm2s_tdata[15]_INST_0_i_1 
       (.I0(p_0_in1_in[55]),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[23]),
        .I4(r1_data[15]),
        .O(\m_axis_mm2s_tdata[15]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \m_axis_mm2s_tdata[15]_INST_0_i_2 
       (.I0(p_0_in1_in[63]),
        .I1(p_0_in1_in[31]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\m_axis_mm2s_tdata[15]_INST_0_i_3_n_0 ),
        .O(\m_axis_mm2s_tdata[15]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBC83B08)) 
    \m_axis_mm2s_tdata[15]_INST_0_i_3 
       (.I0(p_0_in1_in[47]),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[15]),
        .I4(r1_data[7]),
        .O(\m_axis_mm2s_tdata[15]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \m_axis_mm2s_tdata[16]_INST_0 
       (.I0(\m_axis_mm2s_tdata[16]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[40]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(r1_data[16]),
        .O(m_axis_mm2s_tdata[16]));
  LUT5 #(
    .INIT(32'hCE0EC202)) 
    \m_axis_mm2s_tdata[16]_INST_0_i_1 
       (.I0(p_0_in1_in[16]),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(r1_data[8]),
        .I4(p_0_in1_in[64]),
        .O(\m_axis_mm2s_tdata[16]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \m_axis_mm2s_tdata[17]_INST_0 
       (.I0(\m_axis_mm2s_tdata[17]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[41]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(r1_data[17]),
        .O(m_axis_mm2s_tdata[17]));
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \m_axis_mm2s_tdata[17]_INST_0_i_1 
       (.I0(p_0_in1_in[17]),
        .I1(p_0_in1_in[65]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(r1_data[9]),
        .O(\m_axis_mm2s_tdata[17]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \m_axis_mm2s_tdata[18]_INST_0 
       (.I0(r1_data[18]),
        .I1(p_0_in1_in[42]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[66]),
        .I5(p_0_in1_in[18]),
        .O(m_axis_mm2s_tdata[18]));
  LUT6 #(
    .INIT(64'hEFECE3E02F2C2320)) 
    \m_axis_mm2s_tdata[19]_INST_0 
       (.I0(p_0_in1_in[67]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[19]),
        .I4(p_0_in1_in[43]),
        .I5(r1_data[19]),
        .O(m_axis_mm2s_tdata[19]));
  LUT6 #(
    .INIT(64'hAACCFFF0AACC00F0)) 
    \m_axis_mm2s_tdata[1]_INST_0 
       (.I0(r1_data[1]),
        .I1(p_0_in1_in[25]),
        .I2(p_0_in1_in[1]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(p_0_in1_in[49]),
        .O(m_axis_mm2s_tdata[1]));
  LUT6 #(
    .INIT(64'hCFFACFAAC0FAC0AA)) 
    \m_axis_mm2s_tdata[20]_INST_0 
       (.I0(\m_axis_mm2s_tdata[20]_INST_0_i_1_n_0 ),
        .I1(r1_data[20]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[68]),
        .I5(p_0_in1_in[44]),
        .O(m_axis_mm2s_tdata[20]));
  LUT5 #(
    .INIT(32'hCACA0F00)) 
    \m_axis_mm2s_tdata[20]_INST_0_i_1 
       (.I0(p_0_in1_in[36]),
        .I1(r1_data[12]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[20]),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\m_axis_mm2s_tdata[20]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \m_axis_mm2s_tdata[21]_INST_0 
       (.I0(p_0_in1_in[21]),
        .I1(p_0_in1_in[69]),
        .I2(p_0_in1_in[45]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(r1_data[21]),
        .O(m_axis_mm2s_tdata[21]));
  LUT6 #(
    .INIT(64'hCFF5CF55C0F5C055)) 
    \m_axis_mm2s_tdata[22]_INST_0 
       (.I0(\m_axis_mm2s_tdata[22]_INST_0_i_1_n_0 ),
        .I1(r1_data[22]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[70]),
        .I5(p_0_in1_in[46]),
        .O(m_axis_mm2s_tdata[22]));
  LUT5 #(
    .INIT(32'h50F35FF3)) 
    \m_axis_mm2s_tdata[22]_INST_0_i_1 
       (.I0(r1_data[14]),
        .I1(p_0_in1_in[22]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[38]),
        .O(\m_axis_mm2s_tdata[22]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \m_axis_mm2s_tdata[23]_INST_0 
       (.I0(\m_axis_mm2s_tdata[23]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[47]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(r1_data[23]),
        .O(m_axis_mm2s_tdata[23]));
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \m_axis_mm2s_tdata[23]_INST_0_i_1 
       (.I0(p_0_in1_in[71]),
        .I1(p_0_in1_in[39]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\m_axis_mm2s_tdata[15]_INST_0_i_1_n_0 ),
        .O(\m_axis_mm2s_tdata[23]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEF45EA40)) 
    \m_axis_mm2s_tdata[2]_INST_0 
       (.I0(\r0_out_sel_r_reg_n_0_[0] ),
        .I1(p_0_in1_in[50]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\m_axis_mm2s_tdata[10]_INST_0_i_2_n_0 ),
        .I4(p_0_in1_in[2]),
        .O(m_axis_mm2s_tdata[2]));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \m_axis_mm2s_tdata[3]_INST_0 
       (.I0(p_0_in1_in[27]),
        .I1(p_0_in1_in[51]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(r1_data[3]),
        .I5(p_0_in1_in[3]),
        .O(m_axis_mm2s_tdata[3]));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \m_axis_mm2s_tdata[4]_INST_0 
       (.I0(\m_axis_mm2s_tdata[12]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[4]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[52]),
        .O(m_axis_mm2s_tdata[4]));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \m_axis_mm2s_tdata[5]_INST_0 
       (.I0(\m_axis_mm2s_tdata[13]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[5]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[53]),
        .O(m_axis_mm2s_tdata[5]));
  LUT6 #(
    .INIT(64'hD8FFD8AAD855D800)) 
    \m_axis_mm2s_tdata[6]_INST_0 
       (.I0(\r0_out_sel_r_reg_n_0_[1] ),
        .I1(r1_data[6]),
        .I2(p_0_in1_in[30]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[6]),
        .I5(p_0_in1_in[54]),
        .O(m_axis_mm2s_tdata[6]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \m_axis_mm2s_tdata[7]_INST_0 
       (.I0(\m_axis_mm2s_tdata[15]_INST_0_i_2_n_0 ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\m_axis_mm2s_tdata[15]_INST_0_i_1_n_0 ),
        .I3(p_0_in1_in[7]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .O(m_axis_mm2s_tdata[7]));
  LUT6 #(
    .INIT(64'hCCF0EEFFCCF0EEF0)) 
    \m_axis_mm2s_tdata[8]_INST_0 
       (.I0(p_0_in1_in[32]),
        .I1(\m_axis_mm2s_tdata[16]_INST_0_i_1_n_0 ),
        .I2(\m_axis_mm2s_tdata[8]_INST_0_i_1_n_0 ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[8]),
        .O(m_axis_mm2s_tdata[8]));
  LUT5 #(
    .INIT(32'hEC2CE020)) 
    \m_axis_mm2s_tdata[8]_INST_0_i_1 
       (.I0(p_0_in1_in[24]),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(r1_data[0]),
        .I4(p_0_in1_in[56]),
        .O(\m_axis_mm2s_tdata[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFEFCFE0C0EFC0E0)) 
    \m_axis_mm2s_tdata[9]_INST_0 
       (.I0(p_0_in1_in[33]),
        .I1(\m_axis_mm2s_tdata[17]_INST_0_i_1_n_0 ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[9]),
        .I5(p_0_in1_in[57]),
        .O(m_axis_mm2s_tdata[9]));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \m_axis_mm2s_tkeep[0]_INST_0 
       (.I0(r1_keep[0]),
        .I1(p_1_in[3]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_1_in[6]),
        .I5(p_1_in[0]),
        .O(m_axis_mm2s_tkeep[0]));
  LUT5 #(
    .INIT(32'hAFA3ACA0)) 
    \m_axis_mm2s_tkeep[1]_INST_0 
       (.I0(\m_axis_mm2s_tkeep[2]_INST_0_i_1_n_0 ),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_1_in[7]),
        .I4(p_1_in[1]),
        .O(m_axis_mm2s_tkeep[1]));
  LUT6 #(
    .INIT(64'hCFFACFAAC0FAC0AA)) 
    \m_axis_mm2s_tkeep[2]_INST_0 
       (.I0(\m_axis_mm2s_tkeep[2]_INST_0_i_1_n_0 ),
        .I1(r1_keep[2]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_1_in[8]),
        .I5(p_1_in[5]),
        .O(m_axis_mm2s_tkeep[2]));
  LUT5 #(
    .INIT(32'hCACA0F00)) 
    \m_axis_mm2s_tkeep[2]_INST_0_i_1 
       (.I0(p_1_in[4]),
        .I1(r1_keep[1]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_1_in[2]),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\m_axis_mm2s_tkeep[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08800880FBBF0880)) 
    m_axis_mm2s_tlast_INST_0
       (.I0(r1_last_reg_n_0),
        .I1(m_axis_mm2s_tvalid),
        .I2(d2_ready),
        .I3(\state_reg_n_0_[2] ),
        .I4(r0_last_reg_n_0),
        .I5(m_axis_mm2s_tlast_INST_0_i_1_n_0),
        .O(m_axis_mm2s_tlast));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    m_axis_mm2s_tlast_INST_0_i_1
       (.I0(r0_is_null_r[1]),
        .I1(r0_is_null_r[2]),
        .I2(r0_is_end),
        .O(m_axis_mm2s_tlast_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h8380)) 
    \m_axis_mm2s_tuser[0]_INST_0 
       (.I0(r1_user),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_user_reg_n_0_[0] ),
        .O(m_axis_mm2s_tuser));
  LUT2 #(
    .INIT(4'h2)) 
    \r0_data[95]_i_1 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .O(r0_load));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[0]),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[10]),
        .Q(p_0_in1_in[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[11]),
        .Q(p_0_in1_in[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[12]),
        .Q(p_0_in1_in[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[13]),
        .Q(p_0_in1_in[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[14]),
        .Q(p_0_in1_in[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[15]),
        .Q(p_0_in1_in[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[16]),
        .Q(p_0_in1_in[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[17]),
        .Q(p_0_in1_in[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[18]),
        .Q(p_0_in1_in[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[19]),
        .Q(p_0_in1_in[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[1]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[20]),
        .Q(p_0_in1_in[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[21]),
        .Q(p_0_in1_in[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[22]),
        .Q(p_0_in1_in[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[23]),
        .Q(p_0_in1_in[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[24]),
        .Q(p_0_in1_in[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[25]),
        .Q(p_0_in1_in[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[26]),
        .Q(p_0_in1_in[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[27]),
        .Q(p_0_in1_in[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[28]),
        .Q(p_0_in1_in[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[29]),
        .Q(p_0_in1_in[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[2]),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[30]),
        .Q(p_0_in1_in[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[31]),
        .Q(p_0_in1_in[31]),
        .R(1'b0));
  FDRE \r0_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[32]),
        .Q(p_0_in1_in[32]),
        .R(1'b0));
  FDRE \r0_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[33]),
        .Q(p_0_in1_in[33]),
        .R(1'b0));
  FDRE \r0_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[34]),
        .Q(p_0_in1_in[34]),
        .R(1'b0));
  FDRE \r0_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[35]),
        .Q(p_0_in1_in[35]),
        .R(1'b0));
  FDRE \r0_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[36]),
        .Q(p_0_in1_in[36]),
        .R(1'b0));
  FDRE \r0_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[37]),
        .Q(p_0_in1_in[37]),
        .R(1'b0));
  FDRE \r0_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[38]),
        .Q(p_0_in1_in[38]),
        .R(1'b0));
  FDRE \r0_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[39]),
        .Q(p_0_in1_in[39]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[3]),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE \r0_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[40]),
        .Q(p_0_in1_in[40]),
        .R(1'b0));
  FDRE \r0_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[41]),
        .Q(p_0_in1_in[41]),
        .R(1'b0));
  FDRE \r0_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[42]),
        .Q(p_0_in1_in[42]),
        .R(1'b0));
  FDRE \r0_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[43]),
        .Q(p_0_in1_in[43]),
        .R(1'b0));
  FDRE \r0_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[44]),
        .Q(p_0_in1_in[44]),
        .R(1'b0));
  FDRE \r0_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[45]),
        .Q(p_0_in1_in[45]),
        .R(1'b0));
  FDRE \r0_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[46]),
        .Q(p_0_in1_in[46]),
        .R(1'b0));
  FDRE \r0_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[47]),
        .Q(p_0_in1_in[47]),
        .R(1'b0));
  FDRE \r0_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[48]),
        .Q(p_0_in1_in[48]),
        .R(1'b0));
  FDRE \r0_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[49]),
        .Q(p_0_in1_in[49]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[4]),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE \r0_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[50]),
        .Q(p_0_in1_in[50]),
        .R(1'b0));
  FDRE \r0_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[51]),
        .Q(p_0_in1_in[51]),
        .R(1'b0));
  FDRE \r0_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[52]),
        .Q(p_0_in1_in[52]),
        .R(1'b0));
  FDRE \r0_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[53]),
        .Q(p_0_in1_in[53]),
        .R(1'b0));
  FDRE \r0_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[54]),
        .Q(p_0_in1_in[54]),
        .R(1'b0));
  FDRE \r0_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[55]),
        .Q(p_0_in1_in[55]),
        .R(1'b0));
  FDRE \r0_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[56]),
        .Q(p_0_in1_in[56]),
        .R(1'b0));
  FDRE \r0_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[57]),
        .Q(p_0_in1_in[57]),
        .R(1'b0));
  FDRE \r0_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[58]),
        .Q(p_0_in1_in[58]),
        .R(1'b0));
  FDRE \r0_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[59]),
        .Q(p_0_in1_in[59]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[5]),
        .Q(p_0_in1_in[5]),
        .R(1'b0));
  FDRE \r0_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[60]),
        .Q(p_0_in1_in[60]),
        .R(1'b0));
  FDRE \r0_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[61]),
        .Q(p_0_in1_in[61]),
        .R(1'b0));
  FDRE \r0_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[62]),
        .Q(p_0_in1_in[62]),
        .R(1'b0));
  FDRE \r0_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[63]),
        .Q(p_0_in1_in[63]),
        .R(1'b0));
  FDRE \r0_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[64]),
        .Q(p_0_in1_in[64]),
        .R(1'b0));
  FDRE \r0_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[65]),
        .Q(p_0_in1_in[65]),
        .R(1'b0));
  FDRE \r0_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[66]),
        .Q(p_0_in1_in[66]),
        .R(1'b0));
  FDRE \r0_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[67]),
        .Q(p_0_in1_in[67]),
        .R(1'b0));
  FDRE \r0_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[68]),
        .Q(p_0_in1_in[68]),
        .R(1'b0));
  FDRE \r0_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[69]),
        .Q(p_0_in1_in[69]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[6]),
        .Q(p_0_in1_in[6]),
        .R(1'b0));
  FDRE \r0_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[70]),
        .Q(p_0_in1_in[70]),
        .R(1'b0));
  FDRE \r0_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[71]),
        .Q(p_0_in1_in[71]),
        .R(1'b0));
  FDRE \r0_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[72]),
        .Q(\r0_data_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \r0_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[73]),
        .Q(\r0_data_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \r0_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[74]),
        .Q(\r0_data_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \r0_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[75]),
        .Q(\r0_data_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \r0_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[76]),
        .Q(\r0_data_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \r0_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[77]),
        .Q(\r0_data_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \r0_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[78]),
        .Q(\r0_data_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \r0_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[79]),
        .Q(\r0_data_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[7]),
        .Q(p_0_in1_in[7]),
        .R(1'b0));
  FDRE \r0_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[80]),
        .Q(\r0_data_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \r0_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[81]),
        .Q(\r0_data_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \r0_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[82]),
        .Q(\r0_data_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \r0_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[83]),
        .Q(\r0_data_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \r0_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[84]),
        .Q(\r0_data_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \r0_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[85]),
        .Q(\r0_data_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \r0_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[86]),
        .Q(\r0_data_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \r0_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[87]),
        .Q(\r0_data_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \r0_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[88]),
        .Q(\r0_data_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \r0_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[89]),
        .Q(\r0_data_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[8]),
        .Q(p_0_in1_in[8]),
        .R(1'b0));
  FDRE \r0_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[90]),
        .Q(\r0_data_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \r0_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[91]),
        .Q(\r0_data_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \r0_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[92]),
        .Q(\r0_data_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \r0_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[93]),
        .Q(\r0_data_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \r0_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[94]),
        .Q(\r0_data_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \r0_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[95]),
        .Q(\r0_data_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[9]),
        .Q(p_0_in1_in[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \r0_is_null_r[1]_i_1 
       (.I0(\gen_data_accumulator[1].acc_keep_reg [1]),
        .I1(acc_keep_reg[3]),
        .I2(\gen_data_accumulator[1].acc_keep_reg [0]),
        .I3(r0_is_null_r_0),
        .I4(r0_is_null_r[1]),
        .O(\r0_is_null_r[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \r0_is_null_r[2]_i_1 
       (.I0(\acc_keep_reg[8] ),
        .I1(\gen_data_accumulator[1].acc_keep_reg [2]),
        .I2(\gen_data_accumulator[1].acc_keep_reg [3]),
        .I3(r0_is_null_r_0),
        .I4(r0_is_null_r[2]),
        .O(\r0_is_null_r[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \r0_is_null_r[3]_i_1 
       (.I0(\acc_keep_reg[11] ),
        .I1(\acc_keep_reg[9] ),
        .I2(\acc_keep_reg[10] ),
        .I3(r0_is_null_r_0),
        .I4(r0_is_end),
        .O(\r0_is_null_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \r0_is_null_r[3]_i_2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(d2_valid),
        .I2(d2_ready),
        .O(r0_is_null_r_0));
  FDRE \r0_is_null_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[1]_i_1_n_0 ),
        .Q(r0_is_null_r[1]),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[2]_i_1_n_0 ),
        .Q(r0_is_null_r[2]),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[3]_i_1_n_0 ),
        .Q(r0_is_end),
        .R(areset_r));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_keep_reg[0]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[10] ),
        .Q(\r0_keep_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \r0_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[11] ),
        .Q(\r0_keep_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_keep_reg[1]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_keep_reg[2]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_keep_reg[3]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \r0_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\gen_data_accumulator[1].acc_keep_reg [0]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \r0_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\gen_data_accumulator[1].acc_keep_reg [1]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \r0_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\gen_data_accumulator[1].acc_keep_reg [2]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \r0_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\gen_data_accumulator[1].acc_keep_reg [3]),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \r0_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[8] ),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \r0_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_keep_reg[9] ),
        .Q(\r0_keep_reg_n_0_[9] ),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF5FF550A2A0AAA)) 
    \r0_out_sel_next_r[0]_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(r0_is_null_r[1]),
        .I2(r0_is_end),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(r0_is_null_r[2]),
        .I5(\r0_out_sel_next_r_reg_n_0_[0] ),
        .O(\r0_out_sel_next_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \r0_out_sel_next_r[1]_i_1 
       (.I0(m_axis_mm2s_tvalid),
        .I1(d2_ready),
        .I2(\state_reg_n_0_[2] ),
        .I3(areset_r),
        .I4(\r0_out_sel_next_r[1]_i_3_n_0 ),
        .O(r0_out_sel_next_r));
  LUT5 #(
    .INIT(32'hDFCCCCCC)) 
    \r0_out_sel_next_r[1]_i_2 
       (.I0(r0_is_null_r[2]),
        .I1(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I2(r0_is_end),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(m_axis_mm2s_tready),
        .O(\r0_out_sel_next_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF080C080E080C080)) 
    \r0_out_sel_next_r[1]_i_3 
       (.I0(\r0_out_sel_r_reg_n_0_[0] ),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(m_axis_mm2s_tready),
        .I3(r0_is_end),
        .I4(r0_is_null_r[2]),
        .I5(r0_is_null_r[1]),
        .O(\r0_out_sel_next_r[1]_i_3_n_0 ));
  FDSE \r0_out_sel_next_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_next_r_reg_n_0_[0] ),
        .S(r0_out_sel_next_r));
  FDRE \r0_out_sel_next_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[1]_i_2_n_0 ),
        .Q(\r0_out_sel_next_r_reg_n_0_[1] ),
        .R(r0_out_sel_next_r));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    \r0_out_sel_r[0]_i_1 
       (.I0(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I1(m_axis_mm2s_tready),
        .I2(r0_out_sel_r0),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\r0_out_sel_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \r0_out_sel_r[1]_i_1 
       (.I0(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I1(m_axis_mm2s_tready),
        .I2(r0_out_sel_r0),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .O(\r0_out_sel_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8A0A800A8A0A000)) 
    \r0_out_sel_r[1]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(r0_is_null_r[2]),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(r0_is_end),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(r0_is_null_r[1]),
        .O(r0_out_sel_r0));
  FDRE \r0_out_sel_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[0] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_out_sel_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[1]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[1] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_user_reg),
        .Q(\r0_user_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \r1_data[0]_i_1 
       (.I0(\r1_data[8]_i_3_n_0 ),
        .I1(p_0_in1_in[0]),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[48]),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r1_data[10]_i_1 
       (.I0(\r1_data[18]_i_2_n_0 ),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r1_data[10]_i_2_n_0 ),
        .O(p_0_in_0[10]));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \r1_data[10]_i_2 
       (.I0(p_0_in1_in[10]),
        .I1(\r0_data_reg_n_0_[74] ),
        .I2(p_0_in1_in[58]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[26]),
        .O(\r1_data[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B800FF)) 
    \r1_data[11]_i_1 
       (.I0(\r0_data_reg_n_0_[83] ),
        .I1(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I2(p_0_in1_in[35]),
        .I3(\r1_data[11]_i_2_n_0 ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .O(p_0_in_0[11]));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \r1_data[11]_i_2 
       (.I0(p_0_in1_in[59]),
        .I1(p_0_in1_in[27]),
        .I2(p_0_in1_in[11]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_data_reg_n_0_[75] ),
        .O(\r1_data[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B800FF)) 
    \r1_data[12]_i_1 
       (.I0(\r0_data_reg_n_0_[84] ),
        .I1(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I2(p_0_in1_in[36]),
        .I3(\r1_data[12]_i_2_n_0 ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .O(p_0_in_0[12]));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \r1_data[12]_i_2 
       (.I0(p_0_in1_in[60]),
        .I1(p_0_in1_in[28]),
        .I2(p_0_in1_in[12]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_data_reg_n_0_[76] ),
        .O(\r1_data[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B800FF)) 
    \r1_data[13]_i_1 
       (.I0(\r0_data_reg_n_0_[85] ),
        .I1(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I2(p_0_in1_in[37]),
        .I3(\r1_data[13]_i_2_n_0 ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .O(p_0_in_0[13]));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \r1_data[13]_i_2 
       (.I0(p_0_in1_in[61]),
        .I1(p_0_in1_in[29]),
        .I2(p_0_in1_in[13]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_data_reg_n_0_[77] ),
        .O(\r1_data[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B800FF)) 
    \r1_data[14]_i_1 
       (.I0(\r0_data_reg_n_0_[86] ),
        .I1(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I2(p_0_in1_in[38]),
        .I3(\r1_data[14]_i_2_n_0 ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .O(p_0_in_0[14]));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \r1_data[14]_i_2 
       (.I0(p_0_in1_in[62]),
        .I1(p_0_in1_in[30]),
        .I2(p_0_in1_in[14]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_data_reg_n_0_[78] ),
        .O(\r1_data[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B800FF)) 
    \r1_data[15]_i_1 
       (.I0(\r0_data_reg_n_0_[87] ),
        .I1(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I2(p_0_in1_in[39]),
        .I3(\r1_data[15]_i_2_n_0 ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .O(p_0_in_0[15]));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \r1_data[15]_i_2 
       (.I0(p_0_in1_in[63]),
        .I1(p_0_in1_in[31]),
        .I2(p_0_in1_in[15]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_data_reg_n_0_[79] ),
        .O(\r1_data[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCFAAC0AA)) 
    \r1_data[16]_i_1 
       (.I0(\r1_data[16]_i_2_n_0 ),
        .I1(\r0_data_reg_n_0_[88] ),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[40]),
        .O(p_0_in_0[16]));
  LUT5 #(
    .INIT(32'hBEB28E82)) 
    \r1_data[16]_i_2 
       (.I0(\r1_data[8]_i_2_n_0 ),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[32]),
        .I4(p_0_in1_in[64]),
        .O(\r1_data[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCFAAC0AA)) 
    \r1_data[17]_i_1 
       (.I0(\r1_data[17]_i_2_n_0 ),
        .I1(\r0_data_reg_n_0_[89] ),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[41]),
        .O(p_0_in_0[17]));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    \r1_data[17]_i_2 
       (.I0(\r0_data_reg_n_0_[81] ),
        .I1(p_0_in1_in[65]),
        .I2(p_0_in1_in[17]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(p_0_in1_in[33]),
        .O(\r1_data[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCFAAC0AA)) 
    \r1_data[18]_i_1 
       (.I0(\r1_data[18]_i_2_n_0 ),
        .I1(\r0_data_reg_n_0_[90] ),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[42]),
        .O(p_0_in_0[18]));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    \r1_data[18]_i_2 
       (.I0(\r0_data_reg_n_0_[82] ),
        .I1(p_0_in1_in[66]),
        .I2(p_0_in1_in[18]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(p_0_in1_in[34]),
        .O(\r1_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \r1_data[19]_i_1 
       (.I0(p_0_in1_in[19]),
        .I1(p_0_in1_in[67]),
        .I2(\r0_data_reg_n_0_[91] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(p_0_in1_in[43]),
        .O(p_0_in_0[19]));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \r1_data[1]_i_1 
       (.I0(\r1_data[9]_i_2_n_0 ),
        .I1(p_0_in1_in[1]),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[49]),
        .O(p_0_in_0[1]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \r1_data[20]_i_1 
       (.I0(p_0_in1_in[68]),
        .I1(p_0_in1_in[20]),
        .I2(\r0_data_reg_n_0_[92] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(p_0_in1_in[44]),
        .O(p_0_in_0[20]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \r1_data[21]_i_1 
       (.I0(p_0_in1_in[21]),
        .I1(p_0_in1_in[69]),
        .I2(\r0_data_reg_n_0_[93] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(p_0_in1_in[45]),
        .O(p_0_in_0[21]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \r1_data[22]_i_1 
       (.I0(p_0_in1_in[22]),
        .I1(p_0_in1_in[70]),
        .I2(\r0_data_reg_n_0_[94] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(p_0_in1_in[46]),
        .O(p_0_in_0[22]));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_data[23]_i_1 
       (.I0(d2_ready),
        .I1(m_axis_mm2s_tvalid),
        .I2(\state_reg_n_0_[2] ),
        .O(r1_load));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \r1_data[23]_i_2 
       (.I0(p_0_in1_in[23]),
        .I1(p_0_in1_in[71]),
        .I2(\r0_data_reg_n_0_[95] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(p_0_in1_in[47]),
        .O(p_0_in_0[23]));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \r1_data[2]_i_1 
       (.I0(\r1_data[10]_i_2_n_0 ),
        .I1(p_0_in1_in[2]),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[50]),
        .O(p_0_in_0[2]));
  LUT5 #(
    .INIT(32'h55FC550C)) 
    \r1_data[3]_i_1 
       (.I0(\r1_data[11]_i_2_n_0 ),
        .I1(p_0_in1_in[3]),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[51]),
        .O(p_0_in_0[3]));
  LUT5 #(
    .INIT(32'h55FC550C)) 
    \r1_data[4]_i_1 
       (.I0(\r1_data[12]_i_2_n_0 ),
        .I1(p_0_in1_in[4]),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[52]),
        .O(p_0_in_0[4]));
  LUT5 #(
    .INIT(32'h55FC550C)) 
    \r1_data[5]_i_1 
       (.I0(\r1_data[13]_i_2_n_0 ),
        .I1(p_0_in1_in[5]),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[53]),
        .O(p_0_in_0[5]));
  LUT5 #(
    .INIT(32'h55FC550C)) 
    \r1_data[6]_i_1 
       (.I0(\r1_data[14]_i_2_n_0 ),
        .I1(p_0_in1_in[6]),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[54]),
        .O(p_0_in_0[6]));
  LUT5 #(
    .INIT(32'h55FC550C)) 
    \r1_data[7]_i_1 
       (.I0(\r1_data[15]_i_2_n_0 ),
        .I1(p_0_in1_in[7]),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[55]),
        .O(p_0_in_0[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \r1_data[8]_i_1 
       (.I0(\r1_data[8]_i_2_n_0 ),
        .I1(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I2(p_0_in1_in[32]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r1_data[8]_i_3_n_0 ),
        .O(p_0_in_0[8]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \r1_data[8]_i_2 
       (.I0(p_0_in1_in[16]),
        .I1(p_0_in1_in[48]),
        .I2(\r0_data_reg_n_0_[80] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .O(\r1_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \r1_data[8]_i_3 
       (.I0(p_0_in1_in[8]),
        .I1(\r0_data_reg_n_0_[72] ),
        .I2(p_0_in1_in[56]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[24]),
        .O(\r1_data[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r1_data[9]_i_1 
       (.I0(\r1_data[17]_i_2_n_0 ),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r1_data[9]_i_2_n_0 ),
        .O(p_0_in_0[9]));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \r1_data[9]_i_2 
       (.I0(p_0_in1_in[9]),
        .I1(\r0_data_reg_n_0_[73] ),
        .I2(p_0_in1_in[57]),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[25]),
        .O(\r1_data[9]_i_2_n_0 ));
  FDRE \r1_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[0]),
        .Q(r1_data[0]),
        .R(1'b0));
  FDRE \r1_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[10]),
        .Q(r1_data[10]),
        .R(1'b0));
  FDRE \r1_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[11]),
        .Q(r1_data[11]),
        .R(1'b0));
  FDRE \r1_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[12]),
        .Q(r1_data[12]),
        .R(1'b0));
  FDRE \r1_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[13]),
        .Q(r1_data[13]),
        .R(1'b0));
  FDRE \r1_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[14]),
        .Q(r1_data[14]),
        .R(1'b0));
  FDRE \r1_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[15]),
        .Q(r1_data[15]),
        .R(1'b0));
  FDRE \r1_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[16]),
        .Q(r1_data[16]),
        .R(1'b0));
  FDRE \r1_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[17]),
        .Q(r1_data[17]),
        .R(1'b0));
  FDRE \r1_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[18]),
        .Q(r1_data[18]),
        .R(1'b0));
  FDRE \r1_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[19]),
        .Q(r1_data[19]),
        .R(1'b0));
  FDRE \r1_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[1]),
        .Q(r1_data[1]),
        .R(1'b0));
  FDRE \r1_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[20]),
        .Q(r1_data[20]),
        .R(1'b0));
  FDRE \r1_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[21]),
        .Q(r1_data[21]),
        .R(1'b0));
  FDRE \r1_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[22]),
        .Q(r1_data[22]),
        .R(1'b0));
  FDRE \r1_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[23]),
        .Q(r1_data[23]),
        .R(1'b0));
  FDRE \r1_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[2]),
        .Q(r1_data[2]),
        .R(1'b0));
  FDRE \r1_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[3]),
        .Q(r1_data[3]),
        .R(1'b0));
  FDRE \r1_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[4]),
        .Q(r1_data[4]),
        .R(1'b0));
  FDRE \r1_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[5]),
        .Q(r1_data[5]),
        .R(1'b0));
  FDRE \r1_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[6]),
        .Q(r1_data[6]),
        .R(1'b0));
  FDRE \r1_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[7]),
        .Q(r1_data[7]),
        .R(1'b0));
  FDRE \r1_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[8]),
        .Q(r1_data[8]),
        .R(1'b0));
  FDRE \r1_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in_0[9]),
        .Q(r1_data[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55FC550C)) 
    \r1_keep[0]_i_1 
       (.I0(\r1_keep[1]_i_2_n_0 ),
        .I1(p_1_in[0]),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(p_1_in[6]),
        .O(\r1_keep[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8B800FF)) 
    \r1_keep[1]_i_1 
       (.I0(\r0_keep_reg_n_0_[10] ),
        .I1(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I2(p_1_in[4]),
        .I3(\r1_keep[1]_i_2_n_0 ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .O(\r1_keep[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \r1_keep[1]_i_2 
       (.I0(p_1_in[7]),
        .I1(p_1_in[3]),
        .I2(p_1_in[1]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(\r0_keep_reg_n_0_[9] ),
        .O(\r1_keep[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \r1_keep[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(p_1_in[8]),
        .I2(\r0_keep_reg_n_0_[11] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(p_1_in[5]),
        .O(\r1_keep[2]_i_1_n_0 ));
  FDRE \r1_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[0]_i_1_n_0 ),
        .Q(r1_keep[0]),
        .R(1'b0));
  FDRE \r1_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[1]_i_1_n_0 ),
        .Q(r1_keep[1]),
        .R(1'b0));
  FDRE \r1_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[2]_i_1_n_0 ),
        .Q(r1_keep[2]),
        .R(1'b0));
  FDRE r1_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(r0_last_reg_n_0),
        .Q(r1_last_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \r1_user[0]_i_1 
       (.I0(\r0_user_reg_n_0_[0] ),
        .I1(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .O(\r1_user[0]_i_1_n_0 ));
  FDRE \r1_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_user[0]_i_1_n_0 ),
        .Q(r1_user),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_valid_i_1
       (.I0(m_axis_mm2s_tvalid),
        .I1(m_axis_mm2s_tready),
        .O(s_valid0));
  LUT6 #(
    .INIT(64'hF5F50FFFF5F50CFF)) 
    \state[0]_i_1__0 
       (.I0(d2_valid),
        .I1(r0_out_sel_r0),
        .I2(\state_reg_n_0_[2] ),
        .I3(m_axis_mm2s_tvalid),
        .I4(d2_ready),
        .I5(\state[1]_i_2_n_0 ),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h580858485C0C5C4C)) 
    \state[1]_i_1__0 
       (.I0(\state_reg_n_0_[2] ),
        .I1(m_axis_mm2s_tvalid),
        .I2(d2_ready),
        .I3(d2_valid),
        .I4(m_axis_mm2s_tready),
        .I5(\state[1]_i_2_n_0 ),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[1]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(r0_is_end),
        .I2(r0_is_null_r[2]),
        .I3(r0_is_null_r[1]),
        .O(\state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00000C80)) 
    \state[2]_i_1__0 
       (.I0(d2_valid),
        .I1(m_axis_mm2s_tvalid),
        .I2(d2_ready),
        .I3(\state_reg_n_0_[2] ),
        .I4(m_axis_mm2s_tready),
        .O(state[2]));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(d2_ready),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(m_axis_mm2s_tvalid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer" *) 
module system_axi_vdma_0_0_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer
   (\r0_user_reg[0]_0 ,
    acc_user_reg,
    \r0_keep_reg[10] ,
    \r0_keep_reg[9] ,
    \r0_keep_reg[11] ,
    acc_keep_reg,
    \gen_data_accumulator[1].acc_keep_reg ,
    \r0_keep_reg[8] ,
    acc_last,
    d2_valid,
    \sig_user_reg_out_reg[0] ,
    D,
    p_4_out,
    m_axis_mm2s_aclk,
    p_0_in,
    Q,
    d2_ready,
    out,
    sig_m_valid_dup_reg,
    areset_r,
    \sig_data_reg_out_reg[31] );
  output \r0_user_reg[0]_0 ;
  output [0:0]acc_user_reg;
  output \r0_keep_reg[10] ;
  output \r0_keep_reg[9] ;
  output \r0_keep_reg[11] ;
  output [3:0]acc_keep_reg;
  output [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  output \r0_keep_reg[8] ;
  output acc_last;
  output d2_valid;
  output [0:0]\sig_user_reg_out_reg[0] ;
  output [95:0]D;
  input p_4_out;
  input m_axis_mm2s_aclk;
  input p_0_in;
  input [3:0]Q;
  input d2_ready;
  input out;
  input sig_m_valid_dup_reg;
  input areset_r;
  input [31:0]\sig_data_reg_out_reg[31] ;

  wire [95:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[0]_i_2_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_3_n_0 ;
  wire \FSM_onehot_state[4]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_2_n_0 ;
  wire \FSM_onehot_state[4]_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [3:0]Q;
  wire acc_data0;
  wire [3:0]acc_keep_reg;
  wire acc_last;
  wire acc_last_i_1_n_0;
  wire [1:0]acc_reg_en;
  wire acc_strb;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire m_axis_mm2s_aclk;
  wire out;
  wire p_0_in;
  (* RTL_KEEP = "yes" *) wire p_0_in1_in;
  wire p_1_in2_in;
  wire p_4_out;
  wire [31:0]r0_data;
  wire [3:0]r0_keep;
  wire \r0_keep_reg[10] ;
  wire \r0_keep_reg[11] ;
  wire \r0_keep_reg[8] ;
  wire \r0_keep_reg[9] ;
  wire r0_last_reg_n_0;
  wire \r0_reg_sel[0]_i_1_n_0 ;
  wire \r0_reg_sel[1]_i_1_n_0 ;
  wire \r0_reg_sel[2]_i_1_n_0 ;
  wire \r0_reg_sel_reg_n_0_[0] ;
  wire \r0_reg_sel_reg_n_0_[1] ;
  wire [0:0]r0_user;
  wire \r0_user_reg[0]_0 ;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_m_valid_dup_reg;
  wire [0:0]\sig_user_reg_out_reg[0] ;
  wire [2:0]state;
  wire \state[1]_i_2__0_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state_reg_n_0_[2] ;

  LUT4 #(
    .INIT(16'hBFBA)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_state[0]_i_2_n_0 ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h13131010101F101F)) 
    \FSM_onehot_state[0]_i_2 
       (.I0(r0_last_reg_n_0),
        .I1(out),
        .I2(p_0_in1_in),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(d2_ready),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000032222222)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(p_0_in1_in),
        .I3(out),
        .I4(r0_last_reg_n_0),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000E04)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(out),
        .I4(p_0_in1_in),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8A8FF00)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(out),
        .I1(acc_reg_en[1]),
        .I2(p_1_in2_in),
        .I3(\FSM_onehot_state[3]_i_2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010404010104F40)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(\FSM_onehot_state[3]_i_3_n_0 ),
        .I1(r0_last_reg_n_0),
        .I2(p_0_in1_in),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(out),
        .I5(d2_ready),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1500)) 
    \FSM_onehot_state[3]_i_3 
       (.I0(p_1_in2_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .I2(p_0_in1_in),
        .I3(out),
        .O(\FSM_onehot_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000001010FF00)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(acc_reg_en[1]),
        .I1(p_1_in2_in),
        .I2(out),
        .I3(\FSM_onehot_state[4]_i_2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF32001000)) 
    \FSM_onehot_state[4]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(p_0_in1_in),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(d2_ready),
        .I4(out),
        .I5(\FSM_onehot_state[4]_i_3_n_0 ),
        .O(\FSM_onehot_state[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \FSM_onehot_state[4]_i_3 
       (.I0(r0_last_reg_n_0),
        .I1(out),
        .I2(p_0_in1_in),
        .I3(\r0_reg_sel_reg_n_0_[1] ),
        .I4(p_1_in2_in),
        .O(\FSM_onehot_state[4]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "SM_RESET:00010,SM_IDLE:00001,SM_ACTIVE:10000,SM_END:01000,SM_END_TO_ACTIVE:00100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:00010,SM_IDLE:00001,SM_ACTIVE:10000,SM_END:01000,SM_END_TO_ACTIVE:00100" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .S(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:00010,SM_IDLE:00001,SM_ACTIVE:10000,SM_END:01000,SM_END_TO_ACTIVE:00100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:00010,SM_IDLE:00001,SM_ACTIVE:10000,SM_END:01000,SM_END_TO_ACTIVE:00100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:00010,SM_IDLE:00001,SM_ACTIVE:10000,SM_END:01000,SM_END_TO_ACTIVE:00100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[4]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(areset_r));
  LUT2 #(
    .INIT(4'h8)) 
    \acc_data[31]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[0] ),
        .O(acc_reg_en[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \acc_data[95]_i_1 
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .O(acc_data0));
  FDRE \acc_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \acc_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \acc_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \acc_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \acc_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \acc_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \acc_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[15]),
        .Q(D[15]),
        .R(1'b0));
  FDRE \acc_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[16]),
        .Q(D[16]),
        .R(1'b0));
  FDRE \acc_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[17]),
        .Q(D[17]),
        .R(1'b0));
  FDRE \acc_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[18]),
        .Q(D[18]),
        .R(1'b0));
  FDRE \acc_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[19]),
        .Q(D[19]),
        .R(1'b0));
  FDRE \acc_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \acc_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[20]),
        .Q(D[20]),
        .R(1'b0));
  FDRE \acc_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[21]),
        .Q(D[21]),
        .R(1'b0));
  FDRE \acc_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[22]),
        .Q(D[22]),
        .R(1'b0));
  FDRE \acc_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[23]),
        .Q(D[23]),
        .R(1'b0));
  FDRE \acc_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[24]),
        .Q(D[24]),
        .R(1'b0));
  FDRE \acc_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[25]),
        .Q(D[25]),
        .R(1'b0));
  FDRE \acc_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[26]),
        .Q(D[26]),
        .R(1'b0));
  FDRE \acc_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[27]),
        .Q(D[27]),
        .R(1'b0));
  FDRE \acc_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[28]),
        .Q(D[28]),
        .R(1'b0));
  FDRE \acc_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[29]),
        .Q(D[29]),
        .R(1'b0));
  FDRE \acc_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \acc_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[30]),
        .Q(D[30]),
        .R(1'b0));
  FDRE \acc_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[31]),
        .Q(D[31]),
        .R(1'b0));
  FDRE \acc_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \acc_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \acc_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \acc_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [0]),
        .Q(D[64]),
        .R(1'b0));
  FDRE \acc_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [1]),
        .Q(D[65]),
        .R(1'b0));
  FDRE \acc_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [2]),
        .Q(D[66]),
        .R(1'b0));
  FDRE \acc_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [3]),
        .Q(D[67]),
        .R(1'b0));
  FDRE \acc_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [4]),
        .Q(D[68]),
        .R(1'b0));
  FDRE \acc_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [5]),
        .Q(D[69]),
        .R(1'b0));
  FDRE \acc_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \acc_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [6]),
        .Q(D[70]),
        .R(1'b0));
  FDRE \acc_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [7]),
        .Q(D[71]),
        .R(1'b0));
  FDRE \acc_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [8]),
        .Q(D[72]),
        .R(1'b0));
  FDRE \acc_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [9]),
        .Q(D[73]),
        .R(1'b0));
  FDRE \acc_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [10]),
        .Q(D[74]),
        .R(1'b0));
  FDRE \acc_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [11]),
        .Q(D[75]),
        .R(1'b0));
  FDRE \acc_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [12]),
        .Q(D[76]),
        .R(1'b0));
  FDRE \acc_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [13]),
        .Q(D[77]),
        .R(1'b0));
  FDRE \acc_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [14]),
        .Q(D[78]),
        .R(1'b0));
  FDRE \acc_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [15]),
        .Q(D[79]),
        .R(1'b0));
  FDRE \acc_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \acc_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [16]),
        .Q(D[80]),
        .R(1'b0));
  FDRE \acc_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [17]),
        .Q(D[81]),
        .R(1'b0));
  FDRE \acc_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [18]),
        .Q(D[82]),
        .R(1'b0));
  FDRE \acc_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [19]),
        .Q(D[83]),
        .R(1'b0));
  FDRE \acc_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [20]),
        .Q(D[84]),
        .R(1'b0));
  FDRE \acc_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [21]),
        .Q(D[85]),
        .R(1'b0));
  FDRE \acc_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [22]),
        .Q(D[86]),
        .R(1'b0));
  FDRE \acc_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [23]),
        .Q(D[87]),
        .R(1'b0));
  FDRE \acc_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [24]),
        .Q(D[88]),
        .R(1'b0));
  FDRE \acc_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [25]),
        .Q(D[89]),
        .R(1'b0));
  FDRE \acc_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \acc_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [26]),
        .Q(D[90]),
        .R(1'b0));
  FDRE \acc_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [27]),
        .Q(D[91]),
        .R(1'b0));
  FDRE \acc_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [28]),
        .Q(D[92]),
        .R(1'b0));
  FDRE \acc_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [29]),
        .Q(D[93]),
        .R(1'b0));
  FDRE \acc_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [30]),
        .Q(D[94]),
        .R(1'b0));
  FDRE \acc_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [31]),
        .Q(D[95]),
        .R(1'b0));
  FDRE \acc_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[9]),
        .Q(D[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hC8)) 
    \acc_keep[10]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .I2(r0_last_reg_n_0),
        .O(acc_strb));
  FDRE \acc_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[0]),
        .Q(acc_keep_reg[0]),
        .R(1'b0));
  FDRE \acc_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[2]),
        .Q(\r0_keep_reg[10] ),
        .R(acc_strb));
  FDRE \acc_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[3]),
        .Q(\r0_keep_reg[11] ),
        .R(acc_strb));
  FDRE \acc_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[1]),
        .Q(acc_keep_reg[1]),
        .R(1'b0));
  FDRE \acc_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[2]),
        .Q(acc_keep_reg[2]),
        .R(1'b0));
  FDRE \acc_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[3]),
        .Q(acc_keep_reg[3]),
        .R(1'b0));
  FDRE \acc_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[0]),
        .Q(\r0_keep_reg[8] ),
        .R(acc_strb));
  FDRE \acc_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[1]),
        .Q(\r0_keep_reg[9] ),
        .R(acc_strb));
  LUT6 #(
    .INIT(64'hAAAFAAACAAACAAAC)) 
    acc_last_i_1
       (.I0(acc_last),
        .I1(p_4_out),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(r0_last_reg_n_0),
        .I5(p_0_in1_in),
        .O(acc_last_i_1_n_0));
  FDRE acc_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(acc_last_i_1_n_0),
        .Q(acc_last),
        .R(1'b0));
  FDRE \acc_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_user),
        .Q(acc_user_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[1].acc_data[63]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .O(acc_reg_en[1]));
  FDRE \gen_data_accumulator[1].acc_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[0]),
        .Q(D[32]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[1]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[2]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[3]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[4]),
        .Q(D[36]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[5]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[6]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[7]),
        .Q(D[39]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[8]),
        .Q(D[40]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[9]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[10]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[11]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[12]),
        .Q(D[44]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[13]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[14]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[15]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[16]),
        .Q(D[48]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[17]),
        .Q(D[49]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[18]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[19]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[20]),
        .Q(D[52]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[21]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[22]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[23]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[24]),
        .Q(D[56]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[25]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[26]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[27]),
        .Q(D[59]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[28]),
        .Q(D[60]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[29]),
        .Q(D[61]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[30]),
        .Q(D[62]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[31]),
        .Q(D[63]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[0]),
        .Q(\gen_data_accumulator[1].acc_keep_reg [0]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[1]),
        .Q(\gen_data_accumulator[1].acc_keep_reg [1]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[2]),
        .Q(\gen_data_accumulator[1].acc_keep_reg [2]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[3]),
        .Q(\gen_data_accumulator[1].acc_keep_reg [3]),
        .R(acc_reg_en[0]));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [0]),
        .Q(r0_data[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [10]),
        .Q(r0_data[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [11]),
        .Q(r0_data[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [12]),
        .Q(r0_data[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [13]),
        .Q(r0_data[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [14]),
        .Q(r0_data[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [15]),
        .Q(r0_data[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [16]),
        .Q(r0_data[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [17]),
        .Q(r0_data[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [18]),
        .Q(r0_data[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [19]),
        .Q(r0_data[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [1]),
        .Q(r0_data[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [20]),
        .Q(r0_data[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [21]),
        .Q(r0_data[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [22]),
        .Q(r0_data[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [23]),
        .Q(r0_data[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [24]),
        .Q(r0_data[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [25]),
        .Q(r0_data[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [26]),
        .Q(r0_data[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [27]),
        .Q(r0_data[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [28]),
        .Q(r0_data[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [29]),
        .Q(r0_data[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [2]),
        .Q(r0_data[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [30]),
        .Q(r0_data[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [31]),
        .Q(r0_data[31]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [3]),
        .Q(r0_data[3]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [4]),
        .Q(r0_data[4]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [5]),
        .Q(r0_data[5]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [6]),
        .Q(r0_data[6]),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [7]),
        .Q(r0_data[7]),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [8]),
        .Q(r0_data[8]),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(\sig_data_reg_out_reg[31] [9]),
        .Q(r0_data[9]),
        .R(1'b0));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(Q[0]),
        .Q(r0_keep[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(Q[1]),
        .Q(r0_keep[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(Q[2]),
        .Q(r0_keep[2]),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(Q[3]),
        .Q(r0_keep[3]),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(p_4_out),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \r0_reg_sel[0]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .I2(d2_ready),
        .I3(d2_valid),
        .I4(areset_r),
        .O(\r0_reg_sel[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
    \r0_reg_sel[1]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[1] ),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[0] ),
        .I3(d2_ready),
        .I4(d2_valid),
        .I5(areset_r),
        .O(\r0_reg_sel[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
    \r0_reg_sel[2]_i_1 
       (.I0(p_1_in2_in),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(d2_ready),
        .I4(d2_valid),
        .I5(areset_r),
        .O(\r0_reg_sel[2]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[0]_i_1_n_0 ),
        .Q(\r0_reg_sel_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_reg_sel_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[1]_i_1_n_0 ),
        .Q(\r0_reg_sel_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r0_reg_sel_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[2]_i_1_n_0 ),
        .Q(p_1_in2_in),
        .R(1'b0));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\r0_user_reg[0]_0 ),
        .D(p_0_in),
        .Q(r0_user),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_1
       (.I0(\r0_user_reg[0]_0 ),
        .I1(sig_m_valid_dup_reg),
        .O(\sig_user_reg_out_reg[0] ));
  LUT6 #(
    .INIT(64'hF3AFFFAFFFEFFFEF)) 
    \state[0]_i_1 
       (.I0(d2_ready),
        .I1(\r0_user_reg[0]_0 ),
        .I2(d2_valid),
        .I3(\state_reg_n_0_[2] ),
        .I4(r0_last_reg_n_0),
        .I5(out),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h0505F33305050000)) 
    \state[1]_i_1 
       (.I0(d2_ready),
        .I1(\state[1]_i_2__0_n_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(r0_last_reg_n_0),
        .I4(d2_valid),
        .I5(\r0_user_reg[0]_0 ),
        .O(state[1]));
  LUT4 #(
    .INIT(16'h15FF)) 
    \state[1]_i_2__0 
       (.I0(p_1_in2_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .I2(p_0_in1_in),
        .I3(out),
        .O(\state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAEAAAEA)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(d2_ready),
        .I2(d2_valid),
        .I3(\state_reg_n_0_[2] ),
        .I4(out),
        .I5(\r0_user_reg[0]_0 ),
        .O(state[2]));
  LUT6 #(
    .INIT(64'h0000000400040004)) 
    \state[2]_i_2 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(out),
        .I2(acc_reg_en[1]),
        .I3(p_1_in2_in),
        .I4(r0_last_reg_n_0),
        .I5(\state_reg_n_0_[2] ),
        .O(\state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \state[2]_i_3 
       (.I0(d2_valid),
        .I1(\r0_user_reg[0]_0 ),
        .O(\state[2]_i_3_n_0 ));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(\r0_user_reg[0]_0 ),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(d2_valid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vid_cdc" *) 
module system_axi_vdma_0_0_axi_vdma_vid_cdc
   (p_in_d1_cdc_from,
    p_21_out,
    p_in_d1_cdc_from_0,
    p_19_out,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] ,
    mm2s_frame_ptr_out,
    SR,
    prmry_in_xored,
    m_axis_mm2s_aclk,
    prmry_resetn_i_reg,
    m_axi_mm2s_aclk,
    prmry_in_xored_1,
    in0,
    mm2s_frame_ptr_in,
    p_11_out,
    out);
  output p_in_d1_cdc_from;
  output p_21_out;
  output p_in_d1_cdc_from_0;
  output p_19_out;
  output [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] ;
  output [5:0]mm2s_frame_ptr_out;
  input [0:0]SR;
  input prmry_in_xored;
  input m_axis_mm2s_aclk;
  input [0:0]prmry_resetn_i_reg;
  input m_axi_mm2s_aclk;
  input prmry_in_xored_1;
  input [0:0]in0;
  input [5:0]mm2s_frame_ptr_in;
  input p_11_out;
  input out;

  wire [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] ;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;
  wire out;
  wire p_11_out;
  wire p_19_out;
  wire p_21_out;
  wire [5:0]p_2_in;
  wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_0;
  wire prmry_in_xored;
  wire prmry_in_xored_1;
  wire [0:0]prmry_resetn_i_reg;

  assign p_2_in[0] = in0[0];
  system_axi_vdma_0_0_cdc_sync__parameterized1 \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I 
       (.\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] (\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] ),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .p_19_out(p_19_out),
        .p_in_d1_cdc_from_0(p_in_d1_cdc_from_0),
        .prmry_in_xored_1(prmry_in_xored_1),
        .prmry_resetn_i_reg(prmry_resetn_i_reg));
  system_axi_vdma_0_0_cdc_sync__parameterized1_11 \GEN_CDC_FOR_ASYNC.SOF_CDC_I 
       (.SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .p_21_out(p_21_out),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored),
        .prmry_resetn_i_reg(prmry_resetn_i_reg));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[0]),
        .Q(mm2s_frame_ptr_out[0]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[1]),
        .Q(mm2s_frame_ptr_out[1]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[2]),
        .Q(mm2s_frame_ptr_out[2]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[3]),
        .Q(mm2s_frame_ptr_out[3]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[4]),
        .Q(mm2s_frame_ptr_out[4]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[5]),
        .Q(mm2s_frame_ptr_out[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[0]),
        .Q(frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[1]),
        .Q(frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[2]),
        .Q(frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[3]),
        .Q(frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[4]),
        .Q(frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[5]),
        .Q(frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[0]),
        .Q(frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[1]),
        .Q(frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[2]),
        .Q(frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[3]),
        .Q(frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[4]),
        .Q(frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[5]),
        .Q(frame_ptr_in_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_in[0]),
        .Q(frame_ptr_out_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_in[1]),
        .Q(frame_ptr_out_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_in[2]),
        .Q(frame_ptr_out_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_in[3]),
        .Q(frame_ptr_out_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_in[4]),
        .Q(frame_ptr_out_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_in[5]),
        .Q(frame_ptr_out_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[0]),
        .Q(frame_ptr_out_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[1]),
        .Q(frame_ptr_out_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[2]),
        .Q(frame_ptr_out_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[3]),
        .Q(frame_ptr_out_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[4]),
        .Q(frame_ptr_out_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[5]),
        .Q(frame_ptr_out_d2[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_2_in[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_2_in[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_2_in[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_2_in[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_2_in[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[1]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vidreg_module" *) 
module system_axi_vdma_0_0_axi_vdma_vidreg_module
   (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ,
    zero_hsize_err0,
    Q,
    zero_vsize_err0,
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] ,
    all_idle_reg,
    p_49_out,
    p_10_out,
    E,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    CO,
    \VFLIP_DISABLE.dm_address_reg[31] ,
    halted_reg,
    m_axi_mm2s_aclk,
    load_new_addr,
    p_41_out,
    p_1_out,
    p_68_out,
    p_27_out,
    out,
    p_71_out,
    tstvect_fsync_d2,
    valid_frame_sync_d2,
    p_72_out,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    p_0_in,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] );
  output \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ;
  output \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  output zero_hsize_err0;
  output [15:0]Q;
  output zero_vsize_err0;
  output [12:0]\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] ;
  output all_idle_reg;
  output p_49_out;
  output p_10_out;
  output [0:0]E;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  output [0:0]CO;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  input halted_reg;
  input m_axi_mm2s_aclk;
  input load_new_addr;
  input p_41_out;
  input p_1_out;
  input p_68_out;
  input p_27_out;
  input out;
  input p_71_out;
  input tstvect_fsync_d2;
  input valid_frame_sync_d2;
  input [0:0]p_72_out;
  input \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  input p_0_in;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [12:0]\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [15:0]Q;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  wire all_idle_reg;
  wire halted_reg;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire out;
  wire p_0_in;
  wire p_10_out;
  wire p_1_out;
  wire p_27_out;
  wire p_41_out;
  wire p_49_out;
  wire p_68_out;
  wire p_71_out;
  wire [0:0]p_72_out;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d2;
  wire zero_hsize_err0;
  wire zero_vsize_err0;

  system_axi_vdma_0_0_axi_vdma_vregister \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] (\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] ),
        .\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address_reg[15] (\VFLIP_DISABLE.dm_address_reg[15] ),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (\VFLIP_DISABLE.dm_address_reg[15]_0 ),
        .\VFLIP_DISABLE.dm_address_reg[31] (\VFLIP_DISABLE.dm_address_reg[31] ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_0_in(p_0_in),
        .p_27_out(p_27_out),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12] (\reg_module_vsize_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ),
        .I2(p_27_out),
        .I3(out),
        .I4(p_71_out),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_reg),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFF8C)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .I1(valid_frame_sync_d2),
        .I2(p_72_out),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .I1(tstvect_fsync_d2),
        .O(p_10_out));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .I1(p_27_out),
        .O(p_49_out));
  LUT5 #(
    .INIT(32'h88888000)) 
    all_idle_i_1
       (.I0(p_41_out),
        .I1(p_1_out),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] ),
        .I3(p_68_out),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .O(all_idle_reg));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vregister" *) 
module system_axi_vdma_0_0_axi_vdma_vregister
   (zero_hsize_err0,
    Q,
    zero_vsize_err0,
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    CO,
    \VFLIP_DISABLE.dm_address_reg[31] ,
    load_new_addr,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    p_27_out,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    p_0_in,
    \reg_module_vsize_reg[12] ,
    m_axi_mm2s_aclk,
    \reg_module_hsize_reg[15] ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] );
  output zero_hsize_err0;
  output [15:0]Q;
  output zero_vsize_err0;
  output [12:0]\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] ;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  output [0:0]CO;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  input load_new_addr;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input p_27_out;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  input p_0_in;
  input [12:0]\reg_module_vsize_reg[12] ;
  input m_axi_mm2s_aclk;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;

  wire [0:0]CO;
  wire [12:0]\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] ;
  wire [31:0]\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [15:0]Q;
  wire \VFLIP_DISABLE.dm_address[11]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[31] ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 ;
  wire [15:0]crnt_start_address;
  wire [15:0]crnt_stride;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire p_0_in;
  wire p_27_out;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire video_reg_update;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2_n_0;
  wire zero_hsize_err_i_3_n_0;
  wire zero_hsize_err_i_4_n_0;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_2_n_0;
  wire zero_vsize_err_i_3_n_0;

  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [0]),
        .Q(crnt_start_address[0]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [10]),
        .Q(crnt_start_address[10]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [11]),
        .Q(crnt_start_address[11]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [12]),
        .Q(crnt_start_address[12]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [13]),
        .Q(crnt_start_address[13]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [14]),
        .Q(crnt_start_address[14]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [15]),
        .Q(crnt_start_address[15]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [16]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [0]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [17]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [1]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [18]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [2]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [19]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [3]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [1]),
        .Q(crnt_start_address[1]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [20]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [4]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [21]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [5]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [22]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [6]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [23]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [7]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [24]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [8]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [25]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [9]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [26]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [10]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [27]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [11]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [28]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [12]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [29]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [13]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [2]),
        .Q(crnt_start_address[2]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [30]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [14]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [31]),
        .Q(\VFLIP_DISABLE.dm_address_reg[31] [15]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [3]),
        .Q(crnt_start_address[3]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [4]),
        .Q(crnt_start_address[4]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [5]),
        .Q(crnt_start_address[5]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [6]),
        .Q(crnt_start_address[6]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [7]),
        .Q(crnt_start_address[7]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [8]),
        .Q(crnt_start_address[8]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31] [9]),
        .Q(crnt_start_address[9]),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_2 
       (.I0(crnt_stride[11]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_3 
       (.I0(crnt_stride[10]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_4 
       (.I0(crnt_stride[9]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_5 
       (.I0(crnt_stride[8]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_6 
       (.I0(crnt_stride[11]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .I2(load_new_addr),
        .I3(crnt_start_address[11]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_7 
       (.I0(crnt_stride[10]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .I2(load_new_addr),
        .I3(crnt_start_address[10]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_8 
       (.I0(crnt_stride[9]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .I2(load_new_addr),
        .I3(crnt_start_address[9]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_9 
       (.I0(crnt_stride[8]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .I2(load_new_addr),
        .I3(crnt_start_address[8]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_2 
       (.I0(crnt_stride[15]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_3 
       (.I0(crnt_stride[14]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_4 
       (.I0(crnt_stride[13]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_5 
       (.I0(crnt_stride[12]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_6 
       (.I0(crnt_stride[15]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .I2(load_new_addr),
        .I3(crnt_start_address[15]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_7 
       (.I0(crnt_stride[14]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .I2(load_new_addr),
        .I3(crnt_start_address[14]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_8 
       (.I0(crnt_stride[13]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .I2(load_new_addr),
        .I3(crnt_start_address[13]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_9 
       (.I0(crnt_stride[12]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .I2(load_new_addr),
        .I3(crnt_start_address[12]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_2 
       (.I0(crnt_stride[3]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_3 
       (.I0(crnt_stride[2]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_4 
       (.I0(crnt_stride[1]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_5 
       (.I0(crnt_stride[0]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_6 
       (.I0(crnt_stride[3]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .I2(load_new_addr),
        .I3(crnt_start_address[3]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_7 
       (.I0(crnt_stride[2]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .I2(load_new_addr),
        .I3(crnt_start_address[2]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_8 
       (.I0(crnt_stride[1]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .I2(load_new_addr),
        .I3(crnt_start_address[1]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_9 
       (.I0(crnt_stride[0]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .I2(load_new_addr),
        .I3(crnt_start_address[0]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_2 
       (.I0(crnt_stride[7]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_3 
       (.I0(crnt_stride[6]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_4 
       (.I0(crnt_stride[5]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_5 
       (.I0(crnt_stride[4]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_6 
       (.I0(crnt_stride[7]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .I2(load_new_addr),
        .I3(crnt_start_address[7]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_7 
       (.I0(crnt_stride[6]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .I2(load_new_addr),
        .I3(crnt_start_address[6]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_8 
       (.I0(crnt_stride[5]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .I2(load_new_addr),
        .I3(crnt_start_address[5]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_9 
       (.I0(crnt_stride[4]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .I2(load_new_addr),
        .I3(crnt_start_address[4]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_9_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[11]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_5_n_0 }),
        .O(\VFLIP_DISABLE.dm_address_reg[15] [11:8]),
        .S({\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[15]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ),
        .CO({CO,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_5_n_0 }),
        .O(\VFLIP_DISABLE.dm_address_reg[15] [15:12]),
        .S({\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_5_n_0 }),
        .O(\VFLIP_DISABLE.dm_address_reg[15] [3:0]),
        .S({\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[7]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_5_n_0 }),
        .O(\VFLIP_DISABLE.dm_address_reg[15] [7:4]),
        .S({\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_9_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [0]),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [10]),
        .Q(Q[10]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [11]),
        .Q(Q[11]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [12]),
        .Q(Q[12]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [13]),
        .Q(Q[13]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [14]),
        .Q(Q[14]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [15]),
        .Q(Q[15]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [1]),
        .Q(Q[1]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [2]),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [3]),
        .Q(Q[3]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [4]),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [5]),
        .Q(Q[5]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [6]),
        .Q(Q[6]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [7]),
        .Q(Q[7]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [8]),
        .Q(Q[8]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [9]),
        .Q(Q[9]),
        .R(p_0_in));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [0]),
        .Q(crnt_stride[0]),
        .R(p_0_in));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [10]),
        .Q(crnt_stride[10]),
        .R(p_0_in));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [11]),
        .Q(crnt_stride[11]),
        .R(p_0_in));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [12]),
        .Q(crnt_stride[12]),
        .R(p_0_in));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [13]),
        .Q(crnt_stride[13]),
        .R(p_0_in));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [14]),
        .Q(crnt_stride[14]),
        .R(p_0_in));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [15]),
        .Q(crnt_stride[15]),
        .R(p_0_in));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [1]),
        .Q(crnt_stride[1]),
        .R(p_0_in));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [2]),
        .Q(crnt_stride[2]),
        .R(p_0_in));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [3]),
        .Q(crnt_stride[3]),
        .R(p_0_in));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [4]),
        .Q(crnt_stride[4]),
        .R(p_0_in));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [5]),
        .Q(crnt_stride[5]),
        .R(p_0_in));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [6]),
        .Q(crnt_stride[6]),
        .R(p_0_in));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [7]),
        .Q(crnt_stride[7]),
        .R(p_0_in));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [8]),
        .Q(crnt_stride[8]),
        .R(p_0_in));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [9]),
        .Q(crnt_stride[9]),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h8A)) 
    \vsize_vid[12]_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .I1(p_27_out),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [0]),
        .Q(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [0]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [10]),
        .Q(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [10]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [11]),
        .Q(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [11]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [12]),
        .Q(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [12]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [1]),
        .Q(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [1]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [2]),
        .Q(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [2]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [3]),
        .Q(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [3]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [4]),
        .Q(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [4]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [5]),
        .Q(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [5]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [6]),
        .Q(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [6]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [7]),
        .Q(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [7]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [8]),
        .Q(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [8]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [9]),
        .Q(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00000002)) 
    zero_hsize_err_i_1
       (.I0(zero_hsize_err_i_2_n_0),
        .I1(zero_hsize_err_i_3_n_0),
        .I2(Q[2]),
        .I3(Q[15]),
        .I4(Q[3]),
        .O(zero_hsize_err0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    zero_hsize_err_i_2
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(load_new_addr),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(zero_hsize_err_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_3
       (.I0(Q[12]),
        .I1(Q[14]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(zero_hsize_err_i_4_n_0),
        .O(zero_hsize_err_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_4
       (.I0(Q[6]),
        .I1(Q[1]),
        .I2(Q[13]),
        .I3(Q[9]),
        .O(zero_hsize_err_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    zero_vsize_err_i_1
       (.I0(zero_vsize_err_i_2_n_0),
        .I1(zero_vsize_err_i_3_n_0),
        .I2(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [4]),
        .I3(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [2]),
        .I4(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [7]),
        .I5(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [1]),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    zero_vsize_err_i_2
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [12]),
        .I1(load_new_addr),
        .I2(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [8]),
        .I3(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [11]),
        .I4(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [9]),
        .I5(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [10]),
        .O(zero_vsize_err_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_vsize_err_i_3
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [6]),
        .I1(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [3]),
        .I2(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [5]),
        .I3(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] [0]),
        .O(zero_vsize_err_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync
   (p_1_out,
    SR,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    prmry_min_assert_sftrst,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    p_3_out);
  output p_1_out;
  output [0:0]SR;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input prmry_min_assert_sftrst;
  input scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input p_3_out;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_1_out;
  wire p_3_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_1_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1 
       (.I0(p_in_d1_cdc_from),
        .I1(prmry_min_assert_sftrst),
        .I2(scndry_out),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1 
       (.I0(p_1_out),
        .I1(p_3_out),
        .O(SR));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync_1
   (p_3_out,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    axis_min_assert_sftrst,
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] ,
    p_1_out);
  output p_3_out;
  output \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input axis_min_assert_sftrst;
  input \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] ;
  input p_1_out;

  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] ;
  wire axis_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_1_out;
  wire p_3_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_3_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1 
       (.I0(axis_min_assert_sftrst),
        .I1(p_3_out),
        .I2(\GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] ),
        .I3(p_1_out),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync_2
   (p_4_out,
    SR,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    prmry_min_assert_sftrst,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    p_6_out);
  output p_4_out;
  output [0:0]SR;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input prmry_min_assert_sftrst;
  input scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input p_6_out;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire p_4_out;
  wire p_6_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire scndry_out;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_4_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2 
       (.I0(p_in_d1_cdc_from),
        .I1(prmry_min_assert_sftrst),
        .I2(scndry_out),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1 
       (.I0(p_4_out),
        .I1(p_6_out),
        .O(SR));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync_5
   (p_6_out,
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    lite_min_assert_sftrst,
    p_8_out,
    p_4_out);
  output p_6_out;
  output \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input lite_min_assert_sftrst;
  input p_8_out;
  input p_4_out;

  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  wire lite_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire p_4_out;
  wire p_6_out;
  wire p_8_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_6_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0 
       (.I0(p_in_d1_cdc_from),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1 
       (.I0(lite_min_assert_sftrst),
        .I1(p_6_out),
        .I2(p_8_out),
        .I3(p_4_out),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync__parameterized0
   (scndry_out,
    m_axis_mm2s_aclk,
    \cmnds_queued_reg[5] ,
    m_axi_mm2s_aclk);
  output scndry_out;
  input m_axis_mm2s_aclk;
  input \cmnds_queued_reg[5] ;
  input m_axi_mm2s_aclk;

  wire \cmnds_queued_reg[5] ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\cmnds_queued_reg[5] ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync__parameterized0_0
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    scndry_out,
    prmry_min_assert_sftrst,
    min_assert_sftrst,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    m_axi_mm2s_aclk,
    axis_min_assert_sftrst,
    m_axis_mm2s_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output scndry_out;
  input prmry_min_assert_sftrst;
  input min_assert_sftrst;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input m_axi_mm2s_aclk;
  input axis_min_assert_sftrst;
  input m_axis_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire axis_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire min_assert_sftrst;
  wire p_level_in_d1_cdc_from;
  wire prmry_min_assert_sftrst;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCC8FFFFCCC8CCC8)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1 
       (.I0(prmry_min_assert_sftrst),
        .I1(min_assert_sftrst),
        .I2(scndry_out),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync__parameterized0_3
   (scndry_out,
    s_axi_lite_aclk,
    \cmnds_queued_reg[5] ,
    m_axi_mm2s_aclk);
  output scndry_out;
  input s_axi_lite_aclk;
  input \cmnds_queued_reg[5] ;
  input m_axi_mm2s_aclk;

  wire \cmnds_queued_reg[5] ;
  wire m_axi_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\cmnds_queued_reg[5] ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync__parameterized0_4
   (SR,
    scndry_out,
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    prmry_min_assert_sftrst,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    p_11_out,
    m_axi_mm2s_aclk,
    lite_min_assert_sftrst,
    s_axi_lite_aclk);
  output [0:0]SR;
  output scndry_out;
  output \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input prmry_min_assert_sftrst;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input p_11_out;
  input m_axi_mm2s_aclk;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ;
  wire [0:0]SR;
  wire lite_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire p_11_out;
  wire p_level_in_d1_cdc_from;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F2FFF2FFF2FFF2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(p_11_out),
        .I3(prmry_min_assert_sftrst),
        .I4(scndry_out),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1 
       (.I0(s_soft_reset_i_d1),
        .I1(s_soft_reset_i),
        .I2(prmry_min_assert_sftrst),
        .I3(scndry_out),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync__parameterized0_6
   (scndry_out,
    m_axis_mm2s_aclk,
    prmry_in,
    m_axi_mm2s_aclk);
  output scndry_out;
  input m_axis_mm2s_aclk;
  input prmry_in;
  input m_axi_mm2s_aclk;

  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync__parameterized0_7
   (halt_i_reg,
    prmry_in,
    run_stop_d1_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    prmry_reset2,
    \dmacr_i_reg[2] ,
    reset_counts_reg,
    halt_i_reg_0,
    halt_i0,
    \dmacr_i_reg[2]_0 ,
    halt_reset,
    min_assert_sftrst,
    s_soft_reset_i,
    p_39_out,
    mm2s_axi2ip_wrce,
    D,
    assert_sftrst_d1,
    reset_counts,
    out,
    m_axi_mm2s_aclk,
    hrd_resetn_i_reg,
    s_axi_lite_aclk);
  output halt_i_reg;
  output prmry_in;
  output run_stop_d1_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output prmry_reset2;
  output \dmacr_i_reg[2] ;
  output reset_counts_reg;
  input halt_i_reg_0;
  input halt_i0;
  input [1:0]\dmacr_i_reg[2]_0 ;
  input halt_reset;
  input min_assert_sftrst;
  input s_soft_reset_i;
  input p_39_out;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input assert_sftrst_d1;
  input reset_counts;
  input out;
  input m_axi_mm2s_aclk;
  input hrd_resetn_i_reg;
  input s_axi_lite_aclk;

  wire [0:0]D;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[2] ;
  wire [1:0]\dmacr_i_reg[2]_0 ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire halt_reset;
  wire hrd_resetn_i_reg;
  wire m_axi_mm2s_aclk;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_hrd_resetn;
  wire out;
  wire p_39_out;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire run_stop_d1_reg;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(hrd_resetn_i_reg),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(mm2s_hrd_resetn),
        .I2(min_assert_sftrst),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1 
       (.I0(mm2s_hrd_resetn),
        .O(prmry_reset2));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \dmacr_i[2]_i_1 
       (.I0(\dmacr_i_reg[2]_0 [1]),
        .I1(mm2s_axi2ip_wrce),
        .I2(D),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hCEEE0000)) 
    halt_i_i_1
       (.I0(halt_i_reg_0),
        .I1(halt_i0),
        .I2(\dmacr_i_reg[2]_0 [0]),
        .I3(halt_reset),
        .I4(prmry_in),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    reset_counts_i_1
       (.I0(reset_counts),
        .I1(\dmacr_i_reg[2]_0 [1]),
        .I2(out),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    run_stop_d1_i_1
       (.I0(min_assert_sftrst),
        .I1(mm2s_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(\dmacr_i_reg[2]_0 [1]),
        .I4(p_39_out),
        .I5(\dmacr_i_reg[2]_0 [0]),
        .O(run_stop_d1_reg));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_mm2s_dm_prmry_resetn_inferred_i_1
       (.I0(min_assert_sftrst),
        .I1(mm2s_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_reset),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync__parameterized1
   (p_in_d1_cdc_from_0,
    p_19_out,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] ,
    prmry_resetn_i_reg,
    prmry_in_xored_1,
    m_axi_mm2s_aclk,
    SR,
    m_axis_mm2s_aclk,
    p_11_out,
    out);
  output p_in_d1_cdc_from_0;
  output p_19_out;
  output [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] ;
  input [0:0]prmry_resetn_i_reg;
  input prmry_in_xored_1;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input m_axis_mm2s_aclk;
  input p_11_out;
  input out;

  wire [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire out;
  wire p_11_out;
  wire p_19_out;
  wire p_in_d1_cdc_from_0;
  wire prmry_in_xored_1;
  wire [0:0]prmry_resetn_i_reg;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_19_out),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_0),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored_1),
        .Q(p_in_d1_cdc_from_0),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT3 #(
    .INIT(8'h45)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1 
       (.I0(p_19_out),
        .I1(p_11_out),
        .I2(out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] ));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync__parameterized1_11
   (p_in_d1_cdc_from,
    p_21_out,
    SR,
    prmry_in_xored,
    m_axis_mm2s_aclk,
    prmry_resetn_i_reg,
    m_axi_mm2s_aclk);
  output p_in_d1_cdc_from;
  output p_21_out;
  input [0:0]SR;
  input prmry_in_xored;
  input m_axis_mm2s_aclk;
  input [0:0]prmry_resetn_i_reg;
  input m_axi_mm2s_aclk;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_21_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire [0:0]prmry_resetn_i_reg;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_resetn_i_reg));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_resetn_i_reg));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_resetn_i_reg));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_21_out),
        .R(prmry_resetn_i_reg));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_resetn_i_reg));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync__parameterized1_13
   (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ,
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[5] ,
    mm2s_axi2ip_wrce,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    prmtr_updt_complete_i_reg,
    ioc_irq_reg,
    dly_irq_reg,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ,
    out,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16] ,
    prmry_resetn_i_reg,
    p_72_out,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    D,
    mm2s_ioc_irq_set,
    ioc_irq_reg_0,
    mm2s_dly_irq_set,
    dly_irq_reg_0);
  output \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  output \M_GEN_DMACR_REGISTER.dmacr_i_reg[5] ;
  output [5:0]mm2s_axi2ip_wrce;
  output \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  output prmtr_updt_complete_i_reg;
  output ioc_irq_reg;
  output dly_irq_reg;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  input [5:0]out;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16] ;
  input prmry_resetn_i_reg;
  input [0:0]p_72_out;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input [1:0]D;
  input mm2s_ioc_irq_set;
  input ioc_irq_reg_0;
  input mm2s_dly_irq_set;
  input dly_irq_reg_0;

  wire [1:0]D;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16] ;
  wire \M_GEN_DMACR_REGISTER.dmacr_i_reg[5] ;
  wire [0:0]SR;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire \dmacr_i[1]_i_2_n_0 ;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire m_axi_mm2s_aclk;
  wire [5:0]mm2s_axi2ip_wrce;
  wire mm2s_dly_irq_set;
  wire mm2s_ioc_irq_set;
  wire [5:0]out;
  wire p_0_out;
  wire [0:0]p_72_out;
  wire p_in_d1_cdc_from;
  wire prepare_wrce_d1;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire prmry_resetn_i_reg;
  wire prmtr_updt_complete_i_reg;
  wire \ptr_ref_i[4]_i_2_n_0 ;
  wire \reg_module_hsize[15]_i_2_n_0 ;
  wire \reg_module_vsize[12]_i_2_n_0 ;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire wvalid;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1 
       (.I0(\M_GEN_DMACR_REGISTER.dmacr_i_reg[5] ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16] ),
        .I1(\M_GEN_DMACR_REGISTER.dmacr_i_reg[5] ),
        .I2(prmry_resetn_i_reg),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ));
  LUT2 #(
    .INIT(4'h2)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1 
       (.I0(\M_GEN_DMACR_REGISTER.dmacr_i_reg[5] ),
        .I1(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_0_out),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF40)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3 
       (.I0(prepare_wrce_d1),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(wvalid),
        .I3(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1 
       (.I0(out[5]),
        .I1(out[4]),
        .I2(out[1]),
        .I3(\reg_module_hsize[15]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[5]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1 
       (.I0(D[1]),
        .I1(mm2s_axi2ip_wrce[0]),
        .I2(mm2s_dly_irq_set),
        .I3(dly_irq_reg_0),
        .O(dly_irq_reg));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1 
       (.I0(D[0]),
        .I1(mm2s_axi2ip_wrce[0]),
        .I2(mm2s_ioc_irq_set),
        .I3(ioc_irq_reg_0),
        .O(ioc_irq_reg));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(out[5]),
        .I1(out[4]),
        .I2(out[1]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[4]));
  LUT3 #(
    .INIT(8'h20)) 
    dma_interr_i_2
       (.I0(\dmacr_i[1]_i_2_n_0 ),
        .I1(out[3]),
        .I2(out[0]),
        .O(mm2s_axi2ip_wrce[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \dmacr_i[1]_i_1 
       (.I0(out[0]),
        .I1(out[3]),
        .I2(\dmacr_i[1]_i_2_n_0 ),
        .O(\M_GEN_DMACR_REGISTER.dmacr_i_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \dmacr_i[1]_i_2 
       (.I0(out[4]),
        .I1(out[5]),
        .I2(p_0_out),
        .I3(out[2]),
        .I4(out[1]),
        .O(\dmacr_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    prmtr_updt_complete_i_i_1
       (.I0(\reg_module_vsize[12]_i_2_n_0 ),
        .I1(out[5]),
        .I2(out[4]),
        .I3(out[1]),
        .I4(prmry_resetn_i_reg),
        .I5(p_72_out),
        .O(prmtr_updt_complete_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ptr_ref_i[4]_i_1 
       (.I0(\ptr_ref_i[4]_i_2_n_0 ),
        .I1(out[3]),
        .I2(out[0]),
        .I3(out[1]),
        .O(mm2s_axi2ip_wrce[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ptr_ref_i[4]_i_2 
       (.I0(out[2]),
        .I1(p_0_out),
        .I2(out[5]),
        .I3(out[4]),
        .O(\ptr_ref_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \reg_module_hsize[15]_i_1 
       (.I0(\reg_module_hsize[15]_i_2_n_0 ),
        .I1(out[5]),
        .I2(out[4]),
        .I3(out[1]),
        .O(mm2s_axi2ip_wrce[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \reg_module_hsize[15]_i_2 
       (.I0(out[3]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(p_0_out),
        .O(\reg_module_hsize[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \reg_module_vsize[12]_i_1 
       (.I0(\reg_module_vsize[12]_i_2_n_0 ),
        .I1(out[5]),
        .I2(out[4]),
        .I3(out[1]),
        .O(mm2s_axi2ip_wrce[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \reg_module_vsize[12]_i_2 
       (.I0(out[0]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(p_0_out),
        .O(\reg_module_vsize[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync__parameterized2
   (mm2s_introut,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    p_79_out,
    m_axi_mm2s_aclk);
  output mm2s_introut;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input p_79_out;
  input m_axi_mm2s_aclk;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire mm2s_introut;
  wire p_79_out;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(mm2s_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_79_out),
        .Q(p_level_in_d1_cdc_from),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync__parameterized3
   (p_11_out,
    sig_last_reg_out_reg,
    scndry_reset2,
    m_axis_mm2s_aclk,
    SR,
    mm2s_halt,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 );
  output p_11_out;
  output [0:0]sig_last_reg_out_reg;
  input scndry_reset2;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input mm2s_halt;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_halt;
  wire p_11_out;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;
  wire [0:0]sig_last_reg_out_reg;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(p_11_out),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_halt),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    sig_reset_reg_i_1
       (.I0(p_11_out),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(sig_last_reg_out_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_vdma_0_0_cdc_sync__parameterized3_12
   (p_1_out,
    SR,
    m_axi_mm2s_aclk,
    scndry_reset2,
    p_83_out,
    m_axis_mm2s_aclk);
  output p_1_out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input scndry_reset2;
  input p_83_out;
  input m_axis_mm2s_aclk;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_1_out;
  wire p_83_out;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(p_1_out),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_83_out),
        .Q(p_level_in_d1_cdc_from),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_vdma_0_0_cntr_incr_decr_addn_f
   (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ,
    sig_next_cmd_cmplt_reg_reg,
    fifo_full_p1,
    Q,
    E,
    sig_ld_new_cmd_reg_reg,
    sig_last_mmap_dbeat_reg_reg,
    sig_last_dbeat_reg,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ,
    D,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ,
    out,
    FIFO_Full_reg,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg_0,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    \sig_dbeat_cntr_reg[3] ,
    sig_flush_db1_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg_1,
    sig_inhibit_rdy_n_0,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    sig_data2rsc_valid,
    sig_dqual_reg_full,
    \sig_dbeat_cntr_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    p_7_out,
    m_axi_mm2s_rlast,
    sig_rdc2dre_new_align,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[1] ,
    \sig_dbeat_cntr_reg[2]_0 ,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  output sig_next_cmd_cmplt_reg_reg;
  output fifo_full_p1;
  output [1:0]Q;
  output [0:0]E;
  output sig_ld_new_cmd_reg_reg;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_last_dbeat_reg;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  output [3:0]D;
  input \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  input [0:0]out;
  input FIFO_Full_reg;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg_0;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_flush_db1_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ld_new_cmd_reg;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg_1;
  input sig_inhibit_rdy_n_0;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_data2rsc_valid;
  input sig_dqual_reg_full;
  input \sig_dbeat_cntr_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input p_7_out;
  input m_axi_mm2s_rlast;
  input sig_rdc2dre_new_align;
  input [7:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[1] ;
  input \sig_dbeat_cntr_reg[2]_0 ;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire [0:0]out;
  wire p_7_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[1] ;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[2]_0 ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_flush_db1_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg_i_6_n_0;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_rdc2dre_new_align;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__0
       (.I0(Q[0]),
        .I1(sig_next_cmd_cmplt_reg_reg),
        .I2(FIFO_Full_reg),
        .I3(Q[1]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_1 
       (.I0(\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ),
        .I1(sig_next_cmd_cmplt_reg_reg),
        .I2(out),
        .O(\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ));
  LUT6 #(
    .INIT(64'hFF8F8F8FFF808080)) 
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_i_1 
       (.I0(p_7_out),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_flush_db1_reg),
        .I3(sig_next_cmd_cmplt_reg_reg),
        .I4(out),
        .I5(sig_rdc2dre_new_align),
        .O(\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg_0),
        .I4(sig_next_cmd_cmplt_reg_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg_0),
        .I4(sig_next_cmd_cmplt_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_rd_empty),
        .I1(Q[1]),
        .I2(FIFO_Full_reg),
        .I3(sig_next_cmd_cmplt_reg_reg),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBFF)) 
    m_axi_mm2s_rready_INST_0_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(sig_addr_posted_cntr[1]),
        .O(sig_last_mmap_dbeat_reg_reg));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [2]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [1]),
        .I3(\sig_dbeat_cntr_reg[7] [3]),
        .I4(\sig_dbeat_cntr_reg[7] [4]),
        .I5(sig_next_cmd_cmplt_reg_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0000FB04)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [3]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(\sig_dbeat_cntr_reg[7] [4]),
        .I3(\sig_dbeat_cntr_reg[7] [5]),
        .I4(sig_next_cmd_cmplt_reg_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000FFFD0002)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(\sig_dbeat_cntr_reg[1] ),
        .I1(\sig_dbeat_cntr_reg[7] [4]),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .I3(\sig_dbeat_cntr_reg[7] [3]),
        .I4(\sig_dbeat_cntr_reg[7] [6]),
        .I5(sig_next_cmd_cmplt_reg_reg),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h5444FFFF44444444)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_next_cmd_cmplt_reg_i_4_n_0),
        .I1(sig_dqual_reg_empty),
        .I2(sig_next_sequential_reg),
        .I3(sig_last_dbeat_reg_0),
        .I4(\sig_dbeat_cntr_reg[3] ),
        .I5(sig_flush_db1_reg),
        .O(E));
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(\sig_dbeat_cntr_reg[2]_0 ),
        .I1(\sig_dbeat_cntr_reg[7] [6]),
        .I2(\sig_dbeat_cntr_reg[7] [7]),
        .I3(sig_next_cmd_cmplt_reg_reg),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hE2FF0000E2000000)) 
    sig_last_dbeat_i_1
       (.I0(\sig_dbeat_cntr_reg[2] ),
        .I1(sig_next_cmd_cmplt_reg_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(E),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_last_dbeat_reg));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_next_cmd_cmplt_reg_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_reg));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(sig_flush_db1_reg),
        .I1(sig_last_dbeat_reg_0),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_next_cmd_cmplt_reg_i_4_n_0),
        .O(sig_next_cmd_cmplt_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAEE)) 
    sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_next_cmd_cmplt_reg_i_6_n_0),
        .I1(sig_rsc2stat_status_valid),
        .I2(FIFO_Full_reg_1),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_next_calc_error_reg),
        .I5(sig_rd_empty),
        .O(sig_next_cmd_cmplt_reg_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_cmd_cmplt_reg_i_6
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(sig_next_cmd_cmplt_reg_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_vdma_0_0_cntr_incr_decr_addn_f_10
   (fifo_full_p1,
    Q,
    sig_calc_error_reg_reg,
    sig_posted_to_axi_2_reg,
    sig_data2addr_stop_req,
    sig_addr_reg_empty_reg,
    FIFO_Full_reg,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_calc_error_reg_reg;
  output sig_posted_to_axi_2_reg;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty_reg;
  input FIFO_Full_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_rd_empty;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h040B0B0000000000)) 
    FIFO_Full_i_1__1
       (.I0(sig_data2addr_stop_req),
        .I1(sig_addr_reg_empty_reg),
        .I2(sig_rd_empty),
        .I3(FIFO_Full_reg),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(Q[0]),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_inhibit_rdy_n),
        .I3(FIFO_Full_reg_0),
        .I4(sig_calc_error_reg_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9AAAAAA6A666666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[1]),
        .I1(sig_calc_error_reg_reg),
        .I2(FIFO_Full_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h51AAAAAAAAAAAAAE)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty_reg),
        .I2(sig_data2addr_stop_req),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(FIFO_Full_reg),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty_reg),
        .I2(sig_data2addr_stop_req),
        .O(sig_calc_error_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_data2addr_stop_req),
        .I1(sig_addr_reg_empty_reg),
        .I2(sig_rd_empty),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_posted_to_axi_2_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_vdma_0_0_cntr_incr_decr_addn_f_8
   (fifo_full_p1,
    Q,
    sig_calc_error_pushed_reg,
    sig_wr_fifo,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_59_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_calc_error_pushed_reg;
  input sig_wr_fifo;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_59_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire p_59_out;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h80008220)) 
    FIFO_Full_i_1
       (.I0(Q[1]),
        .I1(sig_calc_error_pushed_reg),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h6666666666696666)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_calc_error_pushed),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(Q[2]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAA9AAAAA66A66666)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_calc_error_pushed_reg),
        .I2(p_59_out),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(Q[2]),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(sig_calc_error_pushed_reg),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_vdma_0_0_cntr_incr_decr_addn_f_9
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    p_61_out,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_wr_fifo;
  input p_61_out;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire p_61_out;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sts_tready_reg;

  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h08060000)) 
    FIFO_Full_i_1__2
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(p_61_out),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(sig_inhibit_rdy_n_reg),
        .I1(FIFO_Full_reg),
        .I2(sig_rsc2stat_status_valid),
        .I3(p_61_out),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(FIFO_Full_reg),
        .I3(sig_rsc2stat_status_valid),
        .I4(sts_tready_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(Q[1]),
        .I1(p_61_out),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_vdma_0_0_dynshreg_f
   (sig_wr_fifo,
    out,
    sig_calc_error_reg_reg,
    p_59_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    Q,
    \s_axis_cmd_tdata_reg[63] ,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output [50:0]out;
  output sig_calc_error_reg_reg;
  input p_59_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [0:0]in;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input [2:0]Q;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire [50:0]out;
  wire p_59_out;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire sig_calc_error_reg_i_2_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [42]),
        .Q(out[44]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [41]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [40]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [39]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [38]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [37]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [36]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [35]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [34]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [33]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [32]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [31]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [30]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [29]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [28]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [27]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [26]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [25]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [24]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [23]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [22]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [21]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [20]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [19]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [18]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [17]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [16]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [48]),
        .Q(out[50]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [47]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(p_59_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [46]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [45]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [44]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [43]),
        .Q(out[45]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F2F0F0)) 
    sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg_i_2_n_0),
        .I1(sig_calc_error_reg_i_3_n_0),
        .I2(in),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(Q[2]),
        .O(sig_calc_error_reg_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_calc_error_reg_i_2
       (.I0(out[10]),
        .I1(out[11]),
        .I2(out[8]),
        .I3(out[9]),
        .I4(sig_calc_error_reg_i_4_n_0),
        .O(sig_calc_error_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_calc_error_reg_i_3
       (.I0(out[0]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(sig_calc_error_reg_i_5_n_0),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_4
       (.I0(out[13]),
        .I1(out[12]),
        .I2(out[15]),
        .I3(out[14]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_5
       (.I0(out[6]),
        .I1(out[5]),
        .I2(out[7]),
        .I3(out[4]),
        .O(sig_calc_error_reg_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_vdma_0_0_dynshreg_f__parameterized0
   (sig_wr_fifo,
    decerr_i,
    slverr_i,
    interr_i,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    Q,
    sig_rd_sts_slverr_reg_reg,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output decerr_i;
  output slverr_i;
  output interr_i;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input [2:0]Q;
  input [2:0]sig_rd_sts_slverr_reg_reg;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire decerr_i;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire [6:4]m_axis_mm2s_sts_tdata;
  wire sig_inhibit_rdy_n_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire slverr_i;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(sig_rd_sts_slverr_reg_reg[2]),
        .Q(m_axis_mm2s_sts_tdata[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(sig_rd_sts_slverr_reg_reg[1]),
        .Q(m_axis_mm2s_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(sig_rd_sts_slverr_reg_reg[0]),
        .Q(m_axis_mm2s_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[5]),
        .I1(Q[2]),
        .O(decerr_i));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[4]),
        .I1(Q[2]),
        .O(interr_i));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[6]),
        .I1(Q[2]),
        .O(slverr_i));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_vdma_0_0_dynshreg_f__parameterized1
   (sig_calc_error_reg_reg,
    sig_addr_valid_reg_reg,
    out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_calc_error_reg_reg;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_mstr2addr_cmd_valid),
        .O(sig_calc_error_reg_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[38]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[38]),
        .O(sig_addr_valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_vdma_0_0_dynshreg_f__parameterized2
   (sig_first_dbeat_reg,
    sig_first_dbeat_reg_0,
    \sig_next_dre_src_align_reg_reg[1] ,
    D,
    out,
    \sig_dbeat_cntr_reg[1] ,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_mstr2data_cmd_valid,
    Q,
    in,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_mm2s_aclk);
  output sig_first_dbeat_reg;
  output sig_first_dbeat_reg_0;
  output \sig_next_dre_src_align_reg_reg[1] ;
  output [3:0]D;
  output [14:0]out;
  input \sig_dbeat_cntr_reg[1] ;
  input sig_last_dbeat_reg;
  input sig_first_dbeat_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2data_cmd_valid;
  input [3:0]Q;
  input [18:0]in;
  input [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_mm2s_aclk;

  wire [3:0]D;
  wire FIFO_Full_reg;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [3:0]Q;
  wire [18:0]in;
  wire m_axi_mm2s_aclk;
  wire [14:0]out;
  wire [9:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[1] ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_mstr2data_cmd_valid;
  wire \sig_next_dre_src_align_reg_reg[1] ;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(sig_cmd_fifo_data_out[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_mstr2data_cmd_valid),
        .O(\sig_next_dre_src_align_reg_reg[1] ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\sig_next_dre_src_align_reg_reg[1] ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(sig_last_dbeat_reg),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(sig_last_dbeat_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_last_dbeat_reg),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_last_dbeat_reg),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h35300000)) 
    sig_first_dbeat_i_1
       (.I0(\sig_dbeat_cntr_reg[1] ),
        .I1(sig_first_dbeat_reg_0),
        .I2(sig_last_dbeat_reg),
        .I3(sig_first_dbeat_reg_1),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_first_dbeat_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_3
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(sig_cmd_fifo_data_out[6]),
        .I2(sig_cmd_fifo_data_out[9]),
        .I3(sig_cmd_fifo_data_out[8]),
        .O(sig_first_dbeat_reg_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_vdma_0_0_srl_fifo_f
   (E,
    Q,
    out,
    sig_calc_error_reg_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_inhibit_rdy_n,
    cmnd_wr,
    mm2s_halt,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_59_out,
    in,
    \s_axis_cmd_tdata_reg[63] );
  output [0:0]E;
  output [0:0]Q;
  output [50:0]out;
  output sig_calc_error_reg_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_inhibit_rdy_n;
  input cmnd_wr;
  input mm2s_halt;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_59_out;
  input [0:0]in;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire cmnd_wr;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [50:0]out;
  wire p_59_out;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;

  system_axi_vdma_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.E(E),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .p_59_out(p_59_out),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_vdma_0_0_srl_fifo_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    decerr_i,
    slverr_i,
    interr_i,
    sig_rd_sts_slverr_reg_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    p_61_out,
    sig_inhibit_rdy_n_reg,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_sts_slverr_reg_reg_0);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]Q;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output sig_rd_sts_slverr_reg_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input p_61_out;
  input sig_inhibit_rdy_n_reg;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;

  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire decerr_i;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire p_61_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire slverr_i;
  wire sts_tready_reg;

  system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .decerr_i(decerr_i),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_61_out(p_61_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg),
        .sig_rd_sts_slverr_reg_reg_0(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst),
        .slverr_i(slverr_i),
        .sts_tready_reg(sts_tready_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_vdma_0_0_srl_fifo_f__parameterized1
   (sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_data2addr_stop_req,
    sig_addr_reg_empty_reg,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in);
  output sig_calc_error_reg_reg;
  output sig_calc_error_reg_reg_0;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  output sig_posted_to_axi_2_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [37:0]in;

  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_stream_rst;

  system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sel(sig_calc_error_reg_reg),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_vdma_0_0_srl_fifo_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ,
    sig_next_cmd_cmplt_reg_reg,
    sig_first_dbeat_reg,
    \sig_next_dre_src_align_reg_reg[1] ,
    D,
    E,
    sig_ld_new_cmd_reg_reg,
    sig_last_mmap_dbeat_reg_reg,
    sig_last_dbeat_reg,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ,
    \sig_dbeat_cntr_reg[1] ,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n_reg,
    Q,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    \sig_dbeat_cntr_reg[3] ,
    sig_flush_db1_reg,
    sig_ld_new_cmd_reg,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_0,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    sig_data2rsc_valid,
    sig_dqual_reg_full,
    \sig_dbeat_cntr_reg[2] ,
    p_7_out,
    m_axi_mm2s_rlast,
    sig_rdc2dre_new_align,
    \sig_dbeat_cntr_reg[1]_0 ,
    \sig_dbeat_cntr_reg[2]_0 ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  output sig_next_cmd_cmplt_reg_reg;
  output sig_first_dbeat_reg;
  output \sig_next_dre_src_align_reg_reg[1] ;
  output [7:0]D;
  output [0:0]E;
  output sig_ld_new_cmd_reg_reg;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_last_dbeat_reg;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  output [13:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  input \sig_dbeat_cntr_reg[1] ;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input [7:0]Q;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_flush_db1_reg;
  input sig_ld_new_cmd_reg;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_0;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_data2rsc_valid;
  input sig_dqual_reg_full;
  input \sig_dbeat_cntr_reg[2] ;
  input p_7_out;
  input m_axi_mm2s_rlast;
  input sig_rdc2dre_new_align;
  input \sig_dbeat_cntr_reg[1]_0 ;
  input \sig_dbeat_cntr_reg[2]_0 ;
  input [18:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [18:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire [13:0]out;
  wire p_7_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[1] ;
  wire \sig_dbeat_cntr_reg[1]_0 ;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[2]_0 ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_flush_db1_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire \sig_next_dre_src_align_reg_reg[1] ;
  wire sig_next_sequential_reg;
  wire sig_rdc2dre_new_align;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .out(out),
        .p_7_out(p_7_out),
        .sel(\sig_next_dre_src_align_reg_reg[1] ),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[1] (\sig_dbeat_cntr_reg[1] ),
        .\sig_dbeat_cntr_reg[1]_0 (\sig_dbeat_cntr_reg[1]_0 ),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[2]_0 (\sig_dbeat_cntr_reg[2]_0 ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_flush_db1_reg(sig_flush_db1_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rdc2dre_new_align(sig_rdc2dre_new_align),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_vdma_0_0_srl_fifo_rbu_f
   (E,
    Q,
    out,
    sig_calc_error_reg_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_inhibit_rdy_n,
    cmnd_wr,
    mm2s_halt,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_59_out,
    in,
    \s_axis_cmd_tdata_reg[63] );
  output [0:0]E;
  output [0:0]Q;
  output [50:0]out;
  output sig_calc_error_reg_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_inhibit_rdy_n;
  input cmnd_wr;
  input mm2s_halt;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_59_out;
  input [0:0]in;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire [0:0]Q;
  wire cmnd_wr;
  wire fifo_full_p1;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [50:0]out;
  wire p_59_out;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  system_axi_vdma_0_0_cntr_incr_decr_addn_f_8 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_59_out(p_59_out),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  system_axi_vdma_0_0_dynshreg_f DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_59_out(p_59_out),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \s_axis_cmd_tdata[63]_i_2 
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(cmnd_wr),
        .I3(mm2s_halt),
        .O(E));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    decerr_i,
    slverr_i,
    interr_i,
    sig_rd_sts_slverr_reg_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    p_61_out,
    sig_inhibit_rdy_n_reg,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_sts_slverr_reg_reg_0);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]Q;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output sig_rd_sts_slverr_reg_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input p_61_out;
  input sig_inhibit_rdy_n_reg;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire decerr_i;
  wire fifo_full_p1;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire p_61_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire slverr_i;
  wire sts_tready_reg;

  system_axi_vdma_0_0_cntr_incr_decr_addn_f_9 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_61_out(p_61_out),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo),
        .sts_tready_reg(sts_tready_reg));
  system_axi_vdma_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .decerr_i(decerr_i),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo),
        .slverr_i(slverr_i));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h20FF)) 
    sig_rd_sts_reg_full_i_1
       (.I0(sig_inhibit_rdy_n_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_rd_sts_slverr_reg_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1
   (sel,
    sig_calc_error_reg_reg,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_data2addr_stop_req,
    sig_addr_reg_empty_reg,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in);
  output sel;
  output sig_calc_error_reg_reg;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  output sig_posted_to_axi_2_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [37:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_n_0;
  wire fifo_full_p1;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sel;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_stream_rst;

  system_axi_vdma_0_0_cntr_incr_decr_addn_f_10 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_stream_rst(sig_stream_rst));
  system_axi_vdma_0_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ,
    sig_next_cmd_cmplt_reg_reg,
    sig_first_dbeat_reg,
    sel,
    D,
    E,
    sig_ld_new_cmd_reg_reg,
    sig_last_mmap_dbeat_reg_reg,
    sig_last_dbeat_reg,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ,
    \sig_dbeat_cntr_reg[1] ,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n_reg,
    Q,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    \sig_dbeat_cntr_reg[3] ,
    sig_flush_db1_reg,
    sig_ld_new_cmd_reg,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n_0,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    sig_data2rsc_valid,
    sig_dqual_reg_full,
    \sig_dbeat_cntr_reg[2] ,
    p_7_out,
    m_axi_mm2s_rlast,
    sig_rdc2dre_new_align,
    \sig_dbeat_cntr_reg[1]_0 ,
    \sig_dbeat_cntr_reg[2]_0 ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  output sig_next_cmd_cmplt_reg_reg;
  output sig_first_dbeat_reg;
  output sel;
  output [7:0]D;
  output [0:0]E;
  output sig_ld_new_cmd_reg_reg;
  output sig_last_mmap_dbeat_reg_reg;
  output sig_last_dbeat_reg;
  output \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  output [13:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  input \sig_dbeat_cntr_reg[1] ;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input [7:0]Q;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_flush_db1_reg;
  input sig_ld_new_cmd_reg;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n_0;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_data2rsc_valid;
  input sig_dqual_reg_full;
  input \sig_dbeat_cntr_reg[2] ;
  input p_7_out;
  input m_axi_mm2s_rlast;
  input sig_rdc2dre_new_align;
  input \sig_dbeat_cntr_reg[1]_0 ;
  input \sig_dbeat_cntr_reg[2]_0 ;
  input [18:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [7:0]D;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ;
  wire \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire fifo_full_p1;
  wire [18:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire [13:0]out;
  wire p_7_out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire [22:22]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[1] ;
  wire \sig_dbeat_cntr_reg[1]_0 ;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[2]_0 ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_flush_db1_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rdc2dre_new_align;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  system_axi_vdma_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:4]),
        .E(E),
        .FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg ),
        .\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 (\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (DYNSHREG_F_I_n_1),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .out(sig_cmd_fifo_data_out),
        .p_7_out(p_7_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[1] (\sig_dbeat_cntr_reg[1]_0 ),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[2]_0 (\sig_dbeat_cntr_reg[2]_0 ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[7] (Q),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_flush_db1_reg(sig_flush_db1_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rdc2dre_new_align(sig_rdc2dre_new_align),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  system_axi_vdma_0_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D[3:0]),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] ({CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .Q(Q[3:0]),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({out[13:8],sig_cmd_fifo_data_out,out[7:0]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[1] (\sig_dbeat_cntr_reg[1] ),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(DYNSHREG_F_I_n_1),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .\sig_next_dre_src_align_reg_reg[1] (sel));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth_v6" *) 
module system_axi_vdma_0_0_builtin_extdepth_v6
   (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    FULL,
    EMPTY,
    DOUT,
    dm2linebuf_mm2s_tvalid,
    p_27_out,
    DIN,
    mm2s_halt,
    prmry_resetn_i_reg,
    m_axis_mm2s_aclk,
    RD_EN,
    RST,
    m_axi_mm2s_aclk,
    fifo_wren);
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output FULL;
  output EMPTY;
  output [37:0]DOUT;
  input dm2linebuf_mm2s_tvalid;
  input p_27_out;
  input [37:0]DIN;
  input mm2s_halt;
  input prmry_resetn_i_reg;
  input m_axis_mm2s_aclk;
  input RD_EN;
  input RST;
  input m_axi_mm2s_aclk;
  input fifo_wren;

  wire [37:0]DIN;
  wire [37:0]DOUT;
  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire RST;
  (* async_reg = "true" *) (* msgon = "true" *) wire dbr_as_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire dbr_d1;
  wire dm2linebuf_mm2s_tvalid;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_halt;
  wire p_27_out;
  wire prmry_resetn_i_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire sbr_as_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire sbr_d1;

  system_axi_vdma_0_0_builtin_prim_v6 \gonep.inst_prim 
       (.DIN(DIN),
        .DOUT(DOUT),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .RD_EN(RD_EN),
        .RST(RST),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .p_27_out(p_27_out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(sbr_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(dbr_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(sbr_as_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(dbr_as_reg));
endmodule

(* ORIG_REF_NAME = "builtin_prim_v6" *) 
module system_axi_vdma_0_0_builtin_prim_v6
   (EMPTY,
    FULL,
    DOUT,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    m_axis_mm2s_aclk,
    RD_EN,
    RST,
    m_axi_mm2s_aclk,
    fifo_wren,
    DIN,
    dm2linebuf_mm2s_tvalid,
    p_27_out,
    mm2s_halt,
    prmry_resetn_i_reg);
  output EMPTY;
  output FULL;
  output [37:0]DOUT;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input m_axis_mm2s_aclk;
  input RD_EN;
  input RST;
  input m_axi_mm2s_aclk;
  input fifo_wren;
  input [37:0]DIN;
  input dm2linebuf_mm2s_tvalid;
  input p_27_out;
  input mm2s_halt;
  input prmry_resetn_i_reg;

  wire [37:0]DIN;
  wire [37:0]DOUT;
  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire RST;
  wire dm2linebuf_mm2s_tvalid;
  wire fifo_wren;
  wire \gf36e1_inst.sngfifo36e1_n_10 ;
  wire \gf36e1_inst.sngfifo36e1_n_106 ;
  wire \gf36e1_inst.sngfifo36e1_n_107 ;
  wire \gf36e1_inst.sngfifo36e1_n_108 ;
  wire \gf36e1_inst.sngfifo36e1_n_109 ;
  wire \gf36e1_inst.sngfifo36e1_n_11 ;
  wire \gf36e1_inst.sngfifo36e1_n_14 ;
  wire \gf36e1_inst.sngfifo36e1_n_20 ;
  wire \gf36e1_inst.sngfifo36e1_n_21 ;
  wire \gf36e1_inst.sngfifo36e1_n_22 ;
  wire \gf36e1_inst.sngfifo36e1_n_23 ;
  wire \gf36e1_inst.sngfifo36e1_n_24 ;
  wire \gf36e1_inst.sngfifo36e1_n_25 ;
  wire \gf36e1_inst.sngfifo36e1_n_26 ;
  wire \gf36e1_inst.sngfifo36e1_n_27 ;
  wire \gf36e1_inst.sngfifo36e1_n_28 ;
  wire \gf36e1_inst.sngfifo36e1_n_33 ;
  wire \gf36e1_inst.sngfifo36e1_n_34 ;
  wire \gf36e1_inst.sngfifo36e1_n_35 ;
  wire \gf36e1_inst.sngfifo36e1_n_36 ;
  wire \gf36e1_inst.sngfifo36e1_n_37 ;
  wire \gf36e1_inst.sngfifo36e1_n_38 ;
  wire \gf36e1_inst.sngfifo36e1_n_39 ;
  wire \gf36e1_inst.sngfifo36e1_n_40 ;
  wire \gf36e1_inst.sngfifo36e1_n_41 ;
  wire \gf36e1_inst.sngfifo36e1_n_42 ;
  wire \gf36e1_inst.sngfifo36e1_n_43 ;
  wire \gf36e1_inst.sngfifo36e1_n_44 ;
  wire \gf36e1_inst.sngfifo36e1_n_45 ;
  wire \gf36e1_inst.sngfifo36e1_n_46 ;
  wire \gf36e1_inst.sngfifo36e1_n_47 ;
  wire \gf36e1_inst.sngfifo36e1_n_48 ;
  wire \gf36e1_inst.sngfifo36e1_n_49 ;
  wire \gf36e1_inst.sngfifo36e1_n_50 ;
  wire \gf36e1_inst.sngfifo36e1_n_51 ;
  wire \gf36e1_inst.sngfifo36e1_n_52 ;
  wire \gf36e1_inst.sngfifo36e1_n_53 ;
  wire \gf36e1_inst.sngfifo36e1_n_54 ;
  wire \gf36e1_inst.sngfifo36e1_n_55 ;
  wire \gf36e1_inst.sngfifo36e1_n_56 ;
  wire \gf36e1_inst.sngfifo36e1_n_57 ;
  wire \gf36e1_inst.sngfifo36e1_n_58 ;
  wire \gf36e1_inst.sngfifo36e1_n_59 ;
  wire \gf36e1_inst.sngfifo36e1_n_60 ;
  wire \gf36e1_inst.sngfifo36e1_n_61 ;
  wire \gf36e1_inst.sngfifo36e1_n_62 ;
  wire \gf36e1_inst.sngfifo36e1_n_63 ;
  wire \gf36e1_inst.sngfifo36e1_n_64 ;
  wire \gf36e1_inst.sngfifo36e1_n_65 ;
  wire \gf36e1_inst.sngfifo36e1_n_66 ;
  wire \gf36e1_inst.sngfifo36e1_n_67 ;
  wire \gf36e1_inst.sngfifo36e1_n_68 ;
  wire \gf36e1_inst.sngfifo36e1_n_69 ;
  wire \gf36e1_inst.sngfifo36e1_n_70 ;
  wire \gf36e1_inst.sngfifo36e1_n_71 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_halt;
  wire p_27_out;
  wire p_2_out;
  wire p_3_out;
  wire p_5_out;
  wire prmry_resetn_i_reg;
  wire [7:0]\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED ;
  wire [12:9]\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED ;
  wire [12:9]\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000FBF000000000)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1 
       (.I0(FULL),
        .I1(dm2linebuf_mm2s_tvalid),
        .I2(p_27_out),
        .I3(DIN[37]),
        .I4(mm2s_halt),
        .I5(prmry_resetn_i_reg),
        .O(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ));
  (* box_type = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h000A),
    .ALMOST_FULL_OFFSET(13'h0097),
    .DATA_WIDTH(72),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36_72"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \gf36e1_inst.sngfifo36e1 
       (.ALMOSTEMPTY(\gf36e1_inst.sngfifo36e1_n_10 ),
        .ALMOSTFULL(\gf36e1_inst.sngfifo36e1_n_11 ),
        .DBITERR(p_2_out),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIN[37:36],DIN[31:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,DIN[35:32]}),
        .DO({\gf36e1_inst.sngfifo36e1_n_42 ,\gf36e1_inst.sngfifo36e1_n_43 ,\gf36e1_inst.sngfifo36e1_n_44 ,\gf36e1_inst.sngfifo36e1_n_45 ,\gf36e1_inst.sngfifo36e1_n_46 ,\gf36e1_inst.sngfifo36e1_n_47 ,\gf36e1_inst.sngfifo36e1_n_48 ,\gf36e1_inst.sngfifo36e1_n_49 ,\gf36e1_inst.sngfifo36e1_n_50 ,\gf36e1_inst.sngfifo36e1_n_51 ,\gf36e1_inst.sngfifo36e1_n_52 ,\gf36e1_inst.sngfifo36e1_n_53 ,\gf36e1_inst.sngfifo36e1_n_54 ,\gf36e1_inst.sngfifo36e1_n_55 ,\gf36e1_inst.sngfifo36e1_n_56 ,\gf36e1_inst.sngfifo36e1_n_57 ,\gf36e1_inst.sngfifo36e1_n_58 ,\gf36e1_inst.sngfifo36e1_n_59 ,\gf36e1_inst.sngfifo36e1_n_60 ,\gf36e1_inst.sngfifo36e1_n_61 ,\gf36e1_inst.sngfifo36e1_n_62 ,\gf36e1_inst.sngfifo36e1_n_63 ,\gf36e1_inst.sngfifo36e1_n_64 ,\gf36e1_inst.sngfifo36e1_n_65 ,\gf36e1_inst.sngfifo36e1_n_66 ,\gf36e1_inst.sngfifo36e1_n_67 ,\gf36e1_inst.sngfifo36e1_n_68 ,\gf36e1_inst.sngfifo36e1_n_69 ,\gf36e1_inst.sngfifo36e1_n_70 ,\gf36e1_inst.sngfifo36e1_n_71 ,DOUT[37:36],DOUT[31:0]}),
        .DOP({\gf36e1_inst.sngfifo36e1_n_106 ,\gf36e1_inst.sngfifo36e1_n_107 ,\gf36e1_inst.sngfifo36e1_n_108 ,\gf36e1_inst.sngfifo36e1_n_109 ,DOUT[35:32]}),
        .ECCPARITY(\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(m_axis_mm2s_aclk),
        .RDCOUNT({\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED [12:9],\gf36e1_inst.sngfifo36e1_n_20 ,\gf36e1_inst.sngfifo36e1_n_21 ,\gf36e1_inst.sngfifo36e1_n_22 ,\gf36e1_inst.sngfifo36e1_n_23 ,\gf36e1_inst.sngfifo36e1_n_24 ,\gf36e1_inst.sngfifo36e1_n_25 ,\gf36e1_inst.sngfifo36e1_n_26 ,\gf36e1_inst.sngfifo36e1_n_27 ,\gf36e1_inst.sngfifo36e1_n_28 }),
        .RDEN(RD_EN),
        .RDERR(\gf36e1_inst.sngfifo36e1_n_14 ),
        .REGCE(1'b0),
        .RST(RST),
        .RSTREG(1'b0),
        .SBITERR(p_3_out),
        .WRCLK(m_axi_mm2s_aclk),
        .WRCOUNT({\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED [12:9],\gf36e1_inst.sngfifo36e1_n_33 ,\gf36e1_inst.sngfifo36e1_n_34 ,\gf36e1_inst.sngfifo36e1_n_35 ,\gf36e1_inst.sngfifo36e1_n_36 ,\gf36e1_inst.sngfifo36e1_n_37 ,\gf36e1_inst.sngfifo36e1_n_38 ,\gf36e1_inst.sngfifo36e1_n_39 ,\gf36e1_inst.sngfifo36e1_n_40 ,\gf36e1_inst.sngfifo36e1_n_41 }),
        .WREN(fifo_wren),
        .WRERR(p_5_out));
endmodule

(* ORIG_REF_NAME = "builtin_top_v6" *) 
module system_axi_vdma_0_0_builtin_top_v6
   (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    FULL,
    EMPTY,
    DOUT,
    dm2linebuf_mm2s_tvalid,
    p_27_out,
    DIN,
    mm2s_halt,
    prmry_resetn_i_reg,
    m_axis_mm2s_aclk,
    RD_EN,
    RST,
    m_axi_mm2s_aclk,
    fifo_wren);
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output FULL;
  output EMPTY;
  output [37:0]DOUT;
  input dm2linebuf_mm2s_tvalid;
  input p_27_out;
  input [37:0]DIN;
  input mm2s_halt;
  input prmry_resetn_i_reg;
  input m_axis_mm2s_aclk;
  input RD_EN;
  input RST;
  input m_axi_mm2s_aclk;
  input fifo_wren;

  wire [37:0]DIN;
  wire [37:0]DOUT;
  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire RST;
  wire dm2linebuf_mm2s_tvalid;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_halt;
  wire p_27_out;
  wire prmry_resetn_i_reg;

  system_axi_vdma_0_0_builtin_extdepth_v6 \gextw[1].gnll_fifo.inst_extd 
       (.DIN(DIN),
        .DOUT(DOUT),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .RD_EN(RD_EN),
        .RST(RST),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .p_27_out(p_27_out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module system_axi_vdma_0_0_fifo_generator_top
   (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    FULL,
    EMPTY,
    DOUT,
    m_axi_mm2s_aclk,
    s_axis_fifo_ainit_nosync_reg,
    m_axis_mm2s_aclk,
    dm2linebuf_mm2s_tvalid,
    p_27_out,
    DIN,
    mm2s_halt,
    prmry_resetn_i_reg,
    RD_EN,
    fifo_wren);
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output FULL;
  output EMPTY;
  output [37:0]DOUT;
  input m_axi_mm2s_aclk;
  input s_axis_fifo_ainit_nosync_reg;
  input m_axis_mm2s_aclk;
  input dm2linebuf_mm2s_tvalid;
  input p_27_out;
  input [37:0]DIN;
  input mm2s_halt;
  input prmry_resetn_i_reg;
  input RD_EN;
  input fifo_wren;

  wire [37:0]DIN;
  wire [37:0]DOUT;
  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire dm2linebuf_mm2s_tvalid;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_halt;
  wire p_27_out;
  wire prmry_resetn_i_reg;
  wire s_axis_fifo_ainit_nosync_reg;

  system_axi_vdma_0_0_fifo_generator_v13_2_1_builtin \gbi.bi 
       (.DIN(DIN),
        .DOUT(DOUT),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .RD_EN(RD_EN),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .p_27_out(p_27_out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .s_axis_fifo_ainit_nosync_reg(s_axis_fifo_ainit_nosync_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1" *) 
module system_axi_vdma_0_0_fifo_generator_v13_2_1
   (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    FULL,
    EMPTY,
    DOUT,
    m_axi_mm2s_aclk,
    s_axis_fifo_ainit_nosync_reg,
    m_axis_mm2s_aclk,
    dm2linebuf_mm2s_tvalid,
    p_27_out,
    DIN,
    mm2s_halt,
    prmry_resetn_i_reg,
    RD_EN,
    fifo_wren);
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output FULL;
  output EMPTY;
  output [37:0]DOUT;
  input m_axi_mm2s_aclk;
  input s_axis_fifo_ainit_nosync_reg;
  input m_axis_mm2s_aclk;
  input dm2linebuf_mm2s_tvalid;
  input p_27_out;
  input [37:0]DIN;
  input mm2s_halt;
  input prmry_resetn_i_reg;
  input RD_EN;
  input fifo_wren;

  wire [37:0]DIN;
  wire [37:0]DOUT;
  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire dm2linebuf_mm2s_tvalid;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_halt;
  wire p_27_out;
  wire prmry_resetn_i_reg;
  wire s_axis_fifo_ainit_nosync_reg;

  system_axi_vdma_0_0_fifo_generator_v13_2_1_synth inst_fifo_gen
       (.DIN(DIN),
        .DOUT(DOUT),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .RD_EN(RD_EN),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .p_27_out(p_27_out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .s_axis_fifo_ainit_nosync_reg(s_axis_fifo_ainit_nosync_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_builtin" *) 
module system_axi_vdma_0_0_fifo_generator_v13_2_1_builtin
   (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    FULL,
    EMPTY,
    DOUT,
    m_axi_mm2s_aclk,
    s_axis_fifo_ainit_nosync_reg,
    m_axis_mm2s_aclk,
    dm2linebuf_mm2s_tvalid,
    p_27_out,
    DIN,
    mm2s_halt,
    prmry_resetn_i_reg,
    RD_EN,
    fifo_wren);
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output FULL;
  output EMPTY;
  output [37:0]DOUT;
  input m_axi_mm2s_aclk;
  input s_axis_fifo_ainit_nosync_reg;
  input m_axis_mm2s_aclk;
  input dm2linebuf_mm2s_tvalid;
  input p_27_out;
  input [37:0]DIN;
  input mm2s_halt;
  input prmry_resetn_i_reg;
  input RD_EN;
  input fifo_wren;

  wire [37:0]DIN;
  wire [37:0]DOUT;
  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire dm2linebuf_mm2s_tvalid;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_halt;
  wire p_27_out;
  wire prmry_resetn_i_reg;
  wire rd_rst_i;
  wire s_axis_fifo_ainit_nosync_reg;

  system_axi_vdma_0_0_reset_builtin \g7ser_birst.rstbt 
       (.RST(rd_rst_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .s_axis_fifo_ainit_nosync_reg(s_axis_fifo_ainit_nosync_reg));
  system_axi_vdma_0_0_builtin_top_v6 \v7_bi_fifo.fblk 
       (.DIN(DIN),
        .DOUT(DOUT),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .RD_EN(RD_EN),
        .RST(rd_rst_i),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .p_27_out(p_27_out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_1_synth" *) 
module system_axi_vdma_0_0_fifo_generator_v13_2_1_synth
   (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    FULL,
    EMPTY,
    DOUT,
    m_axi_mm2s_aclk,
    s_axis_fifo_ainit_nosync_reg,
    m_axis_mm2s_aclk,
    dm2linebuf_mm2s_tvalid,
    p_27_out,
    DIN,
    mm2s_halt,
    prmry_resetn_i_reg,
    RD_EN,
    fifo_wren);
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output FULL;
  output EMPTY;
  output [37:0]DOUT;
  input m_axi_mm2s_aclk;
  input s_axis_fifo_ainit_nosync_reg;
  input m_axis_mm2s_aclk;
  input dm2linebuf_mm2s_tvalid;
  input p_27_out;
  input [37:0]DIN;
  input mm2s_halt;
  input prmry_resetn_i_reg;
  input RD_EN;
  input fifo_wren;

  wire [37:0]DIN;
  wire [37:0]DOUT;
  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire dm2linebuf_mm2s_tvalid;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_halt;
  wire p_27_out;
  wire prmry_resetn_i_reg;
  wire s_axis_fifo_ainit_nosync_reg;

  system_axi_vdma_0_0_fifo_generator_top \gconvfifo.rf 
       (.DIN(DIN),
        .DOUT(DOUT),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .RD_EN(RD_EN),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .p_27_out(p_27_out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .s_axis_fifo_ainit_nosync_reg(s_axis_fifo_ainit_nosync_reg));
endmodule

(* ORIG_REF_NAME = "reset_builtin" *) 
module system_axi_vdma_0_0_reset_builtin
   (RST,
    m_axi_mm2s_aclk,
    s_axis_fifo_ainit_nosync_reg,
    m_axis_mm2s_aclk);
  output RST;
  input m_axi_mm2s_aclk;
  input s_axis_fifo_ainit_nosync_reg;
  input m_axis_mm2s_aclk;

  wire RST;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  (* async_reg = "true" *) (* msgon = "true" *) wire [5:0]power_on_rd_rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire [5:0]power_on_wr_rst;
  wire rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rd_rst_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rd_rst_reg2;
  wire \rsync.ric.rd_rst_fb_reg[1]_srl4_n_0 ;
  wire \rsync.ric.rd_rst_fb_reg_n_0_[0] ;
  wire \rsync.ric.rd_rst_reg_i_1_n_0 ;
  wire s_axis_fifo_ainit_nosync_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire wr_rst_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire wr_rst_reg2;

  LUT2 #(
    .INIT(4'hE)) 
    \gf36e1_inst.sngfifo36e1_i_2 
       (.I0(rd_rst_reg),
        .I1(power_on_rd_rst[0]),
        .O(RST));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[1]),
        .Q(power_on_rd_rst[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[2]),
        .Q(power_on_rd_rst[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[3]),
        .Q(power_on_rd_rst[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[4]),
        .Q(power_on_rd_rst[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[5]),
        .Q(power_on_rd_rst[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(power_on_rd_rst[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[1]),
        .Q(power_on_wr_rst[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[2]),
        .Q(power_on_wr_rst[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[3]),
        .Q(power_on_wr_rst[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[4]),
        .Q(power_on_wr_rst[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[5]),
        .Q(power_on_wr_rst[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(power_on_wr_rst[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rsync.ric.rd_rst_fb_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\rsync.ric.rd_rst_fb_reg[1]_srl4_n_0 ),
        .Q(\rsync.ric.rd_rst_fb_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg " *) 
  (* srl_name = "U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \rsync.ric.rd_rst_fb_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(m_axis_mm2s_aclk),
        .D(rd_rst_reg),
        .Q(\rsync.ric.rd_rst_fb_reg[1]_srl4_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.rd_rst_reg1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(s_axis_fifo_ainit_nosync_reg),
        .Q(rd_rst_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.rd_rst_reg2_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(rd_rst_reg1),
        .PRE(s_axis_fifo_ainit_nosync_reg),
        .Q(rd_rst_reg2));
  LUT2 #(
    .INIT(4'h2)) 
    \rsync.ric.rd_rst_reg_i_1 
       (.I0(rd_rst_reg),
        .I1(\rsync.ric.rd_rst_fb_reg_n_0_[0] ),
        .O(\rsync.ric.rd_rst_reg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.rd_rst_reg_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\rsync.ric.rd_rst_reg_i_1_n_0 ),
        .PRE(rd_rst_reg2),
        .Q(rd_rst_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.wr_rst_reg1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(s_axis_fifo_ainit_nosync_reg),
        .Q(wr_rst_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.wr_rst_reg2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wr_rst_reg1),
        .PRE(s_axis_fifo_ainit_nosync_reg),
        .Q(wr_rst_reg2));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
