// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Frontend(	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
  input         auto_icache_master_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_icache_master_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0] auto_icache_master_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_icache_master_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_icache_master_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_icache_master_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [63:0] auto_icache_master_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_icache_master_out_d_bits_corrupt,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         io_cpu_might_request,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [39:0] io_cpu_req_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_req_bits_speculative,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_sfence_valid,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_sfence_bits_rs1,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_sfence_bits_rs2,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [38:0] io_cpu_sfence_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_resp_ready,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_cpu_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_cpu_resp_bits_btb_taken,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_cpu_resp_bits_btb_bridx,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output [4:0]  io_cpu_resp_bits_btb_entry,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output [7:0]  io_cpu_resp_bits_btb_bht_history,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output [39:0] io_cpu_resp_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output [31:0] io_cpu_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_cpu_resp_bits_xcpt_pf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_cpu_resp_bits_xcpt_gf_inst,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_cpu_resp_bits_xcpt_ae_inst,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_cpu_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_btb_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [4:0]  io_cpu_btb_update_bits_prediction_entry,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [38:0] io_cpu_btb_update_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_btb_update_bits_isValid,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [38:0] io_cpu_btb_update_bits_br_pc,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_cpu_btb_update_bits_cfiType,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_bht_update_valid,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [7:0]  io_cpu_bht_update_bits_prediction_history,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [38:0] io_cpu_bht_update_bits_pc,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_bht_update_bits_branch,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_bht_update_bits_taken,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_bht_update_bits_mispredict,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_flush_icache,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_cpu_progress,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_ptw_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_ptw_req_bits_valid,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output [26:0] io_ptw_req_bits_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  output        io_ptw_req_bits_bits_need_gpa,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_ae_ptw,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_ae_final,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_pf,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_gf,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_hr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_hw,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_hx,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [43:0] io_ptw_resp_bits_pte_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_pte_d,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_pte_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_pte_g,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_pte_u,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_pte_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_pte_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_pte_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_pte_v,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_resp_bits_level,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_resp_bits_homogeneous,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [3:0]  io_ptw_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_status_prv,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [1:0]  io_ptw_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input         io_ptw_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [29:0] io_ptw_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [31:0] io_ptw_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
  input  [63:0] io_ptw_customCSRs_csrs_0_value	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
);

  wire        s2_redirect;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:145:32, :336:26, :337:20, :341:{31,45}]
  wire [38:0] predicted_npc;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:270:25, :330:19, :331:21]
  wire        updateBTB;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:270:25, :298:125, :299:21]
  wire [1:0]  btb_io_ras_update_bits_cfiType;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:270:25, :274:40]
  wire [1:0]  after_idx;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:270:25, :272:19]
  wire        taken_taken;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:255:71]
  wire [38:0] _io_cpu_npc_T;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:186:28]
  wire        fq_io_enq_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:184:{40,52}]
  wire        _btb_io_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21]
  wire        _btb_io_resp_bits_taken;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21]
  wire        _btb_io_resp_bits_bridx;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21]
  wire [38:0] _btb_io_resp_bits_target;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21]
  wire [4:0]  _btb_io_resp_bits_entry;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21]
  wire [7:0]  _btb_io_resp_bits_bht_history;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21]
  wire        _btb_io_resp_bits_bht_value;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21]
  wire        _btb_io_ras_head_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21]
  wire [38:0] _btb_io_ras_head_bits;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21]
  wire        _tlb_io_resp_miss;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
  wire [31:0] _tlb_io_resp_paddr;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
  wire        _tlb_io_resp_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
  wire        _tlb_io_resp_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
  wire        _tlb_io_resp_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
  wire        _tlb_io_ptw_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
  wire        _fq_io_enq_ready;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:64]
  wire [4:0]  _fq_io_mask;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:64]
  wire        _icache_io_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26]
  wire [31:0] _icache_io_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26]
  wire        _icache_io_resp_bits_ae;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26]
  reg         s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:107:21]
  reg         s2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:108:25]
  wire        s0_valid = io_cpu_req_valid | ~(_fq_io_mask[2]) | ~(_fq_io_mask[3]) & (~s1_valid | ~s2_valid) | ~(_fq_io_mask[4]) & ~s1_valid & ~s2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:64, :107:21, :108:25, :110:{5,16,40}, :111:{6,17,41,45,55,58,70}, :112:{6,17,41,55}, :113:35]
  reg  [39:0] s1_pc;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:115:18]
  reg         s1_speculative;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:116:27]
  reg  [39:0] s2_pc;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:117:22]
  reg         s2_btb_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:118:44]
  reg         s2_btb_resp_bits_taken;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29]
  reg         s2_btb_resp_bits_bridx;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29]
  reg  [4:0]  s2_btb_resp_bits_entry;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29]
  reg  [7:0]  s2_btb_resp_bits_bht_history;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29]
  reg         taken_predict_taken;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29]
  wire        s2_btb_taken = s2_btb_resp_valid & s2_btb_resp_bits_taken;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:118:44, :119:29, :120:40]
  reg         s2_tlb_resp_miss;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24]
  reg         s2_tlb_resp_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24]
  reg         s2_tlb_resp_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24]
  reg         s2_tlb_resp_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24]
  wire        _s2_xcpt_T = s2_tlb_resp_ae_inst | s2_tlb_resp_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24, :122:37]
  reg         s2_speculative;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:123:31]
  reg         s2_partial_insn_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:124:38]
  reg  [15:0] s2_partial_insn;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:125:28]
  reg         wrong_path;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:126:27]
  wire [39:0] _ntpc_T = {s1_pc[39:2], 2'h0} + 40'h4;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:115:18, :129:25]
  wire        _taken_T_57 = _fq_io_enq_ready & fq_io_enq_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:64, :184:{40,52}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         s2_replay_REG;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:134:56]
  wire        s2_replay = s2_valid & ~_taken_T_57 | s2_replay_REG;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:108:25, :134:{26,29,46,56}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg  [1:0]  recent_progress_counter;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:155:40]
  wire        s2_kill_speculative_tlb_refill = s2_speculative & recent_progress_counter == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:123:31, :155:40, :156:49, :160:{55,58}]
  wire        icache_io_s2_kill = s2_speculative & ~(s2_tlb_resp_cacheable & ~(io_ptw_customCSRs_csrs_0_value[3])) | _s2_xcpt_T;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24, :122:37, :123:31, :179:{59,62}, :180:{39,42,71}, generators/rocket-chip/src/main/scala/tile/CustomCSRs.scala:46:69]
  reg         fq_io_enq_valid_REG;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:184:29]
  wire        _fq_io_enq_bits_replay_T_5 = s2_kill_speculative_tlb_refill & s2_tlb_resp_miss;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24, :160:55, :184:112]
  assign fq_io_enq_valid = fq_io_enq_valid_REG & s2_valid & (_icache_io_resp_valid | _fq_io_enq_bits_replay_T_5 | ~s2_tlb_resp_miss & icache_io_s2_kill);	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :108:25, :121:24, :180:71, :184:{29,40,52,77,112,133,137,155}]
  assign _io_cpu_npc_T = io_cpu_req_valid ? io_cpu_req_bits_pc[39:1] : s2_replay ? s2_pc[39:1] : predicted_npc;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14, :117:22, :134:46, :135:16, :186:28, :270:25, :330:19, :331:21]
  wire [2:0]  _fq_io_enq_bits_mask_T_1 = 3'h3 << s2_pc[1];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:117:22, :189:50, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire        predicted_taken = _btb_io_resp_valid & _btb_io_resp_bits_taken;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21, :213:29]
  wire [38:0] _GEN = {s2_pc[38:2], 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:117:22, :323:36, :324:33]
  wire        taken_prevRVI = s2_partial_insn_valid & (&(s2_partial_insn[1:0]));	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:124:38, :125:28, :233:{39,45}, :234:31]
  wire        taken_valid = _fq_io_enq_bits_mask_T_1[0] & ~taken_prevRVI;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:189:50, :234:31, :235:{38,44,47}]
  wire        taken_rviBranch = s2_partial_insn[6:0] == 7'h63;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:125:28, :239:{30,36}]
  wire        taken_rviJump = s2_partial_insn[6:0] == 7'h6F;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:125:28, :239:30, :240:34]
  wire        taken_rviJALR = s2_partial_insn[6:0] == 7'h67;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:125:28, :239:30, :241:34]
  wire        taken_rviReturn = taken_rviJALR & ~(s2_partial_insn[7]) & {_icache_io_resp_bits_data[3:2], _icache_io_resp_bits_data[0], s2_partial_insn[15]} == 4'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :82:7, :125:28, :241:34, :242:{31,34,42,46,66,77}]
  wire        _taken_taken_T = taken_rviJALR | taken_rviJump;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:240:34, :241:34, :243:30]
  wire        taken_rviCall = _taken_taken_T & s2_partial_insn[7];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:125:28, :242:42, :243:{30,42}]
  wire [4:0]  _GEN_0 = {_icache_io_resp_bits_data[15:13], _icache_io_resp_bits_data[1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :244:28]
  wire        taken_rvcBranch = _GEN_0 == 5'h19 | _GEN_0 == 5'h1D;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:244:{28,52,60}]
  wire        taken_rvcJump = {_icache_io_resp_bits_data[15:13], _icache_io_resp_bits_data[1:0]} == 5'h15;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :236:37, :244:28, :246:26]
  wire        taken_rvcJR = {_icache_io_resp_bits_data[15:12], _icache_io_resp_bits_data[1:0]} == 6'h22 & ~(|(_icache_io_resp_bits_data[6:2]));	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :236:37, :244:28, :248:{24,46,53,59}]
  wire        taken_rvcReturn = taken_rvcJR & {_icache_io_resp_bits_data[11:10], _icache_io_resp_bits_data[8:7]} == 4'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :82:7, :236:37, :248:46, :249:{29,49,57}]
  wire        taken_rvcJALR = {_icache_io_resp_bits_data[15:12], _icache_io_resp_bits_data[1:0]} == 6'h26 & ~(|(_icache_io_resp_bits_data[6:2]));	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :236:37, :244:28, :248:{24,53,59}, :250:{26,49,62}]
  assign taken_taken = taken_prevRVI & (_taken_taken_T | taken_rviBranch & taken_predict_taken) | taken_valid & (taken_rvcJump | taken_rvcJALR | taken_rvcJR | taken_rvcBranch & taken_predict_taken);	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29, :234:31, :235:44, :239:36, :243:30, :244:52, :246:26, :248:46, :250:49, :255:{17,40,53,71}, :256:{15,27,38,47,60}]
  wire        taken_predictReturn = _btb_io_ras_head_valid & (taken_prevRVI & taken_rviReturn | taken_valid & taken_rvcReturn);	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21, :234:31, :235:44, :242:{31,46}, :249:29, :257:{49,61,74,83}]
  wire        taken_predictJump = taken_prevRVI & taken_rviJump | taken_valid & taken_rvcJump;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:234:31, :235:44, :240:34, :246:26, :258:{33,44,53}]
  wire        _taken_T_19 = taken_prevRVI & taken_rviBranch;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:234:31, :239:36, :259:53]
  wire        _taken_T_20 = taken_valid & taken_rvcBranch;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:235:44, :244:52, :259:75]
  wire        taken_predictBranch = taken_predict_taken & (_taken_T_19 | _taken_T_20);	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29, :259:{41,53,66,75}]
  wire        _taken_T_29 = s2_valid & s2_btb_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:108:25, :118:44, :261:22]
  wire        _taken_T_5 = _taken_T_29 & ~s2_btb_resp_bits_bridx & taken_valid & (&(_icache_io_resp_bits_data[1:0]));	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :119:29, :233:{39,45}, :235:44, :236:37, :261:{22,43,69,79,88}]
  wire [32:0] _taken_npc_T_2 = taken_prevRVI ? {{13{_icache_io_resp_bits_data[15]}}, s2_partial_insn[3] ? {_icache_io_resp_bits_data[3:0], s2_partial_insn[15:12], _icache_io_resp_bits_data[4], _icache_io_resp_bits_data[14:5]} : {{8{_icache_io_resp_bits_data[15]}}, s2_partial_insn[7], _icache_io_resp_bits_data[14:9], s2_partial_insn[11:8]}, 1'h0} - 33'h2 : {{22{_icache_io_resp_bits_data[12]}}, _icache_io_resp_bits_data[14] ? {{3{_icache_io_resp_bits_data[12]}}, _icache_io_resp_bits_data[6:5], _icache_io_resp_bits_data[2], _icache_io_resp_bits_data[11:10], _icache_io_resp_bits_data[4:3]} : {_icache_io_resp_bits_data[8], _icache_io_resp_bits_data[10:9], _icache_io_resp_bits_data[6], _icache_io_resp_bits_data[7], _icache_io_resp_bits_data[2], _icache_io_resp_bits_data[11], _icache_io_resp_bits_data[5:3]}, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :125:28, :234:31, :236:37, :242:42, :247:{23,28}, :252:{23,31}, :289:{44,61}, generators/rocket-chip/src/main/scala/rocket/RVC.scala:44:{17,36,42,51,57,69,76}, :45:{27,35,43,49,59}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1371:44, :1373:65, :1375:39, :1377:62, :1379:57, :1385:8]
  wire [39:0] _taken_npc_T_3 = {s2_pc[39:2], 2'h0} + {{7{_taken_npc_T_2[32]}}, _taken_npc_T_2};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:117:22, :289:{39,44}]
  wire        taken_prevRVI_1 = taken_valid & (&(_icache_io_resp_bits_data[1:0]));	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :233:{39,45}, :234:31, :235:44, :236:37]
  wire        taken_valid_1 = _fq_io_enq_bits_mask_T_1[1] & ~taken_prevRVI_1;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:189:50, :234:31, :235:{38,44,47}]
  wire        taken_rviBranch_1 = _icache_io_resp_bits_data[6:0] == 7'h63;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :239:{30,36}]
  wire        taken_rviJump_1 = _icache_io_resp_bits_data[6:0] == 7'h6F;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :239:30, :240:34]
  wire        taken_rviJALR_1 = _icache_io_resp_bits_data[6:0] == 7'h67;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :239:30, :241:34]
  wire        taken_rviReturn_1 = taken_rviJALR_1 & ~(_icache_io_resp_bits_data[7]) & {_icache_io_resp_bits_data[19:18], _icache_io_resp_bits_data[16:15]} == 4'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :82:7, :241:34, :242:{31,34,42,46,66,77}]
  wire        _taken_taken_T_9 = taken_rviJALR_1 | taken_rviJump_1;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:240:34, :241:34, :243:30]
  wire        taken_rviCall_1 = _taken_taken_T_9 & _icache_io_resp_bits_data[7];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :242:42, :243:{30,42}]
  wire [4:0]  _GEN_1 = {_icache_io_resp_bits_data[31:29], _icache_io_resp_bits_data[17:16]};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :244:28]
  wire        taken_rvcBranch_1 = _GEN_1 == 5'h19 | _GEN_1 == 5'h1D;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:244:{28,52,60}]
  wire        taken_rvcJump_1 = {_icache_io_resp_bits_data[31:29], _icache_io_resp_bits_data[17:16]} == 5'h15;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :236:37, :244:28, :246:26]
  wire        taken_rvcJR_1 = {_icache_io_resp_bits_data[31:28], _icache_io_resp_bits_data[17:16]} == 6'h22 & ~(|(_icache_io_resp_bits_data[22:18]));	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :236:37, :244:28, :248:{24,46,53,59}]
  wire        taken_rvcReturn_1 = taken_rvcJR_1 & {_icache_io_resp_bits_data[27:26], _icache_io_resp_bits_data[24:23]} == 4'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :82:7, :236:37, :248:46, :249:{29,49,57}]
  wire        taken_rvcJALR_1 = {_icache_io_resp_bits_data[31:28], _icache_io_resp_bits_data[17:16]} == 6'h26 & ~(|(_icache_io_resp_bits_data[22:18]));	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :236:37, :244:28, :248:{24,53,59}, :250:{26,49,62}]
  wire        taken_taken_1 = taken_prevRVI_1 & (_taken_taken_T_9 | taken_rviBranch_1 & taken_predict_taken) | taken_valid_1 & (taken_rvcJump_1 | taken_rvcJALR_1 | taken_rvcJR_1 | taken_rvcBranch_1 & taken_predict_taken);	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29, :234:31, :235:44, :239:36, :243:30, :244:52, :246:26, :248:46, :250:49, :255:{17,40,53,71}, :256:{15,27,38,47,60}]
  wire        taken_predictReturn_1 = _btb_io_ras_head_valid & (taken_prevRVI_1 & taken_rviReturn_1 | taken_valid_1 & taken_rvcReturn_1);	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21, :234:31, :235:44, :242:{31,46}, :249:29, :257:{49,61,74,83}]
  wire        taken_predictJump_1 = taken_prevRVI_1 & taken_rviJump_1 | taken_valid_1 & taken_rvcJump_1;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:234:31, :235:44, :240:34, :246:26, :258:{33,44,53}]
  wire        _taken_T_48 = taken_prevRVI_1 & taken_rviBranch_1;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:234:31, :239:36, :259:53]
  wire        _taken_T_49 = taken_valid_1 & taken_rvcBranch_1;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:235:44, :244:52, :259:75]
  wire        taken_predictBranch_1 = taken_predict_taken & (_taken_T_48 | _taken_T_49);	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29, :259:{41,53,66,75}]
  wire        _taken_T_34 = _taken_T_29 & s2_btb_resp_bits_bridx & taken_valid_1 & (&(_icache_io_resp_bits_data[17:16]));	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :119:29, :233:{39,45}, :235:44, :236:37, :261:{22,43,79,88}]
  assign after_idx = taken_taken ? 2'h1 : 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:255:71, :270:25, :272:19]
  assign btb_io_ras_update_bits_cfiType = taken_taken ? ((taken_prevRVI ? taken_rviReturn : taken_rvcReturn) ? 2'h3 : (taken_prevRVI ? taken_rviCall : taken_rvcJALR) ? 2'h2 : {1'h0, ~(taken_prevRVI ? taken_rviBranch : taken_rvcBranch)}) : (taken_prevRVI_1 ? taken_rviReturn_1 : taken_rvcReturn_1) ? 2'h3 : (taken_prevRVI_1 ? taken_rviCall_1 : taken_rvcJALR_1) ? 2'h2 : {1'h0, ~(taken_prevRVI_1 ? taken_rviBranch_1 : taken_rvcBranch_1)};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:234:31, :239:36, :242:{31,46}, :243:42, :244:52, :249:29, :250:49, :255:71, :270:25, :274:{40,46,50}, :275:{46,50}, :276:{46,50}]
  wire [30:0] _GEN_2 = taken_prevRVI_1 ? {{12{_icache_io_resp_bits_data[31]}}, _icache_io_resp_bits_data[3] ? {_icache_io_resp_bits_data[19:12], _icache_io_resp_bits_data[20], _icache_io_resp_bits_data[30:21]} : {{8{_icache_io_resp_bits_data[31]}}, _icache_io_resp_bits_data[7], _icache_io_resp_bits_data[30:25], _icache_io_resp_bits_data[11:8]}} : {{21{_icache_io_resp_bits_data[28]}}, _icache_io_resp_bits_data[30] ? {{3{_icache_io_resp_bits_data[28]}}, _icache_io_resp_bits_data[22:21], _icache_io_resp_bits_data[18], _icache_io_resp_bits_data[27:26], _icache_io_resp_bits_data[20:19]} : {_icache_io_resp_bits_data[24], _icache_io_resp_bits_data[26:25], _icache_io_resp_bits_data[22], _icache_io_resp_bits_data[23], _icache_io_resp_bits_data[18], _icache_io_resp_bits_data[27], _icache_io_resp_bits_data[21:19]}};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :234:31, :236:37, :242:42, :247:{23,28}, :252:{23,31}, :290:71, generators/rocket-chip/src/main/scala/rocket/RVC.scala:44:{17,36,42,51,57,69,76}, :45:{27,35,43,49,59}, generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1371:44, :1373:65, :1375:39, :1377:62, :1379:57, :1385:8]
  wire [39:0] _taken_npc_T_10 = (taken_prevRVI_1 ? {s2_pc[39:2], 2'h2} - 40'h2 : {s2_pc[39:2], 2'h2}) + {{8{_GEN_2[30]}}, _GEN_2, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:117:22, :234:31, :287:33, :290:{23,36,66,71}]
  assign updateBTB = ~taken_taken & ~s2_btb_resp_valid & (taken_predictBranch_1 | taken_predictJump_1 | taken_predictReturn_1) | ~s2_btb_resp_valid & (taken_predictBranch | taken_predictJump | taken_predictReturn);	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:118:44, :255:71, :257:49, :258:44, :259:41, :270:{13,25}, :298:{15,34,91,106,125}, :299:21]
  wire        taken = taken_taken | taken_taken_1;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:255:71, :311:19]
  assign predicted_npc = ~taken_taken & ~s2_btb_taken & s2_valid & taken_predictReturn_1 | ~s2_btb_taken & s2_valid & taken_predictReturn ? {1'h0, _btb_io_ras_head_bits[38:1]} : ~taken_taken & ~s2_btb_taken & s2_valid & (taken_predictBranch_1 | taken_predictJump_1) ? _taken_npc_T_10[39:1] : ~s2_btb_taken & s2_valid & (taken_predictBranch | taken_predictJump) ? _taken_npc_T_3[39:1] : predicted_taken ? {_btb_io_resp_bits_target[38], _btb_io_resp_bits_target[38:1]} : _ntpc_T[39:1];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:108:25, :120:40, :129:25, :130:34, :198:21, :213:{29,56}, :214:21, :225:29, :255:71, :257:49, :258:44, :259:41, :270:{13,25}, :279:{15,30}, :283:{26,44}, :284:20, :286:{26,44,61}, :289:39, :290:66, :291:27, :330:19, :331:21, generators/rocket-chip/src/main/scala/util/package.scala:132:{15,38}]
  wire        _GEN_3 = ~s2_btb_taken & taken;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:120:40, :191:22, :311:19, :336:{11,26}, :337:20, :338:34]
  assign s2_redirect = ~s2_btb_taken & taken & _taken_T_57 | io_cpu_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:120:40, :145:32, :311:19, :336:{11,26}, :337:20, :341:{31,45}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9]
      if (~reset & ~(~(io_cpu_req_valid | io_cpu_sfence_valid | io_cpu_flush_icache | io_cpu_bht_update_valid | io_cpu_btb_update_valid) | io_cpu_might_request)) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:{9,10,29,52,75,102,130}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9]
          $error("Assertion failed\n    at Frontend.scala:96 assert(!(io.cpu.req.valid || io.cpu.sfence.valid || io.cpu.flush_icache || io.cpu.bht_update.valid || io.cpu.btb_update.valid) || io.cpu.might_request)\n");	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9]
      end
      if (~reset & s2_speculative & io_ptw_customCSRs_csrs_0_value[3] & ~icache_io_s2_kill) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9, :123:31, :180:71, :194:{9,27,110,113}, generators/rocket-chip/src/main/scala/tile/CustomCSRs.scala:46:69]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:194:9]
          $error("Assertion failed\n    at Frontend.scala:194 assert(!(s2_speculative && io.ptw.customCSRs.asInstanceOf[RocketCustomCSRs].disableSpeculativeICacheRefill && !icache.io.s2_kill))\n");	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:194:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:194:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:194:9]
      end
      if (~reset & ~(~s2_partial_insn_valid | _fq_io_enq_bits_mask_T_1[0])) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:96:9, :124:38, :189:50, :235:38, :345:{11,12,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:345:11]
          $error("Assertion failed\n    at Frontend.scala:345 assert(!s2_partial_insn_valid || fq.io.enq.bits.mask(0))\n");	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:345:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:345:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:345:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_4 = s2_btb_taken ? _taken_T_5 | wrong_path : _taken_T_57 & taken_taken & ~taken_predictBranch & ~taken_predictJump & ~taken_predictReturn | _taken_T_5 | wrong_path;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:120:40, :126:27, :255:71, :257:49, :258:44, :259:41, :261:{43,79,88,97}, :266:20, :279:30, :280:{32,41,44,59,62,75,78,94}, :281:24, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _taken_T_61 = taken_valid_1 & ~taken_taken & (&(_icache_io_resp_bits_data[17:16]));	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :233:{39,45}, :235:44, :236:37, :255:71, :270:13, :306:{23,37}]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
    s1_valid <= s0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:107:21, :110:40, :111:70, :113:35]
    s1_pc <= {_io_cpu_npc_T, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:115:18, :186:28, :384:33]
    s1_speculative <= io_cpu_req_valid ? io_cpu_req_bits_speculative : s2_replay ? s2_speculative : s1_speculative | s2_valid & ~s2_speculative | predicted_taken;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:108:25, :116:27, :123:31, :134:46, :141:{41,53,56,72}, :143:{24,75}, :213:29]
    if (~s2_replay) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:134:46]
      s2_btb_resp_valid <= _btb_io_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:118:44, :198:21]
      s2_btb_resp_bits_taken <= _btb_io_resp_bits_taken;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29, :198:21]
      s2_btb_resp_bits_bridx <= _btb_io_resp_bits_bridx;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29, :198:21]
      s2_btb_resp_bits_entry <= _btb_io_resp_bits_entry;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29, :198:21]
      s2_btb_resp_bits_bht_history <= _btb_io_resp_bits_bht_history;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29, :198:21]
      taken_predict_taken <= _btb_io_resp_bits_bht_value;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29, :198:21]
      s2_tlb_resp_miss <= _tlb_io_resp_miss;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19, :121:24]
      s2_tlb_resp_pf_inst <= _tlb_io_resp_pf_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19, :121:24]
      s2_tlb_resp_ae_inst <= _tlb_io_resp_ae_inst;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19, :121:24]
      s2_tlb_resp_cacheable <= _tlb_io_resp_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19, :121:24]
    end
    if (_taken_T_57 & _taken_T_61)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:125:28, :304:31, :306:{23,37,46}, :308:29, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s2_partial_insn <= {_icache_io_resp_bits_data[31:18], 2'h3};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :125:28, :236:37, :308:37]
    fq_io_enq_valid_REG <= s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:107:21, :184:29]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
      s2_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:108:25]
      s2_pc <= 40'h10000;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:117:22]
      s2_speculative <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:123:31]
      s2_partial_insn_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:124:38]
      wrong_path <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:126:27]
      s2_replay_REG <= 1'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:134:56]
      recent_progress_counter <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:155:40]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
      s2_valid <= ~s2_replay & ~s2_redirect;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:108:25, :134:46, :145:32, :146:12, :147:{9,21}, :148:{14,17}, :336:26, :337:20, :341:{31,45}]
      if (~s2_replay) begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:134:46]
        s2_pc <= s1_pc;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:115:18, :117:22]
        s2_speculative <= s1_speculative;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:116:27, :123:31]
      end
      s2_partial_insn_valid <= ~(s2_redirect | _taken_T_57 & (s2_btb_taken | taken)) & (_taken_T_57 ? _taken_T_61 : s2_partial_insn_valid);	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:120:40, :124:38, :145:32, :304:31, :306:{23,37,46}, :311:19, :333:{26,43,54}, :334:29, :336:26, :337:20, :341:{31,45}, :346:{24,48}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      wrong_path <= ~io_cpu_req_valid & (taken_taken | s2_btb_taken ? _taken_T_34 | _GEN_4 : _taken_T_57 & taken_taken_1 & ~taken_predictBranch_1 & ~taken_predictJump_1 & ~taken_predictReturn_1 | _taken_T_34 | _GEN_4);	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:120:40, :126:27, :255:71, :257:49, :258:44, :259:41, :261:{43,79,88,97}, :266:20, :270:25, :279:30, :280:{32,41,44,59,62,75,78,94}, :281:24, :347:{29,42}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s2_replay_REG <= s2_replay & ~s0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:110:40, :111:70, :113:35, :134:{46,56,67,70}]
      if (io_cpu_progress)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:85:14]
        recent_progress_counter <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:155:40]
      else if (io_ptw_req_ready & _tlb_io_ptw_req_valid & (|recent_progress_counter))	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19, :155:40, :156:49, :157:24, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        recent_progress_counter <= recent_progress_counter - 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:155:40, :157:97]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:8];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
        end	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
        s1_valid = _RANDOM[4'h0][1];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :107:21]
        s2_valid = _RANDOM[4'h0][2];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :107:21, :108:25]
        s1_pc = {_RANDOM[4'h0][31:3], _RANDOM[4'h1][10:0]};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :107:21, :115:18]
        s1_speculative = _RANDOM[4'h1][11];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :115:18, :116:27]
        s2_pc = {_RANDOM[4'h1][31:12], _RANDOM[4'h2][19:0]};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :115:18, :117:22]
        s2_btb_resp_valid = _RANDOM[4'h2][20];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :117:22, :118:44]
        s2_btb_resp_bits_taken = _RANDOM[4'h2][23];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :117:22, :119:29]
        s2_btb_resp_bits_bridx = _RANDOM[4'h2][26];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :117:22, :119:29]
        s2_btb_resp_bits_entry = _RANDOM[4'h4][6:2];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :119:29]
        s2_btb_resp_bits_bht_history = _RANDOM[4'h4][14:7];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :119:29]
        taken_predict_taken = _RANDOM[4'h4][15];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :119:29]
        s2_tlb_resp_miss = _RANDOM[4'h4][16];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :119:29, :121:24]
        s2_tlb_resp_pf_inst = _RANDOM[4'h6][28];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :121:24]
        s2_tlb_resp_ae_inst = _RANDOM[4'h7][2];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :121:24]
        s2_tlb_resp_cacheable = _RANDOM[4'h7][6];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :121:24]
        s2_speculative = _RANDOM[4'h7][16];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :121:24, :123:31]
        s2_partial_insn_valid = _RANDOM[4'h7][17];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :121:24, :124:38]
        s2_partial_insn = {_RANDOM[4'h7][31:18], _RANDOM[4'h8][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :121:24, :125:28]
        wrong_path = _RANDOM[4'h8][2];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :125:28, :126:27]
        s2_replay_REG = _RANDOM[4'h8][3];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :125:28, :134:56]
        recent_progress_counter = _RANDOM[4'h8][5:4];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :125:28, :155:40]
        fq_io_enq_valid_REG = _RANDOM[4'h8][6];	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :125:28, :184:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ICache icache (	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26]
    .clock                          (clock),
    .reset                          (reset),
    .auto_master_out_a_ready        (auto_icache_master_out_a_ready),
    .auto_master_out_a_valid        (auto_icache_master_out_a_valid),
    .auto_master_out_a_bits_address (auto_icache_master_out_a_bits_address),
    .auto_master_out_d_valid        (auto_icache_master_out_d_valid),
    .auto_master_out_d_bits_opcode  (auto_icache_master_out_d_bits_opcode),
    .auto_master_out_d_bits_size    (auto_icache_master_out_d_bits_size),
    .auto_master_out_d_bits_data    (auto_icache_master_out_d_bits_data),
    .auto_master_out_d_bits_corrupt (auto_icache_master_out_d_bits_corrupt),
    .io_req_valid                   (s0_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:110:40, :111:70, :113:35]
    .io_req_bits_addr               ({_io_cpu_npc_T[37:0], 1'h0}),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:174:27, :186:28]
    .io_s1_paddr                    (_tlb_io_resp_paddr),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
    .io_s1_kill                     (s2_redirect | _tlb_io_resp_miss | s2_replay),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19, :134:46, :145:32, :178:{36,56}, :336:26, :337:20, :341:{31,45}]
    .io_s2_kill                     (icache_io_s2_kill),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:180:71]
    .io_resp_valid                  (_icache_io_resp_valid),
    .io_resp_bits_data              (_icache_io_resp_bits_data),
    .io_resp_bits_ae                (_icache_io_resp_bits_ae),
    .io_invalidate                  (io_cpu_flush_icache)
  );	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26]
  ShiftQueue fq (	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:64]
    .clock                       (clock),
    .reset                       (reset | io_cpu_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:35]
    .io_enq_ready                (_fq_io_enq_ready),
    .io_enq_valid                (fq_io_enq_valid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:184:{40,52}]
    .io_enq_bits_btb_taken       (_GEN_3 | s2_btb_taken),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:120:40, :191:22, :192:28, :336:26, :337:20, :338:34, :339:34]
    .io_enq_bits_btb_bridx       (_GEN_3 ? ~taken_taken : s2_btb_resp_bits_bridx),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29, :191:22, :255:71, :270:13, :336:26, :337:20, :338:34]
    .io_enq_bits_btb_entry       (_GEN_3 ? 5'h1C : s2_btb_resp_bits_entry),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29, :191:22, :336:26, :337:20, :338:34, :340:34]
    .io_enq_bits_btb_bht_history (s2_btb_resp_bits_bht_history),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29]
    .io_enq_bits_pc              (s2_pc),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:117:22]
    .io_enq_bits_data            (_icache_io_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26]
    .io_enq_bits_xcpt_pf_inst    (s2_tlb_resp_pf_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:121:24]
    .io_enq_bits_xcpt_ae_inst    (_icache_io_resp_valid & _icache_io_resp_bits_ae | s2_tlb_resp_ae_inst),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :121:24, :193:23, :195:{30,57,87}]
    .io_enq_bits_replay          (_taken_T_34 | _taken_T_5 | icache_io_s2_kill & ~_icache_io_resp_valid & ~_s2_xcpt_T | _fq_io_enq_bits_replay_T_5),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:70:26, :122:37, :180:71, :184:112, :190:{25,77,80,102,105,115}, :261:{43,79,88,97}, :265:31]
    .io_deq_ready                (io_cpu_resp_ready),
    .io_deq_valid                (io_cpu_resp_valid),
    .io_deq_bits_btb_taken       (io_cpu_resp_bits_btb_taken),
    .io_deq_bits_btb_bridx       (io_cpu_resp_bits_btb_bridx),
    .io_deq_bits_btb_entry       (io_cpu_resp_bits_btb_entry),
    .io_deq_bits_btb_bht_history (io_cpu_resp_bits_btb_bht_history),
    .io_deq_bits_pc              (io_cpu_resp_bits_pc),
    .io_deq_bits_data            (io_cpu_resp_bits_data),
    .io_deq_bits_xcpt_pf_inst    (io_cpu_resp_bits_xcpt_pf_inst),
    .io_deq_bits_xcpt_gf_inst    (io_cpu_resp_bits_xcpt_gf_inst),
    .io_deq_bits_xcpt_ae_inst    (io_cpu_resp_bits_xcpt_ae_inst),
    .io_deq_bits_replay          (io_cpu_resp_bits_replay),
    .io_mask                     (_fq_io_mask)
  );	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:64]
  ITLB tlb (	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
    .clock                         (clock),
    .reset                         (reset),
    .io_req_valid                  (s1_valid & ~s2_replay),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:107:21, :134:46, :147:9, :163:32]
    .io_req_bits_vaddr             (s1_pc),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:115:18]
    .io_req_bits_prv               (io_ptw_status_prv),
    .io_resp_miss                  (_tlb_io_resp_miss),
    .io_resp_paddr                 (_tlb_io_resp_paddr),
    .io_resp_pf_inst               (_tlb_io_resp_pf_inst),
    .io_resp_ae_inst               (_tlb_io_resp_ae_inst),
    .io_resp_cacheable             (_tlb_io_resp_cacheable),
    .io_sfence_valid               (io_cpu_sfence_valid),
    .io_sfence_bits_rs1            (io_cpu_sfence_bits_rs1),
    .io_sfence_bits_rs2            (io_cpu_sfence_bits_rs2),
    .io_sfence_bits_addr           (io_cpu_sfence_bits_addr),
    .io_ptw_req_ready              (io_ptw_req_ready),
    .io_ptw_req_valid              (_tlb_io_ptw_req_valid),
    .io_ptw_req_bits_valid         (io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr     (io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa (io_ptw_req_bits_bits_need_gpa),
    .io_ptw_resp_valid             (io_ptw_resp_valid),
    .io_ptw_resp_bits_ae_ptw       (io_ptw_resp_bits_ae_ptw),
    .io_ptw_resp_bits_ae_final     (io_ptw_resp_bits_ae_final),
    .io_ptw_resp_bits_pf           (io_ptw_resp_bits_pf),
    .io_ptw_resp_bits_gf           (io_ptw_resp_bits_gf),
    .io_ptw_resp_bits_hr           (io_ptw_resp_bits_hr),
    .io_ptw_resp_bits_hw           (io_ptw_resp_bits_hw),
    .io_ptw_resp_bits_hx           (io_ptw_resp_bits_hx),
    .io_ptw_resp_bits_pte_ppn      (io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_d        (io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a        (io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g        (io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u        (io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x        (io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w        (io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r        (io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v        (io_ptw_resp_bits_pte_v),
    .io_ptw_resp_bits_level        (io_ptw_resp_bits_level),
    .io_ptw_resp_bits_homogeneous  (io_ptw_resp_bits_homogeneous),
    .io_ptw_ptbr_mode              (io_ptw_ptbr_mode),
    .io_ptw_status_debug           (io_ptw_status_debug),
    .io_ptw_pmp_0_cfg_l            (io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a            (io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x            (io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w            (io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r            (io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr             (io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask             (io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l            (io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a            (io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x            (io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w            (io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r            (io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr             (io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask             (io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l            (io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a            (io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x            (io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w            (io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r            (io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr             (io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask             (io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l            (io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a            (io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x            (io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w            (io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r            (io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr             (io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask             (io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l            (io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a            (io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x            (io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w            (io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r            (io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr             (io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask             (io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l            (io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a            (io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x            (io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w            (io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r            (io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr             (io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask             (io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l            (io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a            (io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x            (io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w            (io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r            (io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr             (io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask             (io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l            (io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a            (io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x            (io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w            (io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r            (io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr             (io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask             (io_ptw_pmp_7_mask),
    .io_kill                       (~s2_valid | s2_kill_speculative_tlb_refill)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:108:25, :111:58, :160:55, :171:28]
  );	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:105:19]
  BTB btb (	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21]
    .clock                                 (clock),
    .reset                                 (reset),
    .io_req_bits_addr                      (s1_pc[38:0]),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:115:18, :201:26]
    .io_resp_valid                         (_btb_io_resp_valid),
    .io_resp_bits_taken                    (_btb_io_resp_bits_taken),
    .io_resp_bits_bridx                    (_btb_io_resp_bits_bridx),
    .io_resp_bits_target                   (_btb_io_resp_bits_target),
    .io_resp_bits_entry                    (_btb_io_resp_bits_entry),
    .io_resp_bits_bht_history              (_btb_io_resp_bits_bht_history),
    .io_resp_bits_bht_value                (_btb_io_resp_bits_bht_value),
    .io_btb_update_valid                   (io_cpu_btb_update_valid ? io_cpu_btb_update_valid : _taken_T_57 & ~wrong_path & ~(_fq_io_mask[1]) & updateBTB),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:91:64, :126:27, :202:23, :270:25, :298:125, :299:21, :317:37, :318:{33,44}, :319:{31,49,52,64,87}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_btb_update_bits_prediction_entry   (io_cpu_btb_update_valid ? io_cpu_btb_update_bits_prediction_entry : 5'h1C),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:202:23, :317:37, :320:47]
    .io_btb_update_bits_pc                 (io_cpu_btb_update_valid ? io_cpu_btb_update_bits_pc : _GEN),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:202:23, :317:37, :324:33]
    .io_btb_update_bits_isValid            (~io_cpu_btb_update_valid | io_cpu_btb_update_bits_isValid),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:202:23, :317:{11,37}, :321:38]
    .io_btb_update_bits_br_pc              (io_cpu_btb_update_valid ? io_cpu_btb_update_bits_br_pc : {s2_pc[38:2], ~taken_taken, 1'h0}),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:117:22, :202:23, :255:71, :270:13, :317:37, :323:36]
    .io_btb_update_bits_cfiType            (io_cpu_btb_update_valid ? io_cpu_btb_update_bits_cfiType : btb_io_ras_update_bits_cfiType),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:202:23, :270:25, :274:40, :317:37, :322:38]
    .io_bht_update_valid                   (io_cpu_bht_update_valid),
    .io_bht_update_bits_prediction_history (io_cpu_bht_update_bits_prediction_history),
    .io_bht_update_bits_pc                 (io_cpu_bht_update_bits_pc),
    .io_bht_update_bits_branch             (io_cpu_bht_update_bits_branch),
    .io_bht_update_bits_taken              (io_cpu_bht_update_bits_taken),
    .io_bht_update_bits_mispredict         (io_cpu_bht_update_bits_mispredict),
    .io_bht_advance_valid                  (~taken_taken & (_taken_T_48 | _taken_T_49) ? _taken_T_57 & ~wrong_path : (_taken_T_19 | _taken_T_20) & _taken_T_57 & ~wrong_path),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:126:27, :206:30, :255:71, :259:{53,75}, :270:{13,25}, :273:54, :294:{36,59}, :295:{36,54}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_bht_advance_bits_bht_value         (taken_predict_taken),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:119:29]
    .io_ras_update_valid                   (taken_taken ? _taken_T_57 & ~wrong_path & (taken_prevRVI & (taken_rviCall | taken_rviReturn) | taken_valid & (taken_rvcJALR | taken_rvcReturn)) : _taken_T_57 & ~wrong_path & (taken_prevRVI_1 & (taken_rviCall_1 | taken_rviReturn_1) | taken_valid_1 & (taken_rvcJALR_1 | taken_rvcReturn_1))),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:126:27, :234:31, :235:44, :242:{31,46}, :243:42, :249:29, :250:49, :255:71, :270:25, :273:{33,51,54,66,78,90,104,113,125}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_ras_update_bits_cfiType            (btb_io_ras_update_bits_cfiType),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:270:25, :274:40]
    .io_ras_update_bits_returnAddr         (_GEN + {36'h0, after_idx, 1'h0}),	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:270:25, :272:19, :324:33, :327:53]
    .io_ras_head_valid                     (_btb_io_ras_head_valid),
    .io_ras_head_bits                      (_btb_io_ras_head_bits),
    .io_flush                              (_taken_T_34 | _taken_T_5)	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:261:{43,79,88,97}, :264:22]
  );	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:198:21]
  assign io_ptw_req_valid = _tlb_io_ptw_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/Frontend.scala:82:7, :105:19]
endmodule

