#include <linux/bitops.h>
#include <linux/clk-provider.h>
#include <linux/clk.h>
#include <linux/err.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/platform_device.h>
#include <linux/io.h>
#include <linux/delay.h>
#include <linux/clk.h>
#include <linux/debugfs.h>
#include <linux/spinlock.h>

static DEFINE_SPINLOCK(local_clock_reg_lock);
static void __iomem *gcc_base;
static struct dentry *rootdir;

struct debug_mux_item {
	u16 value;
	const char *name;
	u16 mult;
	u32 mux_addr;
	u32 mux_val;
};

static struct debug_mux_item gcc_debug_mux_parents[] = {
	{ 0x000, "snoc_clk" },
	{ 0x001, "sysmmnoc_clk" },
	{ 0x008, "pcnoc_clk" },
	{ 0x15a, "bimc_clk" },
	{ 0x1b0, "ipa_clk" },
	{ 0x010, "gcc_gp1_clk" },
	{ 0x011, "gcc_gp2_clk" },
	{ 0x012, "gcc_gp3_clk" },
	{ 0x02d, "gcc_bimc_gfx_clk" },
	{ 0x030, "gcc_mss_cfg_ahb_clk" },
	{ 0x031, "gcc_mss_q6_bimc_axi_clk" },
	{ 0x049, "gcc_qdss_dap_clk" },
	{ 0x050, "gcc_apss_tcu_async_clk" },
	{ 0x051, "gcc_mdp_tbu_clk" },
	{ 0x052, "gcc_gfx_tbu_clk" },
	{ 0x053, "gcc_gfx_tcu_clk" },
	{ 0x054, "gcc_venus_tbu_clk" },
	{ 0x058, "gcc_gtcu_ahb_clk" },
	{ 0x05a, "gcc_vfe_tbu_clk" },
	{ 0x05b, "gcc_smmu_cfg_clk" },
	{ 0x05c, "gcc_jpeg_tbu_clk" },
	{ 0x060, "gcc_usb_hs_system_clk" },
	{ 0x061, "gcc_usb_hs_ahb_clk" },
	{ 0x063, "gcc_usb2a_phy_sleep_clk" },
	{ 0x064, "gcc_usb_hs_phy_cfg_ahb_clk" },
	{ 0x068, "gcc_sdcc1_apps_clk" },
	{ 0x069, "gcc_sdcc1_ahb_clk" },
	{ 0x06a, "gcc_sdcc1_ice_core_clk" },
	{ 0x070, "gcc_sdcc2_apps_clk" },
	{ 0x071, "gcc_sdcc2_ahb_clk" },
	{ 0x088, "gcc_blsp1_ahb_clk" },
	{ 0x08a, "gcc_blsp1_qup1_spi_apps_clk" },
	{ 0x08b, "gcc_blsp1_qup1_i2c_apps_clk" },
	{ 0x08c, "gcc_blsp1_uart1_apps_clk" },
	{ 0x08e, "gcc_blsp1_qup2_spi_apps_clk" },
	{ 0x090, "gcc_blsp1_qup2_i2c_apps_clk" },
	{ 0x091, "gcc_blsp1_uart2_apps_clk" },
	{ 0x093, "gcc_blsp1_qup3_spi_apps_clk" },
	{ 0x094, "gcc_blsp1_qup3_i2c_apps_clk" },
	{ 0x095, "gcc_blsp1_qup4_spi_apps_clk" },
	{ 0x096, "gcc_blsp1_qup4_i2c_apps_clk" },
	{ 0x098, "gcc_blsp2_ahb_clk" },
	{ 0x09a, "gcc_blsp2_qup1_spi_apps_clk" },
	{ 0x09b, "gcc_blsp2_qup1_i2c_apps_clk" },
	{ 0x09c, "gcc_blsp2_uart1_apps_clk" },
	{ 0x09e, "gcc_blsp2_qup2_spi_apps_clk" },
	{ 0x0a0, "gcc_blsp2_qup2_i2c_apps_clk" },
	{ 0x0a1, "gcc_blsp2_uart2_apps_clk" },
	{ 0x0a3, "gcc_blsp2_qup3_spi_apps_clk" },
	{ 0x0a4, "gcc_blsp2_qup3_i2c_apps_clk" },
	{ 0x0a5, "gcc_blsp2_qup4_spi_apps_clk" },
	{ 0x0a6, "gcc_blsp2_qup4_i2c_apps_clk" },
	{ 0x0a8, "gcc_camss_ahb_clk" },
	{ 0x0a9, "gcc_camss_top_ahb_clk" },
	{ 0x0aa, "gcc_camss_micro_ahb_clk" },
	{ 0x0ab, "gcc_camss_gp0_clk" },
	{ 0x0ac, "gcc_camss_gp1_clk" },
	{ 0x0ad, "gcc_camss_mclk0_clk" },
	{ 0x0ae, "gcc_camss_mclk1_clk" },
	{ 0x0af, "gcc_camss_cci_clk" },
	{ 0x0b0, "gcc_camss_cci_ahb_clk" },
	{ 0x0b1, "gcc_camss_csi0phytimer_clk" },
	{ 0x0b2, "gcc_camss_csi1phytimer_clk" },
	{ 0x0b3, "gcc_camss_jpeg0_clk" },
	{ 0x0b4, "gcc_camss_jpeg_ahb_clk" },
	{ 0x0b5, "gcc_camss_jpeg_axi_clk" },
	{ 0x0b8, "gcc_camss_vfe0_clk" },
	{ 0x0b9, "gcc_camss_cpp_clk" },
	{ 0x0ba, "gcc_camss_cpp_ahb_clk" },
	{ 0x0bb, "gcc_camss_vfe_ahb_clk" },
	{ 0x0bc, "gcc_camss_vfe_axi_clk" },
	{ 0x0bf, "gcc_camss_csi_vfe0_clk" },
	{ 0x0c0, "gcc_camss_csi0_clk" },
	{ 0x0c1, "gcc_camss_csi0_ahb_clk" },
	{ 0x0c2, "gcc_camss_csi0phy_clk" },
	{ 0x0c3, "gcc_camss_csi0rdi_clk" },
	{ 0x0c4, "gcc_camss_csi0pix_clk" },
	{ 0x0c5, "gcc_camss_csi1_clk" },
	{ 0x0c6, "gcc_camss_csi1_ahb_clk" },
	{ 0x0c7, "gcc_camss_csi1phy_clk" },
	{ 0x0d0, "gcc_pdm_ahb_clk" },
	{ 0x0d2, "gcc_pdm2_clk" },
	{ 0x0d8, "gcc_prng_ahb_clk" },
	{ 0x0dc, "gcc_camss_csi0_csiphy_3p_clk" },
	{ 0x0dd, "gcc_camss_csi1_csiphy_3p_clk" },
	{ 0x0de, "gcc_camss_csi2_csiphy_3p_clk" },
	{ 0x0e0, "gcc_camss_csi1rdi_clk" },
	{ 0x0e1, "gcc_camss_csi1pix_clk" },
	{ 0x0e2, "gcc_camss_ispif_ahb_clk" },
	{ 0x0e3, "gcc_camss_csi2_clk" },
	{ 0x0e4, "gcc_camss_csi2_ahb_clk" },
	{ 0x0e5, "gcc_camss_csi2phy_clk" },
	{ 0x0e6, "gcc_camss_csi2rdi_clk" },
	{ 0x0e7, "gcc_camss_csi2pix_clk" },
	{ 0x0e9, "gcc_cpp_tbu_clk" },
	{ 0x0f8, "gcc_boot_rom_ahb_clk" },
	{ 0x138, "gcc_crypto_clk" },
	{ 0x139, "gcc_crypto_axi_clk" },
	{ 0x13a, "gcc_crypto_ahb_clk" },
	{ 0x157, "gcc_bimc_gpu_clk" },
	{ 0x198, "gcc_ipa_tbu_clk" },
	{ 0x199, "gcc_vfe1_tbu_clk" },
	{ 0x1a0, "gcc_camss_csi_vfe1_clk" },
	{ 0x1a1, "gcc_camss_vfe1_clk" },
	{ 0x1a2, "gcc_camss_vfe1_ahb_clk" },
	{ 0x1a3, "gcc_camss_vfe1_axi_clk" },
	{ 0x1a4, "gcc_camss_cpp_axi_clk" },
	{ 0x1b8, "gcc_venus0_core0_vcodec0_clk" },
	{ 0x1b9, "gcc_dcc_clk" },
	{ 0x1bd, "gcc_camss_mclk2_clk" },
	{ 0x1e9, "gcc_oxili_timer_clk" },
	{ 0x1ea, "gcc_oxili_gfx3d_clk" },
	{ 0x0ee, "gcc_oxili_aon_clk" },
	{ 0x1eb, "gcc_oxili_ahb_clk" },
	{ 0x1f1, "gcc_venus0_vcodec0_clk" },
	{ 0x1f2, "gcc_venus0_axi_clk" },
	{ 0x1f3, "gcc_venus0_ahb_clk" },
	{ 0x1f6, "gcc_mdss_ahb_clk" },
	{ 0x1f7, "gcc_mdss_axi_clk" },
	{ 0x1f8, "gcc_mdss_pclk0_clk" },
	{ 0x1e3, "gcc_mdss_pclk1_clk" },
	{ 0x1f9, "gcc_mdss_mdp_clk" },
	{ 0x1fb, "gcc_mdss_vsync_clk" },
	{ 0x1fc, "gcc_mdss_byte0_clk" },
	{ 0x1e4, "gcc_mdss_byte1_clk" },
	{ 0x1fd, "gcc_mdss_esc0_clk" },
	{ 0x1e5, "gcc_mdss_esc1_clk" },
	{ 0x0ec, "wcnss_m_clk" },
};

static u32 run_measurement(unsigned int ticks,
		u32 ctl_reg, u32 status_reg)
{
	u32 regval;
	/* Stop counters and set the XO4 counter start value. */
	writel(ticks, gcc_base + ctl_reg);

	/* Wait for timer to become ready. */
	do {
		cpu_relax();
		regval = readl(gcc_base + status_reg);
	} while ((regval & BIT(25)) != 0);

	/* Run measurement and wait for completion. */
	writel(ticks | BIT(20), gcc_base + ctl_reg);
	do {
		cpu_relax();
		regval = readl(gcc_base + status_reg);
	} while ((regval & BIT(25)) == 0);

	/* Return measured ticks. */
	return regval & GENMASK(24, 0);
}

struct measure_clk_data {
	u32 plltest_reg;
	u32 plltest_val;
	u32 xo_div4_cbcr;
	u32 ctl_reg;
	u32 status_reg;
};

static struct measure_clk_data debug_data = {
	.plltest_reg	= 0x7400C,
	.plltest_val	= 0x51A00,
	.xo_div4_cbcr	= 0x30034,
	.ctl_reg	= 0x74004,
	.status_reg	= 0x74008,
};

int gcc_debug_measure_clk(void *data, u64 *val)
{
	struct debug_mux_item *item = (struct debug_mux_item*) data;
	unsigned long flags;
	u32 gcc_xo4_reg, regval;
	u64 raw_count_short, raw_count_full;
	u32 sample_ticks = 0x10000;
	u32 multiplier = item->mult ? item->mult : 1;
	u32 mux_reg = 0x74000;
	u32 enable_mask = BIT(16);

	if (item->mux_addr) {
		void __iomem *mux_mem = ioremap(item->mux_addr, 0x4);
		if (IS_ERR_OR_NULL(mux_mem))
			return PTR_ERR(mux_mem);
		writel_relaxed(item->mux_val, mux_mem);
		iounmap(mux_mem);
	}

	if (!gcc_base)
		return -EINVAL;

	spin_lock_irqsave(&local_clock_reg_lock, flags);

	regval = readl(gcc_base + mux_reg);
	regval = item->value | enable_mask;
	writel(regval, gcc_base + mux_reg);
	mb();
	udelay(1);

	/* Enable CXO/4 and RINGOSC branch. */
	gcc_xo4_reg = readl(gcc_base + debug_data.xo_div4_cbcr);
	gcc_xo4_reg |= BIT(0); //CBCR_BRANCH_ENABLE_BIT
	writel(gcc_xo4_reg, gcc_base + debug_data.xo_div4_cbcr);
	mb();

	/*
	 * The ring oscillator counter will not reset if the measured clock
	 * is not running.  To detect this, run a short measurement before
	 * the full measurement.  If the raw results of the two are the same
	 * then the clock must be off.
	 */

	/* Run a short measurement. (~1 ms) */
	raw_count_short = run_measurement(0x1000,
			debug_data.ctl_reg,
			debug_data.status_reg);
	/* Run a full measurement. (~14 ms) */
	raw_count_full = run_measurement(sample_ticks,
			debug_data.ctl_reg,
			debug_data.status_reg);

	gcc_xo4_reg &= ~BIT(0); // CBCR_BRANCH_ENABLE_BIT
	writel(gcc_xo4_reg, gcc_base + debug_data.xo_div4_cbcr);

	/* Return 0 if the clock is off. */
	if (raw_count_full == raw_count_short) {
		*val = 0;
	} else {
		/* Compute rate in Hz. */
		raw_count_full = ((raw_count_full * 10) + 15) * 4800000;
		do_div(raw_count_full, ((sample_ticks * 10) + 35));
		*val = (raw_count_full * multiplier);
	}
	writel(debug_data.plltest_val, gcc_base + debug_data.plltest_reg);

	regval = readl(gcc_base + mux_reg);
	/* clear and set post divider bits */
	regval &= ~enable_mask;
	writel(regval, gcc_base + mux_reg);
	spin_unlock_irqrestore(&local_clock_reg_lock, flags);

	return 0;
}
DEFINE_DEBUGFS_ATTRIBUTE(clk_rate_fops, gcc_debug_measure_clk, NULL, "%llu\n");

int64_t gcc_debug_measure_named(const char *name)
{
	int i;
	int64_t freq = 0;
	if (!name)
		return -EINVAL;

	for (i = 0; i < ARRAY_SIZE(gcc_debug_mux_parents) ; i ++ )
		if (!strcmp(gcc_debug_mux_parents[i].name, name)) {
			gcc_debug_measure_clk(&gcc_debug_mux_parents[i], &freq);
			if (freq < 0)
				return -EOVERFLOW;
			return freq;
		}

	return -ENOENT;
}
EXPORT_SYMBOL(gcc_debug_measure_clk);

void gcc_debug_measure_all(void)
{
	int i;
	for (i = 0; i < ARRAY_SIZE(gcc_debug_mux_parents) ; i ++ ) {
		u64 freq;
		gcc_debug_measure_clk(&gcc_debug_mux_parents[i], &freq);
		printk("clock:%s frequency:%llu\n", gcc_debug_mux_parents[i].name, freq);
	}
}
EXPORT_SYMBOL(gcc_debug_measure_all);

static int gcc_debug_msm8937_probe(struct platform_device *pdev)
{
	int ret = 0; int i = 0;

	gcc_base = ioremap(0x1800000, 0x80000);
	if (!gcc_base)
		return -ENOMEM;

	rootdir = debugfs_create_dir("clk-measure", NULL);
	if (IS_ERR_OR_NULL(rootdir))
		return PTR_ERR(rootdir) ?: -ENODATA;

	for (i = 0; i < ARRAY_SIZE(gcc_debug_mux_parents); i++) {
		debugfs_create_file(gcc_debug_mux_parents[i].name,
				0440,
				rootdir,
				&gcc_debug_mux_parents[i],
				&clk_rate_fops);
	}
	return ret;
}

static int gcc_debug_msm8937_remove(struct platform_device *pdev)
{
	if (!IS_ERR_OR_NULL(rootdir)) {
		debugfs_remove_recursive(rootdir);
		rootdir = NULL;
	}

	if (gcc_base) {
		iounmap(gcc_base);
		gcc_base = NULL;
	}

	return 0;
}

static const struct of_device_id gcc_debug_msm8937_match_table[] = {
	{ .compatible = "qcom,gcc-msm8937-debug" },
	{},
};

static struct platform_driver gcc_debug_msm8937_driver = {
	.probe = gcc_debug_msm8937_probe,
	.remove = gcc_debug_msm8937_remove,
	.driver = {
		.name = "debug-msm8937",
		.of_match_table = gcc_debug_msm8937_match_table,
		.owner = THIS_MODULE,
	},
};

module_platform_driver(gcc_debug_msm8937_driver);
