circuit Test : @[muxlookup_test.py:22]
  module Test : @[muxlookup_test.py:22]
    input clock : Clock @[rawmodule.py:100]
    input reset : UInt<1> @[rawmodule.py:101]
    output io : {flip a : UInt<32>, flip b : UInt<32>, flip ctl : UInt<2>, out : UInt<32>} @[muxlookup_test.py:13]

    node _T_8 = sub(io.ctl, io.a) @[muxlookup_test.py:25]
    node _T_9 = add(_T_8, io.b) @[muxlookup_test.py:25]
    node _T_10 = add(io.a, io.b) @[muxlookup_test.py:26]
    node _T_11 = mul(_T_10, io.a) @[muxlookup_test.py:26]
    node _T_12 = sub(io.a, io.b) @[muxlookup_test.py:27]
    node _T_13 = and(io.a, io.b) @[muxlookup_test.py:28]
    node _T_14 = or(io.a, io.b) @[muxlookup_test.py:29]
    node _T_15 = eq(_T_9, UInt<2>(3)) @[mux.py:72]
    node _T_16 = mux(_T_15, _T_14, UInt(0)) @[muxlookup_test.py:29]
    node _T_17 = eq(_T_9, UInt<2>(2)) @[mux.py:72]
    node _T_18 = mux(_T_17, _T_13, _T_16) @[muxlookup_test.py:29]
    node _T_19 = eq(_T_9, UInt<1>(1)) @[mux.py:72]
    node _T_20 = mux(_T_19, _T_12, _T_18) @[muxlookup_test.py:29]
    node _T_21 = eq(_T_9, UInt(0)) @[mux.py:72]
    node _T_22 = mux(_T_21, _T_11, _T_20) @[muxlookup_test.py:29]
    io.out <= _T_22 @[muxlookup_test.py:29]


