#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 31 09:44:41 2024
# Process ID: 7919
# Current directory: /home/yonn/vivado_project/20240530_RISC_V_I_Rtype
# Command line: vivado
# Log file: /home/yonn/vivado_project/20240530_RISC_V_I_Rtype/vivado.log
# Journal file: /home/yonn/vivado_project/20240530_RISC_V_I_Rtype/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
refresh_design
launch_simulation
source tb_RV32I.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
refresh_design
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
refresh_design
refresh_design
relaunch_sim
relaunch_sim
relaunch_sim
refresh_design
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source tb_RV32I.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
refresh_design
refresh_design
relaunch_sim
relaunch_sim
relaunch_sim
refresh_design
refresh_design
close_sim
launch_simulation
source tb_RV32I.tcl
relaunch_sim
relaunch_sim
relaunch_sim
refresh_design
refresh_design
relaunch_sim
relaunch_sim
relaunch_sim
refresh_design
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
close_project
create_project 20240531_RV32I_CPU_Design /home/yonn/vivado_project/20240531_RV32I_CPU_Design -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new
close [ open /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/RV32I.sv w ]
add_files /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/RV32I.sv
close [ open /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/CPU_core.sv w ]
add_files /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/CPU_core.sv
close [ open /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/ControlUnit.sv w ]
add_files /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/ControlUnit.sv
close [ open /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Instruction_Memory.sv w ]
add_files /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Instruction_Memory.sv
close [ open /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/DataPath.sv w ]
add_files /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/DataPath.sv
close [ open /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Data_RAM.sv w ]
add_files /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Data_RAM.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
