{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666619448561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666619448566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 21:50:48 2022 " "Processing started: Mon Oct 24 21:50:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666619448566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619448566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lemon -c lemon " "Command: quartus_map --read_settings_files=on --write_settings_files=off lemon -c lemon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619448566 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ADD1.qip " "Tcl Script File ADD1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ADD1.qip " "set_global_assignment -name QIP_FILE ADD1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1666619448744 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1666619448744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666619449320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666619449320 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fmeasure.v " "Can't analyze file -- file fmeasure.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666619455504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2 " "Found entity 1: nios2" {  } { { "nios2/synthesis/nios2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_irq_mapper " "Found entity 1: nios2_irq_mapper" {  } { { "nios2/synthesis/submodules/nios2_irq_mapper.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0 " "Found entity 1: nios2_mm_interconnect_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_015.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_015.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter_015 " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_015" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_015.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_015.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0 " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_005" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios2/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_mm_interconnect_0_rsp_mux_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455540 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_mm_interconnect_0_rsp_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios2_mm_interconnect_0_rsp_demux_003" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_mm_interconnect_0_rsp_demux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios2_mm_interconnect_0_cmd_mux_003" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_mm_interconnect_0_cmd_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_mm_interconnect_0_cmd_demux_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_mm_interconnect_0_cmd_demux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455558 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455558 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455558 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455558 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios2/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios2/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios2/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios2/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios2/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios2/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455573 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios2/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_017.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_017.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_017_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_017_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455576 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_017 " "Found entity 2: nios2_mm_interconnect_0_router_017" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_007_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_007_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455578 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_007 " "Found entity 2: nios2_mm_interconnect_0_router_007" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_005_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455580 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_005 " "Found entity 2: nios2_mm_interconnect_0_router_005" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_002_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455581 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_002 " "Found entity 2: nios2_mm_interconnect_0_router_002" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_001_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455583 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_001 " "Found entity 2: nios2_mm_interconnect_0_router_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619455584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455585 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router " "Found entity 2: nios2_mm_interconnect_0_router" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_tristate_conduit_pin_sharer " "Found entity 1: nios2_tristate_conduit_pin_sharer" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_tristate_conduit_pin_sharer_arbiter " "Found entity 1: nios2_tristate_conduit_pin_sharer_arbiter" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_arbiter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455596 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_tristate_conduit_pin_sharer_pin_sharer " "Found entity 1: nios2_tristate_conduit_pin_sharer_pin_sharer" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_pin_sharer.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_tristate_conduit_bridge " "Found entity 1: nios2_tristate_conduit_bridge" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_touch_irq.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_touch_irq.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_touch_irq " "Found entity 1: nios2_touch_irq" {  } { { "nios2/synthesis/submodules/nios2_touch_irq.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_touch_irq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_timer0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_timer0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_timer0 " "Found entity 1: nios2_timer0" {  } { { "nios2/synthesis/submodules/nios2_timer0.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_timer0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sysid " "Found entity 1: nios2_sysid" {  } { { "nios2/synthesis/submodules/nios2_sysid.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sdram_input_efifo_module " "Found entity 1: nios2_sdram_input_efifo_module" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455606 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sdram " "Found entity 2: nios2_sdram" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "nios2/synthesis/submodules/lcd.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_keyvalue.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_keyvalue.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_keyvalue " "Found entity 1: nios2_keyvalue" {  } { { "nios2/synthesis/submodules/nios2_keyvalue.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_keyvalue.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_keyirq.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_keyirq.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_keyirq " "Found entity 1: nios2_keyirq" {  } { { "nios2/synthesis/submodules/nios2_keyirq.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_keyirq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2/synthesis/submodules/nios2_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_jtag_uart_sim_scfifo_w" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455613 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_jtag_uart_scfifo_w " "Found entity 2: nios2_jtag_uart_scfifo_w" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455613 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_jtag_uart_sim_scfifo_r" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455613 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_jtag_uart_scfifo_r " "Found entity 4: nios2_jtag_uart_scfifo_r" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455613 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_jtag_uart " "Found entity 5: nios2_jtag_uart" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_generic_tristate_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_generic_tristate_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_generic_tristate_controller " "Found entity 1: nios2_generic_tristate_controller" {  } { { "nios2/synthesis/submodules/nios2_generic_tristate_controller.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_generic_tristate_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "nios2/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "nios2/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_fmeasure_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_fmeasure_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_fmeasure_clk " "Found entity 1: nios2_fmeasure_clk" {  } { { "nios2/synthesis/submodules/nios2_fmeasure_clk.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_fmeasure_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu " "Found entity 1: nios2_cpu" {  } { { "nios2/synthesis/submodules/nios2_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619455622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619455622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cpu_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file nios2/synthesis/submodules/nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_ic_data_module " "Found entity 1: nios2_cpu_cpu_ic_data_module" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_cpu_cpu_ic_tag_module " "Found entity 2: nios2_cpu_cpu_ic_tag_module" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_cpu_cpu_bht_module " "Found entity 3: nios2_cpu_cpu_bht_module" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_cpu_cpu_register_bank_a_module " "Found entity 4: nios2_cpu_cpu_register_bank_a_module" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_cpu_cpu_register_bank_b_module " "Found entity 5: nios2_cpu_cpu_register_bank_b_module" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_cpu_cpu_nios2_oci_debug " "Found entity 6: nios2_cpu_cpu_nios2_oci_debug" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_cpu_cpu_nios2_oci_break " "Found entity 7: nios2_cpu_cpu_nios2_oci_break" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 8: nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 9: nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_cpu_cpu_nios2_oci_itrace " "Found entity 10: nios2_cpu_cpu_nios2_oci_itrace" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 11: nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 12: nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_cpu_cpu_nios2_oci_fifo " "Found entity 16: nios2_cpu_cpu_nios2_oci_fifo" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_cpu_cpu_nios2_oci_pib " "Found entity 17: nios2_cpu_cpu_nios2_oci_pib" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_cpu_cpu_nios2_oci_im " "Found entity 18: nios2_cpu_cpu_nios2_oci_im" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_cpu_cpu_nios2_performance_monitors " "Found entity 19: nios2_cpu_cpu_nios2_performance_monitors" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_cpu_cpu_nios2_avalon_reg " "Found entity 20: nios2_cpu_cpu_nios2_avalon_reg" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 21: nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_cpu_cpu_nios2_ocimem " "Found entity 22: nios2_cpu_cpu_nios2_ocimem" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_cpu_cpu_nios2_oci " "Found entity 23: nios2_cpu_cpu_nios2_oci" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2_cpu_cpu " "Found entity 24: nios2_cpu_cpu" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 3223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_cpu_cpu_debug_slave_sysclk" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_cpu_cpu_debug_slave_tck" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_tck.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_cpu_cpu_debug_slave_wrapper" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_mult_cell " "Found entity 1: nios2_cpu_cpu_mult_cell" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_mult_cell.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_cpu_cpu_test_bench " "Found entity 1: nios2_cpu_cpu_test_bench" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_test_bench.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_tas_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_tas_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_TAS_sda " "Found entity 1: nios2_TAS_sda" {  } { { "nios2/synthesis/submodules/nios2_TAS_sda.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_TAS_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_tas_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_tas_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_TAS_scl " "Found entity 1: nios2_TAS_scl" {  } { { "nios2/synthesis/submodules/nios2_TAS_scl.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_TAS_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "ipcore/lcd.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456116 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key.v(42) " "Verilog HDL information at key.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "ipcore/key.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/key.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666619456117 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key.v(89) " "Verilog HDL information at key.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "ipcore/key.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/key.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666619456117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STA sta key.v(14) " "Verilog HDL Declaration information at key.v(14): object \"STA\" differs only in case from object \"sta\" in the same scope" {  } { { "ipcore/key.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/key.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619456117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/key.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "ipcore/key.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ctouchint.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ctouchint.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctouchint " "Found entity 1: ctouchint" {  } { { "ipcore/ctouchint.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/ctouchint.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lemon.v 1 1 " "Found 1 design units, including 1 entities, in source file lemon.v" { { "Info" "ISGN_ENTITY_NAME" "1 lemon " "Found entity 1: lemon" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "admax.v 1 1 " "Found 1 design units, including 1 entities, in source file admax.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADMAX " "Found entity 1: ADMAX" {  } { { "ADmax.V" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ADmax.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "agc.v 1 1 " "Found 1 design units, including 1 entities, in source file agc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AGC " "Found entity 1: AGC" {  } { { "AGC.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/AGC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/whu/ei/fpga/project/audio_amp/tlv5638.v 1 1 " "Found 1 design units, including 1 entities, in source file /whu/ei/fpga/project/audio_amp/tlv5638.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLV5638 " "Found entity 1: TLV5638" {  } { { "../TLV5638.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/TLV5638.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/div.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619456130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619456130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CNT_CLK lemon.v(114) " "Verilog HDL Implicit Net warning at lemon.v(114): created implicit net for \"CNT_CLK\"" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619456130 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CNT_SQR lemon.v(115) " "Verilog HDL Implicit Net warning at lemon.v(115): created implicit net for \"CNT_SQR\"" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619456130 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sdram.v(318) " "Verilog HDL or VHDL warning at nios2_sdram.v(318): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666619456150 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sdram.v(328) " "Verilog HDL or VHDL warning at nios2_sdram.v(328): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666619456150 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sdram.v(338) " "Verilog HDL or VHDL warning at nios2_sdram.v(338): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666619456150 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sdram.v(682) " "Verilog HDL or VHDL warning at nios2_sdram.v(682): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1666619456151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lemon " "Elaborating entity \"lemon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666619456461 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED lemon.v(18) " "Output port \"LED\" at lemon.v(18) has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1666619456462 "|lemon"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2 nios2:nios2_inst " "Elaborating entity \"nios2\" for hierarchy \"nios2:nios2_inst\"" {  } { { "lemon.v" "nios2_inst" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619456474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_TAS_scl nios2:nios2_inst\|nios2_TAS_scl:tas_scl " "Elaborating entity \"nios2_TAS_scl\" for hierarchy \"nios2:nios2_inst\|nios2_TAS_scl:tas_scl\"" {  } { { "nios2/synthesis/nios2.v" "tas_scl" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619456503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_TAS_sda nios2:nios2_inst\|nios2_TAS_sda:tas_sda " "Elaborating entity \"nios2_TAS_sda\" for hierarchy \"nios2:nios2_inst\|nios2_TAS_sda:tas_sda\"" {  } { { "nios2/synthesis/nios2.v" "tas_sda" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619456522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu nios2:nios2_inst\|nios2_cpu:cpu " "Elaborating entity \"nios2_cpu\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\"" {  } { { "nios2/synthesis/nios2.v" "cpu" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619456531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu " "Elaborating entity \"nios2_cpu_cpu\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\"" {  } { { "nios2/synthesis/submodules/nios2_cpu.v" "cpu" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619456571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_test_bench nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_test_bench:the_nios2_cpu_cpu_test_bench " "Elaborating entity \"nios2_cpu_cpu_test_bench\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_test_bench:the_nios2_cpu_cpu_test_bench\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_test_bench" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 5555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619456883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_ic_data_module nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_data_module:nios2_cpu_cpu_ic_data " "Elaborating entity \"nios2_cpu_cpu_ic_data_module\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_data_module:nios2_cpu_cpu_ic_data\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_ic_data" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 6557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619456927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_data_module:nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_data_module:nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619456961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_data_module:nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_data_module:nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619456972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_data_module:nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_data_module:nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619456972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619456972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619456972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619456972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619456972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619456972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619456972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619456972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619456972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619456972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619456972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619456972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619456972 ""}  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619456972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjd1 " "Found entity 1: altsyncram_sjd1" {  } { { "db/altsyncram_sjd1.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altsyncram_sjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619457005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619457005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjd1 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_data_module:nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_sjd1:auto_generated " "Elaborating entity \"altsyncram_sjd1\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_data_module:nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_sjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_ic_tag_module nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_tag_module:nios2_cpu_cpu_ic_tag " "Elaborating entity \"nios2_cpu_cpu_ic_tag_module\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_tag_module:nios2_cpu_cpu_ic_tag\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_ic_tag" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 6623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_tag_module:nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_tag_module:nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_tag_module:nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_tag_module:nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_tag_module:nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_tag_module:nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457082 ""}  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619457082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altsyncram_9ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619457115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619457115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_tag_module:nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_ic_tag_module:nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_bht_module nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_bht_module:nios2_cpu_cpu_bht " "Elaborating entity \"nios2_cpu_cpu_bht_module\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_bht_module:nios2_cpu_cpu_bht\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_bht" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 6821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_bht_module:nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_bht_module:nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_bht_module:nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_bht_module:nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_bht_module:nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_bht_module:nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457185 ""}  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619457185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619457215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619457215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_bht_module:nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_bht_module:nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_register_bank_a_module nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a " "Elaborating entity \"nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_register_bank_a" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 7787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457276 ""}  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619457276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619457310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619457310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_register_bank_b_module nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b " "Elaborating entity \"nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_register_bank_b" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 7805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_mult_cell nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell " "Elaborating entity \"nios2_cpu_cpu_mult_cell\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_mult_cell" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 8372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_mult_cell.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457412 ""}  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_mult_cell.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619457412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619457445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619457445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619457535 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619457535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457540 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457561 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457584 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457621 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457650 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457662 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457684 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457718 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457798 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457808 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457820 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457847 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457863 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619457876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"nios2_cpu_cpu_nios2_oci\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 8988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_debug nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_debug" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 429 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619458271 ""}  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 429 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619458271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_break nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_break" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_xbrk nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_xbrk" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_dbrk nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_dbrk" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_itrace nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_itrace:the_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_itrace:the_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_itrace" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_dtrace nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_dtrace" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_td_mode nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_cpu_cpu_nios2_oci_td_mode:nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_cpu_cpu_nios2_oci_td_mode:nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_fifo nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_fifo" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_fifo_cnt_inc nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo\|nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_pib nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_pib:the_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_pib:the_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_pib" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_oci_im nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_im:the_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_im:the_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_im" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_avalon_reg nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_avalon_reg" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_nios2_ocimem nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_ocimem" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_ociram_sp_ram_module nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "nios2_cpu_cpu_ociram_sp_ram" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619458988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619458988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619458988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619458988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619458988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619458988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619458988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619458988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619458988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619458988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619458988 ""}  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619458988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619459020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619459020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem\|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_debug_slave_wrapper nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_debug_slave_wrapper" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_debug_slave_tck nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_cpu_cpu_debug_slave_tck" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_cpu_cpu_debug_slave_sysclk nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_cpu_cpu_debug_slave_sysclk" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "nios2_cpu_cpu_debug_slave_phy" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\"" {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619459127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619459127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619459127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619459127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619459127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619459127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619459127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619459127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619459127 ""}  } { { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619459127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459128 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_fmeasure_clk nios2:nios2_inst\|nios2_fmeasure_clk:fmeasure_clk " "Elaborating entity \"nios2_fmeasure_clk\" for hierarchy \"nios2:nios2_inst\|nios2_fmeasure_clk:fmeasure_clk\"" {  } { { "nios2/synthesis/nios2.v" "fmeasure_clk" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_generic_tristate_controller nios2:nios2_inst\|nios2_generic_tristate_controller:generic_tristate_controller " "Elaborating entity \"nios2_generic_tristate_controller\" for hierarchy \"nios2:nios2_inst\|nios2_generic_tristate_controller:generic_tristate_controller\"" {  } { { "nios2/synthesis/nios2.v" "generic_tristate_controller" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator nios2:nios2_inst\|nios2_generic_tristate_controller:generic_tristate_controller\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"nios2:nios2_inst\|nios2_generic_tristate_controller:generic_tristate_controller\|altera_tristate_controller_translator:tdt\"" {  } { { "nios2/synthesis/submodules/nios2_generic_tristate_controller.v" "tdt" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_generic_tristate_controller.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "nios2/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666619459868 "|lemon|nios2:nios2_inst|nios2_generic_tristate_controller:generic_tristate_controller|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_inst\|nios2_generic_tristate_controller:generic_tristate_controller\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_inst\|nios2_generic_tristate_controller:generic_tristate_controller\|altera_merlin_slave_translator:slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_generic_tristate_controller.v" "slave_translator" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_generic_tristate_controller.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator nios2:nios2_inst\|nios2_generic_tristate_controller:generic_tristate_controller\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"nios2:nios2_inst\|nios2_generic_tristate_controller:generic_tristate_controller\|altera_tristate_controller_aggregator:tda\"" {  } { { "nios2/synthesis/submodules/nios2_generic_tristate_controller.v" "tda" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_generic_tristate_controller.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_uart nios2:nios2_inst\|nios2_jtag_uart:jtag_uart " "Elaborating entity \"nios2_jtag_uart\" for hierarchy \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\"" {  } { { "nios2/synthesis/nios2.v" "jtag_uart" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_uart_scfifo_w nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w " "Elaborating entity \"nios2_jtag_uart_scfifo_w\" for hierarchy \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "the_nios2_jtag_uart_scfifo_w" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619459912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "wfifo" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619460046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619460046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619460046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619460046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619460046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619460046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619460046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619460046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619460046 ""}  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619460046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619460076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619460076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619460091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619460091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619460104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619460104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619460140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619460140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619460179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619460179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619460217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619460217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_jtag_uart_scfifo_r nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r " "Elaborating entity \"nios2_jtag_uart_scfifo_r\" for hierarchy \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "the_nios2_jtag_uart_scfifo_r" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "nios2_jtag_uart_alt_jtag_atlantic" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619460484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619460484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619460484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619460484 ""}  } { { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619460484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460558 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460577 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios2:nios2_inst\|nios2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_keyirq nios2:nios2_inst\|nios2_keyirq:keyirq " "Elaborating entity \"nios2_keyirq\" for hierarchy \"nios2:nios2_inst\|nios2_keyirq:keyirq\"" {  } { { "nios2/synthesis/nios2.v" "keyirq" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_keyvalue nios2:nios2_inst\|nios2_keyvalue:keyvalue " "Elaborating entity \"nios2_keyvalue\" for hierarchy \"nios2:nios2_inst\|nios2_keyvalue:keyvalue\"" {  } { { "nios2/synthesis/nios2.v" "keyvalue" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd nios2:nios2_inst\|lcd:lcd " "Elaborating entity \"lcd\" for hierarchy \"nios2:nios2_inst\|lcd:lcd\"" {  } { { "nios2/synthesis/nios2.v" "lcd" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sdram nios2:nios2_inst\|nios2_sdram:sdram " "Elaborating entity \"nios2_sdram\" for hierarchy \"nios2:nios2_inst\|nios2_sdram:sdram\"" {  } { { "nios2/synthesis/nios2.v" "sdram" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sdram_input_efifo_module nios2:nios2_inst\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module " "Elaborating entity \"nios2_sdram_input_efifo_module\" for hierarchy \"nios2:nios2_inst\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module\"" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "the_nios2_sdram_input_efifo_module" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sysid nios2:nios2_inst\|nios2_sysid:sysid " "Elaborating entity \"nios2_sysid\" for hierarchy \"nios2:nios2_inst\|nios2_sysid:sysid\"" {  } { { "nios2/synthesis/nios2.v" "sysid" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_timer0 nios2:nios2_inst\|nios2_timer0:timer0 " "Elaborating entity \"nios2_timer0\" for hierarchy \"nios2:nios2_inst\|nios2_timer0:timer0\"" {  } { { "nios2/synthesis/nios2.v" "timer0" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_touch_irq nios2:nios2_inst\|nios2_touch_irq:touch_irq " "Elaborating entity \"nios2_touch_irq\" for hierarchy \"nios2:nios2_inst\|nios2_touch_irq:touch_irq\"" {  } { { "nios2/synthesis/nios2.v" "touch_irq" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_tristate_conduit_bridge nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge " "Elaborating entity \"nios2_tristate_conduit_bridge\" for hierarchy \"nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge\"" {  } { { "nios2/synthesis/nios2.v" "tristate_conduit_bridge" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_tristate_conduit_pin_sharer nios2:nios2_inst\|nios2_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer " "Elaborating entity \"nios2_tristate_conduit_pin_sharer\" for hierarchy \"nios2:nios2_inst\|nios2_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer\"" {  } { { "nios2/synthesis/nios2.v" "tristate_conduit_pin_sharer" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_tristate_conduit_pin_sharer_pin_sharer nios2:nios2_inst\|nios2_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer\|nios2_tristate_conduit_pin_sharer_pin_sharer:pin_sharer " "Elaborating entity \"nios2_tristate_conduit_pin_sharer_pin_sharer\" for hierarchy \"nios2:nios2_inst\|nios2_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer\|nios2_tristate_conduit_pin_sharer_pin_sharer:pin_sharer\"" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer.v" "pin_sharer" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 nios2_tristate_conduit_pin_sharer_pin_sharer.sv(80) " "Verilog HDL assignment warning at nios2_tristate_conduit_pin_sharer_pin_sharer.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_pin_sharer.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_pin_sharer.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666619460807 "|lemon|nios2:nios2_inst|nios2_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer|nios2_tristate_conduit_pin_sharer_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_tristate_conduit_pin_sharer_arbiter nios2:nios2_inst\|nios2_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer\|nios2_tristate_conduit_pin_sharer_arbiter:arbiter " "Elaborating entity \"nios2_tristate_conduit_pin_sharer_arbiter\" for hierarchy \"nios2:nios2_inst\|nios2_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer\|nios2_tristate_conduit_pin_sharer_arbiter:arbiter\"" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer.v" "arbiter" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core nios2:nios2_inst\|nios2_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer\|nios2_tristate_conduit_pin_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"nios2:nios2_inst\|nios2_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer\|nios2_tristate_conduit_pin_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_arbiter.sv" "arb" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_pin_sharer_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder nios2:nios2_inst\|nios2_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer\|nios2_tristate_conduit_pin_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"nios2:nios2_inst\|nios2_tristate_conduit_pin_sharer:tristate_conduit_pin_sharer\|nios2_tristate_conduit_pin_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_mm_interconnect_0\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2/synthesis/nios2.v" "mm_interconnect_0" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619460855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_avalon_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "lcd_avalon_slave_translator" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer0_s1_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "timer0_s1_translator" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_irq_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:touch_irq_s1_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "touch_irq_s1_translator" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:generic_tristate_controller_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:generic_tristate_controller_uas_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "generic_tristate_controller_uas_translator" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 2399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 2564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 2605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 3271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:generic_tristate_controller_uas_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:generic_tristate_controller_uas_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "generic_tristate_controller_uas_agent" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 4480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:generic_tristate_controller_uas_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:generic_tristate_controller_uas_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:generic_tristate_controller_uas_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:generic_tristate_controller_uas_agent_rsp_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "generic_tristate_controller_uas_agent_rsp_fifo" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 4521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:generic_tristate_controller_uas_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:generic_tristate_controller_uas_agent_rdata_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "generic_tristate_controller_uas_agent_rdata_fifo" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 4562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router " "Elaborating entity \"nios2_mm_interconnect_0_router\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 4578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_default_decode nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\|nios2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\|nios2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_001 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_mm_interconnect_0_router_001\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router_001" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 4594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_001_default_decode nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_002 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_mm_interconnect_0_router_002\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router_002" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 4610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_002_default_decode nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_002:router_002\|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_005 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios2_mm_interconnect_0_router_005\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_005:router_005\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router_005" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 4658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619461997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_005_default_decode nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_005:router_005\|nios2_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_005:router_005\|nios2_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_007 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"nios2_mm_interconnect_0_router_007\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_007:router_007\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router_007" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 4690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_007_default_decode nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_007:router_007\|nios2_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_007_default_decode\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_007:router_007\|nios2_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_017 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_017:router_017 " "Elaborating entity \"nios2_mm_interconnect_0_router_017\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_017:router_017\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router_017" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_017_default_decode nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_017:router_017\|nios2_mm_interconnect_0_router_017_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_017_default_decode\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_017:router_017\|nios2_mm_interconnect_0_router_017_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv" "the_default_decode" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_017.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 4900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:lcd_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:lcd_avalon_slave_burst_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "lcd_avalon_slave_burst_adapter" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 4950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:lcd_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:lcd_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 5000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:generic_tristate_controller_uas_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:generic_tristate_controller_uas_burst_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "generic_tristate_controller_uas_burst_adapter" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 5050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:generic_tristate_controller_uas_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:generic_tristate_controller_uas_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_demux nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_demux" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 5157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_demux_001 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 5186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_mux nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_mux" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 5203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_mux_003 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios2_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 5260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_demux nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "rsp_demux" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 5493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_demux_003 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios2_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 5550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_mux nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "rsp_mux" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 5873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_mux_001 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 5902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 5968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462417 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666619462422 "|lemon|nios2:nios2_inst|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666619462423 "|lemon|nios2:nios2_inst|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666619462423 "|lemon|nios2:nios2_inst|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:generic_tristate_controller_uas_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:generic_tristate_controller_uas_rsp_width_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "generic_tristate_controller_uas_rsp_width_adapter" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 6034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462451 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666619462457 "|lemon|nios2:nios2_inst|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:generic_tristate_controller_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666619462458 "|lemon|nios2:nios2_inst|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:generic_tristate_controller_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666619462458 "|lemon|nios2:nios2_inst|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:generic_tristate_controller_uas_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 6100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:generic_tristate_controller_uas_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:generic_tristate_controller_uas_cmd_width_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "generic_tristate_controller_uas_cmd_width_adapter" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 6166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 6195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter_005 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 6340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|nios2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|nios2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter_015 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015 " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter_015\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "avalon_st_adapter_015" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 6630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0 nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015\|nios2_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0\" for hierarchy \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015\|nios2_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0:error_adapter_0\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_015.v" "error_adapter_0" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_015.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_irq_mapper nios2:nios2_inst\|nios2_irq_mapper:irq_mapper " "Elaborating entity \"nios2_irq_mapper\" for hierarchy \"nios2:nios2_inst\|nios2_irq_mapper:irq_mapper\"" {  } { { "nios2/synthesis/nios2.v" "irq_mapper" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2:nios2_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2:nios2_inst\|altera_reset_controller:rst_controller\"" {  } { { "nios2/synthesis/nios2.v" "rst_controller" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/nios2.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2:nios2_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2:nios2_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2:nios2_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2:nios2_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:key_inst " "Elaborating entity \"key\" for hierarchy \"key:key_inst\"" {  } { { "lemon.v" "key_inst" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 key.v(60) " "Verilog HDL assignment warning at key.v(60): truncated value with size 32 to match size of target (5)" {  } { { "ipcore/key.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/key.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666619462672 "|lemon|key:key_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctouchint ctouchint:ctouchint_inst " "Elaborating entity \"ctouchint\" for hierarchy \"ctouchint:ctouchint_inst\"" {  } { { "lemon.v" "ctouchint_inst" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "lemon.v" "pll_inst" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "altpll_component" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 122 " "Parameter \"clk2_divide_by\" = \"122\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462730 ""}  } { { "ipcore/pll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619462730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619462762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619462762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT cnt adrms.v(9) " "Verilog HDL Declaration information at adrms.v(9): object \"CNT\" differs only in case from object \"cnt\" in the same scope" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666619462778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adrms.v 1 1 " "Using design file adrms.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADrms " "Found entity 1: ADrms" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619462778 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666619462778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADrms ADrms:ADrms_inst " "Elaborating entity \"ADrms\" for hierarchy \"ADrms:ADrms_inst\"" {  } { { "lemon.v" "ADrms_inst" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 adrms.v(20) " "Verilog HDL assignment warning at adrms.v(20): truncated value with size 32 to match size of target (12)" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666619462780 "|lemon|ADrms:ADrms_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 adrms.v(21) " "Verilog HDL assignment warning at adrms.v(21): truncated value with size 32 to match size of target (12)" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666619462780 "|lemon|ADrms:ADrms_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 adrms.v(36) " "Verilog HDL assignment warning at adrms.v(36): truncated value with size 32 to match size of target (13)" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666619462780 "|lemon|ADrms:ADrms_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt ADrms:ADrms_inst\|sqrt:sqrt_inst " "Elaborating entity \"sqrt\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\"" {  } { { "adrms.v" "sqrt_inst" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "sqrt.v" "ALTSQRT_component" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 13 " "Parameter \"q_port_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 14 " "Parameter \"r_port_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 25 " "Parameter \"width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619462831 ""}  } { { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619462831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462853 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sqc " "Found entity 1: add_sub_sqc" {  } { { "db/add_sub_sqc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_sqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619462901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619462901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sqc ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_sqc:auto_generated " "Elaborating entity \"add_sub_sqc\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_sqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462911 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rqc " "Found entity 1: add_sub_rqc" {  } { { "db/add_sub_rqc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_rqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619462948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619462948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rqc ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_rqc:auto_generated " "Elaborating entity \"add_sub_rqc\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_rqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462957 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqc " "Found entity 1: add_sub_qqc" {  } { { "db/add_sub_qqc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_qqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619462993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619462993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqc ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated " "Elaborating entity \"add_sub_qqc\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_qqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619462994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463002 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pqc " "Found entity 1: add_sub_pqc" {  } { { "db/add_sub_pqc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_pqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pqc ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated " "Elaborating entity \"add_sub_pqc\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_pqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463048 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oqc " "Found entity 1: add_sub_oqc" {  } { { "db/add_sub_oqc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_oqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oqc ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated " "Elaborating entity \"add_sub_oqc\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_oqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nqc " "Found entity 1: add_sub_nqc" {  } { { "db/add_sub_nqc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_nqc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nqc ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated " "Elaborating entity \"add_sub_nqc\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_nqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463141 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fpc " "Found entity 1: add_sub_fpc" {  } { { "db/add_sub_fpc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_fpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fpc ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated " "Elaborating entity \"add_sub_fpc\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_fpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463186 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_epc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_epc " "Found entity 1: add_sub_epc" {  } { { "db/add_sub_epc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_epc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_epc ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated " "Elaborating entity \"add_sub_epc\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_epc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463239 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dpc " "Found entity 1: add_sub_dpc" {  } { { "db/add_sub_dpc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_dpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dpc ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated " "Elaborating entity \"add_sub_dpc\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_dpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463285 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpc " "Found entity 1: add_sub_cpc" {  } { { "db/add_sub_cpc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_cpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpc ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated " "Elaborating entity \"add_sub_cpc\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_cpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463339 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bpc " "Found entity 1: add_sub_bpc" {  } { { "db/add_sub_bpc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_bpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bpc ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated " "Elaborating entity \"add_sub_bpc\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_bpc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463385 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_apc " "Found entity 1: add_sub_apc" {  } { { "db/add_sub_apc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_apc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_apc ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated " "Elaborating entity \"add_sub_apc\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_apc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463430 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated " "Elaborating entity \"add_sub_8pc\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_8pc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463493 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463499 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463506 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463512 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463518 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463524 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463530 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463543 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463549 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463556 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463562 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463568 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463576 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463581 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463600 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463612 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463618 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463629 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463643 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463649 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"ADrms:ADrms_inst\|sqrt:sqrt_inst\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "sqrt.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/sqrt.v" 64 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLV5638 TLV5638:TLV5638_inst " "Elaborating entity \"TLV5638\" for hierarchy \"TLV5638:TLV5638_inst\"" {  } { { "lemon.v" "TLV5638_inst" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TLV5638.v(32) " "Verilog HDL assignment warning at TLV5638.v(32): truncated value with size 32 to match size of target (10)" {  } { { "../TLV5638.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/TLV5638.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666619463658 "|lemon|TLV5638:TLV5638_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AGC AGC:AGC_inst " "Elaborating entity \"AGC\" for hierarchy \"AGC:AGC_inst\"" {  } { { "lemon.v" "AGC_inst" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 AGC.v(13) " "Verilog HDL assignment warning at AGC.v(13): truncated value with size 32 to match size of target (22)" {  } { { "AGC.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/AGC.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666619463668 "|lemon|AGC:AGC_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AGC.v(31) " "Verilog HDL assignment warning at AGC.v(31): truncated value with size 32 to match size of target (12)" {  } { { "AGC.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/AGC.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666619463668 "|lemon|AGC:AGC_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div AGC:AGC_inst\|div:div_inst " "Elaborating entity \"div\" for hierarchy \"AGC:AGC_inst\|div:div_inst\"" {  } { { "AGC.v" "div_inst" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/AGC.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div.v" "LPM_DIVIDE_component" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/div.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "div.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/div.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619463708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619463708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619463708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619463708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619463708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 12 " "Parameter \"lpm_widthd\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619463708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 22 " "Parameter \"lpm_widthn\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619463708 ""}  } { { "div.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/div.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619463708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ect.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ect.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ect " "Found entity 1: lpm_divide_ect" {  } { { "db/lpm_divide_ect.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/lpm_divide_ect.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_ect AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ect:auto_generated " "Elaborating entity \"lpm_divide_ect\" for hierarchy \"AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ect:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0qi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0qi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0qi " "Found entity 1: sign_div_unsign_0qi" {  } { { "db/sign_div_unsign_0qi.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/sign_div_unsign_0qi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_0qi AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ect:auto_generated\|sign_div_unsign_0qi:divider " "Elaborating entity \"sign_div_unsign_0qi\" for hierarchy \"AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ect:auto_generated\|sign_div_unsign_0qi:divider\"" {  } { { "db/lpm_divide_ect.tdf" "divider" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/lpm_divide_ect.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_pfg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_pfg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_pfg " "Found entity 1: alt_u_div_pfg" {  } { { "db/alt_u_div_pfg.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/alt_u_div_pfg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_pfg AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ect:auto_generated\|sign_div_unsign_0qi:divider\|alt_u_div_pfg:divider " "Elaborating entity \"alt_u_div_pfg\" for hierarchy \"AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ect:auto_generated\|sign_div_unsign_0qi:divider\|alt_u_div_pfg:divider\"" {  } { { "db/sign_div_unsign_0qi.tdf" "divider" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/sign_div_unsign_0qi.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619463852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619463852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ect:auto_generated\|sign_div_unsign_0qi:divider\|alt_u_div_pfg:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"AGC:AGC_inst\|div:div_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ect:auto_generated\|sign_div_unsign_0qi:divider\|alt_u_div_pfg:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_pfg.tdf" "add_sub_0" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/alt_u_div_pfg.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619463853 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "the_nios2_cpu_cpu_nios2_oci_itrace" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 3013 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1666619465340 "|lemon|nios2:nios2_inst|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_itrace:the_nios2_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "keyvalue\[3\] " "Net \"keyvalue\[3\]\" is missing source, defaulting to GND" {  } { { "lemon.v" "keyvalue\[3\]" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666619465398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "keyirq\[3\] " "Net \"keyirq\[3\]\" is missing source, defaulting to GND" {  } { { "lemon.v" "keyirq\[3\]" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 121 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666619465398 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1666619465398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4f24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4f24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4f24 " "Found entity 1: altsyncram_4f24" {  } { { "db/altsyncram_4f24.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/altsyncram_4f24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619467112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619467112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619467292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619467292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619467354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619467354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fii " "Found entity 1: cntr_fii" {  } { { "db/cntr_fii.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/cntr_fii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619467435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619467435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619467472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619467472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/cntr_m9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619467528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619467528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/cntr_hgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619467619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619467619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619467655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619467655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619467709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619467709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619467746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619467746 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619468034 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1666619468254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.24.21:51:11 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl " "2022.10.24.21:51:11 Progress: Loading sldc3a581be/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619471100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619474772 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619474898 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619483236 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619483342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619483446 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619483561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619483567 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619483569 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1666619484270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc3a581be/alt_sld_fab.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/ip/sldc3a581be/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619484464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619484464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619484547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619484547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619484549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619484549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619484610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619484610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619484687 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619484687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619484687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/ip/sldc3a581be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619484752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619484752 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "13 " "Ignored 13 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "13 " "Ignored 13 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1666619486709 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1666619486709 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"nios2:nios2_inst\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1666619487859 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1666619487859 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ADrms:ADrms_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ADrms:ADrms_inst\|Mult0\"" {  } { { "adrms.v" "Mult0" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666619489799 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "AGC:AGC_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AGC:AGC_inst\|Mult0\"" {  } { { "AGC.v" "Mult0" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/AGC.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666619489799 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666619489799 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666619489799 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666619489799 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1666619489799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADrms:ADrms_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ADrms:ADrms_inst\|lpm_mult:Mult0\"" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619489841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADrms:ADrms_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ADrms:ADrms_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489841 ""}  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619489841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vct " "Found entity 1: mult_vct" {  } { { "db/mult_vct.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/mult_vct.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619489872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619489872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AGC:AGC_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AGC:AGC_inst\|lpm_mult:Mult0\"" {  } { { "AGC.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/AGC.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619489897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AGC:AGC_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"AGC:AGC_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 22 " "Parameter \"LPM_WIDTHB\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489897 ""}  } { { "AGC.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/AGC.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619489897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jgt " "Found entity 1: mult_jgt" {  } { { "db/mult_jgt.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/mult_jgt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619489927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619489927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619489946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489946 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619489946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619489976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619489976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619489998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_mult_cell:the_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666619489998 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666619489998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666619490027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619490027 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666619490491 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "8 " "Ignored 8 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1666619490640 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1666619490640 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PB\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_PB\[0\]\" and its non-tri-state driver." {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PC\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_PC\[13\]\" and its non-tri-state driver." {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PC\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_PC\[14\]\" and its non-tri-state driver." {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PC\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_PC\[15\]\" and its non-tri-state driver." {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1666619490651 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1666619490651 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[0\] " "bidirectional pin \"GPIO_PA\[0\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[1\] " "bidirectional pin \"GPIO_PA\[1\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[2\] " "bidirectional pin \"GPIO_PA\[2\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[3\] " "bidirectional pin \"GPIO_PA\[3\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[4\] " "bidirectional pin \"GPIO_PA\[4\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[5\] " "bidirectional pin \"GPIO_PA\[5\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[6\] " "bidirectional pin \"GPIO_PA\[6\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[7\] " "bidirectional pin \"GPIO_PA\[7\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[8\] " "bidirectional pin \"GPIO_PA\[8\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[9\] " "bidirectional pin \"GPIO_PA\[9\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[10\] " "bidirectional pin \"GPIO_PA\[10\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[11\] " "bidirectional pin \"GPIO_PA\[11\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[12\] " "bidirectional pin \"GPIO_PA\[12\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[13\] " "bidirectional pin \"GPIO_PA\[13\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[14\] " "bidirectional pin \"GPIO_PA\[14\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[15\] " "bidirectional pin \"GPIO_PA\[15\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[2\] " "bidirectional pin \"GPIO_PB\[2\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[3\] " "bidirectional pin \"GPIO_PB\[3\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[4\] " "bidirectional pin \"GPIO_PB\[4\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[5\] " "bidirectional pin \"GPIO_PB\[5\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[6\] " "bidirectional pin \"GPIO_PB\[6\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[7\] " "bidirectional pin \"GPIO_PB\[7\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[8\] " "bidirectional pin \"GPIO_PB\[8\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[9\] " "bidirectional pin \"GPIO_PB\[9\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[10\] " "bidirectional pin \"GPIO_PB\[10\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[11\] " "bidirectional pin \"GPIO_PB\[11\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[12\] " "bidirectional pin \"GPIO_PB\[12\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[13\] " "bidirectional pin \"GPIO_PB\[13\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[14\] " "bidirectional pin \"GPIO_PB\[14\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[15\] " "bidirectional pin \"GPIO_PB\[15\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[12\] " "bidirectional pin \"GPIO_PC\[12\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[0\] " "bidirectional pin \"GPIO_PD\[0\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[1\] " "bidirectional pin \"GPIO_PD\[1\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[2\] " "bidirectional pin \"GPIO_PD\[2\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[3\] " "bidirectional pin \"GPIO_PD\[3\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[4\] " "bidirectional pin \"GPIO_PD\[4\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[5\] " "bidirectional pin \"GPIO_PD\[5\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[6\] " "bidirectional pin \"GPIO_PD\[6\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[7\] " "bidirectional pin \"GPIO_PD\[7\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[8\] " "bidirectional pin \"GPIO_PD\[8\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[9\] " "bidirectional pin \"GPIO_PD\[9\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[10\] " "bidirectional pin \"GPIO_PD\[10\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[11\] " "bidirectional pin \"GPIO_PD\[11\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[12\] " "bidirectional pin \"GPIO_PD\[12\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[13\] " "bidirectional pin \"GPIO_PD\[13\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[14\] " "bidirectional pin \"GPIO_PD\[14\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[15\] " "bidirectional pin \"GPIO_PD\[15\]\" has no driver" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1666619490651 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1666619490651 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 442 -1 0 } } { "nios2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 356 -1 0 } } { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 352 -1 0 } } { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 306 -1 0 } } { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 7226 -1 0 } } { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 2415 -1 0 } } { "nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "nios2/synthesis/submodules/nios2_jtag_uart.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_jtag_uart.v" 398 -1 0 } } { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 3716 -1 0 } } { "nios2/synthesis/submodules/nios2_cpu_cpu.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_cpu_cpu.v" 5479 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1666619490677 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1666619490677 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PB\[0\]~synth " "Node \"GPIO_PB\[0\]~synth\"" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666619492997 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PC\[13\]~synth " "Node \"GPIO_PC\[13\]~synth\"" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666619492997 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PC\[14\]~synth " "Node \"GPIO_PC\[14\]~synth\"" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666619492997 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PC\[15\]~synth " "Node \"GPIO_PC\[15\]~synth\"" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666619492997 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666619492997 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666619492997 "|lemon|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666619492997 "|lemon|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666619492997 "|lemon|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666619492997 "|lemon|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666619492997 "|lemon|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flash_WP VCC " "Pin \"Flash_WP\" is stuck at VCC" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666619492997 "|lemon|Flash_WP"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flash_BYTE GND " "Pin \"Flash_BYTE\" is stuck at GND" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666619492997 "|lemon|Flash_BYTE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666619492997 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619493336 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.ad_0_ GPIO_PC\[0\] " "Output pin \"pre_syn.bp.ad_0_\" driven by bidirectional pin \"GPIO_PC\[0\]\" cannot be tri-stated" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1666619493476 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.ad_1_ GPIO_PC\[1\] " "Output pin \"pre_syn.bp.ad_1_\" driven by bidirectional pin \"GPIO_PC\[1\]\" cannot be tri-stated" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1666619493476 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.ad_2_ GPIO_PC\[2\] " "Output pin \"pre_syn.bp.ad_2_\" driven by bidirectional pin \"GPIO_PC\[2\]\" cannot be tri-stated" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1666619493476 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.ad_3_ GPIO_PC\[3\] " "Output pin \"pre_syn.bp.ad_3_\" driven by bidirectional pin \"GPIO_PC\[3\]\" cannot be tri-stated" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1666619493476 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.ad_4_ GPIO_PC\[4\] " "Output pin \"pre_syn.bp.ad_4_\" driven by bidirectional pin \"GPIO_PC\[4\]\" cannot be tri-stated" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1666619493476 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.ad_5_ GPIO_PC\[5\] " "Output pin \"pre_syn.bp.ad_5_\" driven by bidirectional pin \"GPIO_PC\[5\]\" cannot be tri-stated" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1666619493476 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.ad_6_ GPIO_PC\[6\] " "Output pin \"pre_syn.bp.ad_6_\" driven by bidirectional pin \"GPIO_PC\[6\]\" cannot be tri-stated" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1666619493476 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.ad_7_ GPIO_PC\[7\] " "Output pin \"pre_syn.bp.ad_7_\" driven by bidirectional pin \"GPIO_PC\[7\]\" cannot be tri-stated" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1666619493476 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.ad_8_ GPIO_PC\[8\] " "Output pin \"pre_syn.bp.ad_8_\" driven by bidirectional pin \"GPIO_PC\[8\]\" cannot be tri-stated" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1666619493476 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.ad_9_ GPIO_PC\[9\] " "Output pin \"pre_syn.bp.ad_9_\" driven by bidirectional pin \"GPIO_PC\[9\]\" cannot be tri-stated" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1666619493476 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.ad_10_ GPIO_PC\[10\] " "Output pin \"pre_syn.bp.ad_10_\" driven by bidirectional pin \"GPIO_PC\[10\]\" cannot be tri-stated" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1666619493476 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.ad_11_ GPIO_PC\[11\] " "Output pin \"pre_syn.bp.ad_11_\" driven by bidirectional pin \"GPIO_PC\[11\]\" cannot be tri-stated" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1666619493476 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "520 " "520 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666619495690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/whu/EI/FPGA/project/audio_amp/Model/output_files/lemon.map.smsg " "Generated suppressed messages file D:/whu/EI/FPGA/project/audio_amp/Model/output_files/lemon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619496464 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 431 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 431 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1666619499545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666619499678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666619499678 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_IN " "No output dependent on input pin \"CLK_IN\"" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666619500329 "|lemon|CLK_IN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666619500329 "|lemon|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666619500329 "|lemon|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666619500329 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10024 " "Implemented 10024 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666619500329 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666619500329 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "105 " "Implemented 105 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1666619500329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9459 " "Implemented 9459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666619500329 ""} { "Info" "ICUT_CUT_TM_RAMS" "365 " "Implemented 365 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666619500329 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1666619500329 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1666619500329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666619500329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5078 " "Peak virtual memory: 5078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666619500426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 21:51:40 2022 " "Processing ended: Mon Oct 24 21:51:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666619500426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666619500426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666619500426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666619500426 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ADD1.qip " "Tcl Script File ADD1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ADD1.qip " "set_global_assignment -name QIP_FILE ADD1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1666619501718 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1666619501718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666619501780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666619501780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 21:51:41 2022 " "Processing started: Mon Oct 24 21:51:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666619501780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666619501780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lemon -c lemon --plan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lemon -c lemon --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666619501780 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666619501843 ""}
{ "Info" "0" "" "Project  = lemon" {  } {  } 0 0 "Project  = lemon" 0 0 "Fitter" 0 0 1666619501843 ""}
{ "Info" "0" "" "Revision = lemon" {  } {  } 0 0 "Revision = lemon" 0 0 "Fitter" 0 0 1666619501843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666619502072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666619502072 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lemon EP4CE40F23C8 " "Selected device EP4CE40F23C8 for design \"lemon\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666619502139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666619502183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666619502183 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666619502219 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666619502219 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 122 0 0 " "Implementing clock multiplication of 1, clock division of 122, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666619502219 ""}  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666619502219 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666619502674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666619502674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666619502674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666619502674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666619502674 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666619502674 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666619502689 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666619502689 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666619502690 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666619502690 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666619502693 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1666619502972 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1666619502972 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1666619502972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK_50M~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619503524 ""}  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 27713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619503524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619503524 ""}  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619503524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619503524 ""}  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619503524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_2) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619503524 ""}  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619503524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619503524 ""}  } { { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 15705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619503524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADrms:ADrms_inst\|found  " "Automatically promoted node ADrms:ADrms_inst\|found " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619503524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[11\] " "Destination node ADrms:ADrms_inst\|RMS\[11\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[11\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[10\] " "Destination node ADrms:ADrms_inst\|RMS\[10\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[10\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[9\] " "Destination node ADrms:ADrms_inst\|RMS\[9\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[9\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[8\] " "Destination node ADrms:ADrms_inst\|RMS\[8\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[8\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[7\] " "Destination node ADrms:ADrms_inst\|RMS\[7\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[7\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[6\] " "Destination node ADrms:ADrms_inst\|RMS\[6\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[6\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[5\] " "Destination node ADrms:ADrms_inst\|RMS\[5\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[5\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[4\] " "Destination node ADrms:ADrms_inst\|RMS\[4\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[4\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[3\] " "Destination node ADrms:ADrms_inst\|RMS\[3\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[3\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[2\] " "Destination node ADrms:ADrms_inst\|RMS\[2\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[2\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1666619503524 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666619503524 ""}  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 7 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|found" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619503524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:key_inst\|count\[31\]  " "Automatically promoted node key:key_inst\|count\[31\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619503525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:key_inst\|count\[31\]~93 " "Destination node key:key_inst\|count\[31\]~93" {  } { { "ipcore/key.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/key.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 12333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666619503525 ""}  } { { "ipcore/key.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/key.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619503525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctouchint:ctouchint_inst\|cnt\[13\]  " "Automatically promoted node ctouchint:ctouchint_inst\|cnt\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619503525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctouchint:ctouchint_inst\|cnt\[13\]~37 " "Destination node ctouchint:ctouchint_inst\|cnt\[13\]~37" {  } { { "ipcore/ctouchint.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/ctouchint.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 12267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666619503525 ""}  } { { "ipcore/ctouchint.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/ctouchint.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619503525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:nios2_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios2:nios2_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619503525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_sdram:sdram\|active_rnw~3 " "Destination node nios2:nios2_inst\|nios2_sdram:sdram\|active_rnw~3" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 8767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_sdram:sdram\|active_cs_n~1 " "Destination node nios2:nios2_inst\|nios2_sdram:sdram\|active_cs_n~1" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 8799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios2:nios2_inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 8813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 3813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge\|grant_reg~0 " "Destination node nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge\|grant_reg~0" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 10052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_sdram:sdram\|i_refs\[0\] " "Destination node nios2:nios2_inst\|nios2_sdram:sdram\|i_refs\[0\]" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 3017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_sdram:sdram\|i_refs\[2\] " "Destination node nios2:nios2_inst\|nios2_sdram:sdram\|i_refs\[2\]" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 3015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_sdram:sdram\|i_refs\[1\] " "Destination node nios2:nios2_inst\|nios2_sdram:sdram\|i_refs\[1\]" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 3016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge\|generic_tristate_controller_tcm_address_outen_reg~0 " "Destination node nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge\|generic_tristate_controller_tcm_address_outen_reg~0" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 12657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge\|generic_tristate_controller_tcm_write_n_outen_reg~0 " "Destination node nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge\|generic_tristate_controller_tcm_write_n_outen_reg~0" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 12658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1666619503525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666619503525 ""}  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619503525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619503526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 21248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 21273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 16704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503526 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666619503526 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 18824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619503526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619503526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 16319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 21034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503526 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666619503526 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 15844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619503526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619503526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd" 1570 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 16151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd" 1570 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 16152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 16320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619503526 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666619503526 ""}  } { { "sld_hub.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 15730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619503526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:nios2_inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node nios2:nios2_inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619503526 ""}  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 12158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619503526 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ipcore/pll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/pll.v" 99 0 0 } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 161 0 0 } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 29 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1666619503701 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] GPIO_PC\[14\]~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"GPIO_PC\[14\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ipcore/pll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/pll.v" 99 0 0 } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 161 0 0 } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1666619503702 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] CLK_OUT~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"CLK_OUT~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ipcore/pll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/pll.v" 99 0 0 } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 161 0 0 } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 11 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1666619503702 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1666619504002 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1666619504003 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1666619504003 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666619504014 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1666619508216 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "145 Cyclone IV E " "145 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_IN 3.3-V LVTTL A12 " "Pin CLK_IN uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CLK_IN } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL H20 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at H20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H19 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[0\] 3.3-V LVTTL Y2 " "Pin FLASH_ADDR\[0\] uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[1\] 3.3-V LVTTL P7 " "Pin FLASH_ADDR\[1\] uses I/O standard 3.3-V LVTTL at P7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[2\] 3.3-V LVTTL P5 " "Pin FLASH_ADDR\[2\] uses I/O standard 3.3-V LVTTL at P5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[3\] 3.3-V LVTTL P6 " "Pin FLASH_ADDR\[3\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[4\] 3.3-V LVTTL N7 " "Pin FLASH_ADDR\[4\] uses I/O standard 3.3-V LVTTL at N7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[5\] 3.3-V LVTTL N5 " "Pin FLASH_ADDR\[5\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[6\] 3.3-V LVTTL N6 " "Pin FLASH_ADDR\[6\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[7\] 3.3-V LVTTL M8 " "Pin FLASH_ADDR\[7\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[8\] 3.3-V LVTTL M4 " "Pin FLASH_ADDR\[8\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[9\] 3.3-V LVTTL P2 " "Pin FLASH_ADDR\[9\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[10\] 3.3-V LVTTL N2 " "Pin FLASH_ADDR\[10\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[11\] 3.3-V LVTTL N1 " "Pin FLASH_ADDR\[11\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[12\] 3.3-V LVTTL M3 " "Pin FLASH_ADDR\[12\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[13\] 3.3-V LVTTL M2 " "Pin FLASH_ADDR\[13\] uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[14\] 3.3-V LVTTL M1 " "Pin FLASH_ADDR\[14\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[15\] 3.3-V LVTTL L7 " "Pin FLASH_ADDR\[15\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[16\] 3.3-V LVTTL L6 " "Pin FLASH_ADDR\[16\] uses I/O standard 3.3-V LVTTL at L6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[16] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[16\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[17\] 3.3-V LVTTL R5 " "Pin FLASH_ADDR\[17\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[17] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[17\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[18\] 3.3-V LVTTL M5 " "Pin FLASH_ADDR\[18\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[18] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[18\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[19\] 3.3-V LVTTL M6 " "Pin FLASH_ADDR\[19\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[19] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[19\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[20\] 3.3-V LVTTL P1 " "Pin FLASH_ADDR\[20\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[20] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[20\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[21\] 3.3-V LVTTL P3 " "Pin FLASH_ADDR\[21\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[21] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[21\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_WR_N 3.3-V LVTTL P4 " "Pin FLASH_WR_N uses I/O standard 3.3-V LVTTL at P4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_WR_N } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_WR_N" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_SEL_N 3.3-V LVTTL N8 " "Pin FLASH_SEL_N uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_SEL_N } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_SEL_N" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_RD_N 3.3-V LVTTL R6 " "Pin FLASH_RD_N uses I/O standard 3.3-V LVTTL at R6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_RD_N } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_RD_N" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[0\] 3.3-V LVTTL Y22 " "Pin GPIO_PA\[0\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[1\] 3.3-V LVTTL U20 " "Pin GPIO_PA\[1\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[2\] 3.3-V LVTTL W22 " "Pin GPIO_PA\[2\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[3\] 3.3-V LVTTL V22 " "Pin GPIO_PA\[3\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[4\] 3.3-V LVTTL U22 " "Pin GPIO_PA\[4\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[5\] 3.3-V LVTTL R22 " "Pin GPIO_PA\[5\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[6\] 3.3-V LVTTL P22 " "Pin GPIO_PA\[6\] uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[7\] 3.3-V LVTTL N20 " "Pin GPIO_PA\[7\] uses I/O standard 3.3-V LVTTL at N20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[8\] 3.3-V LVTTL N22 " "Pin GPIO_PA\[8\] uses I/O standard 3.3-V LVTTL at N22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[9\] 3.3-V LVTTL M22 " "Pin GPIO_PA\[9\] uses I/O standard 3.3-V LVTTL at M22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[10\] 3.3-V LVTTL M20 " "Pin GPIO_PA\[10\] uses I/O standard 3.3-V LVTTL at M20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[11\] 3.3-V LVTTL R20 " "Pin GPIO_PA\[11\] uses I/O standard 3.3-V LVTTL at R20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[12\] 3.3-V LVTTL W20 " "Pin GPIO_PA\[12\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[13\] 3.3-V LVTTL W19 " "Pin GPIO_PA\[13\] uses I/O standard 3.3-V LVTTL at W19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[14\] 3.3-V LVTTL M16 " "Pin GPIO_PA\[14\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[15\] 3.3-V LVTTL K7 " "Pin GPIO_PA\[15\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[2\] 3.3-V LVTTL W21 " "Pin GPIO_PB\[2\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[3\] 3.3-V LVTTL V21 " "Pin GPIO_PB\[3\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[4\] 3.3-V LVTTL U21 " "Pin GPIO_PB\[4\] uses I/O standard 3.3-V LVTTL at U21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[5\] 3.3-V LVTTL R21 " "Pin GPIO_PB\[5\] uses I/O standard 3.3-V LVTTL at R21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[6\] 3.3-V LVTTL P21 " "Pin GPIO_PB\[6\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[7\] 3.3-V LVTTL N19 " "Pin GPIO_PB\[7\] uses I/O standard 3.3-V LVTTL at N19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[8\] 3.3-V LVTTL N21 " "Pin GPIO_PB\[8\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[9\] 3.3-V LVTTL M21 " "Pin GPIO_PB\[9\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[10\] 3.3-V LVTTL M19 " "Pin GPIO_PB\[10\] uses I/O standard 3.3-V LVTTL at M19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[11\] 3.3-V LVTTL P17 " "Pin GPIO_PB\[11\] uses I/O standard 3.3-V LVTTL at P17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[12\] 3.3-V LVTTL AA21 " "Pin GPIO_PB\[12\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[13\] 3.3-V LVTTL R19 " "Pin GPIO_PB\[13\] uses I/O standard 3.3-V LVTTL at R19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[14\] 3.3-V LVTTL P20 " "Pin GPIO_PB\[14\] uses I/O standard 3.3-V LVTTL at P20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[15\] 3.3-V LVTTL J7 " "Pin GPIO_PB\[15\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[12\] 3.3-V LVTTL V9 " "Pin GPIO_PC\[12\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[0\] 3.3-V LVTTL V6 " "Pin GPIO_PD\[0\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[1\] 3.3-V LVTTL AA3 " "Pin GPIO_PD\[1\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[2\] 3.3-V LVTTL W6 " "Pin GPIO_PD\[2\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[3\] 3.3-V LVTTL AA5 " "Pin GPIO_PD\[3\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[4\] 3.3-V LVTTL W7 " "Pin GPIO_PD\[4\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[5\] 3.3-V LVTTL U9 " "Pin GPIO_PD\[5\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[6\] 3.3-V LVTTL AA7 " "Pin GPIO_PD\[6\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[7\] 3.3-V LVTTL AA8 " "Pin GPIO_PD\[7\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[8\] 3.3-V LVTTL AA9 " "Pin GPIO_PD\[8\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[9\] 3.3-V LVTTL W10 " "Pin GPIO_PD\[9\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[10\] 3.3-V LVTTL AA10 " "Pin GPIO_PD\[10\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[11\] 3.3-V LVTTL Y8 " "Pin GPIO_PD\[11\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[12\] 3.3-V LVTTL V10 " "Pin GPIO_PD\[12\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[13\] 3.3-V LVTTL Y6 " "Pin GPIO_PD\[13\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[14\] 3.3-V LVTTL Y4 " "Pin GPIO_PD\[14\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[15\] 3.3-V LVTTL AA4 " "Pin GPIO_PD\[15\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL D10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G10 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL H10 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL E9 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL F9 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL G9 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL G11 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at G11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL F8 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A8 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B9 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A9 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL C10 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL B10 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL A10 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL E10 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F10 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[0\] 3.3-V LVTTL R7 " "Pin FLASH_DATA\[0\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[1\] 3.3-V LVTTL J6 " "Pin FLASH_DATA\[1\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[2\] 3.3-V LVTTL H6 " "Pin FLASH_DATA\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[3\] 3.3-V LVTTL U1 " "Pin FLASH_DATA\[3\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[4\] 3.3-V LVTTL V2 " "Pin FLASH_DATA\[4\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[5\] 3.3-V LVTTL J8 " "Pin FLASH_DATA\[5\] uses I/O standard 3.3-V LVTTL at J8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[6\] 3.3-V LVTTL W1 " "Pin FLASH_DATA\[6\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[7\] 3.3-V LVTTL Y1 " "Pin FLASH_DATA\[7\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL D15 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL C17 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL H14 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL H15 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at H15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL E14 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL C15 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL G18 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at G18" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL E12 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at E12" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[8\] 3.3-V LVTTL D20 " "Pin LCD_DATA\[8\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[9\] 3.3-V LVTTL C20 " "Pin LCD_DATA\[9\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[10\] 3.3-V LVTTL B21 " "Pin LCD_DATA\[10\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[11\] 3.3-V LVTTL B22 " "Pin LCD_DATA\[11\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[12\] 3.3-V LVTTL C21 " "Pin LCD_DATA\[12\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[13\] 3.3-V LVTTL C22 " "Pin LCD_DATA\[13\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[14\] 3.3-V LVTTL F19 " "Pin LCD_DATA\[14\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[15\] 3.3-V LVTTL F20 " "Pin LCD_DATA\[15\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TOUCH_SDA 3.3-V LVTTL D21 " "Pin TOUCH_SDA uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { TOUCH_SDA } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TOUCH_SDA" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[0\] 3.3-V LVTTL Y21 " "Pin GPIO_PB\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[1\] 3.3-V LVTTL U19 " "Pin GPIO_PB\[1\] uses I/O standard 3.3-V LVTTL at U19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[0\] 3.3-V LVTTL V5 " "Pin GPIO_PC\[0\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[1\] 3.3-V LVTTL AB3 " "Pin GPIO_PC\[1\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[2\] 3.3-V LVTTL V7 " "Pin GPIO_PC\[2\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[3\] 3.3-V LVTTL AB5 " "Pin GPIO_PC\[3\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[4\] 3.3-V LVTTL Y7 " "Pin GPIO_PC\[4\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[5\] 3.3-V LVTTL V8 " "Pin GPIO_PC\[5\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[6\] 3.3-V LVTTL AB7 " "Pin GPIO_PC\[6\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[7\] 3.3-V LVTTL AB8 " "Pin GPIO_PC\[7\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[8\] 3.3-V LVTTL AB9 " "Pin GPIO_PC\[8\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[9\] 3.3-V LVTTL Y10 " "Pin GPIO_PC\[9\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[10\] 3.3-V LVTTL AB10 " "Pin GPIO_PC\[10\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[11\] 3.3-V LVTTL W8 " "Pin GPIO_PC\[11\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[13\] 3.3-V LVTTL V11 " "Pin GPIO_PC\[13\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[14\] 3.3-V LVTTL Y3 " "Pin GPIO_PC\[14\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[15\] 3.3-V LVTTL AB4 " "Pin GPIO_PC\[15\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_N 3.3-V LVTTL F16 " "Pin RST_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { RST_N } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_N" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL J18 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at J18" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50M 3.3-V LVTTL G21 " "Pin CLK_50M uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CLK_50M } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL K17 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at K17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TOUCH_INT 3.3-V LVTTL E22 " "Pin TOUCH_INT uses I/O standard 3.3-V LVTTL at E22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { TOUCH_INT } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TOUCH_INT" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL K18 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at K18" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW2 3.3-V LVTTL F15 " "Pin SW2 uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW2 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW2" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL K19 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at K19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW1 3.3-V LVTTL K8 " "Pin SW1 uses I/O standard 3.3-V LVTTL at K8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW1 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW1" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW_CODE 3.3-V LVTTL E16 " "Pin SW_CODE uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW_CODE } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_CODE" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW_CODE_L 3.3-V LVTTL L8 " "Pin SW_CODE_L uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW_CODE_L } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_CODE_L" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW_CODE_R 3.3-V LVTTL D19 " "Pin SW_CODE_R uses I/O standard 3.3-V LVTTL at D19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW_CODE_R } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_CODE_R" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619508296 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1666619508296 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "63 " "Following 63 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[0\] a permanently disabled " "Pin GPIO_PA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[1\] a permanently disabled " "Pin GPIO_PA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[2\] a permanently disabled " "Pin GPIO_PA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[3\] a permanently disabled " "Pin GPIO_PA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[4\] a permanently disabled " "Pin GPIO_PA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[5\] a permanently disabled " "Pin GPIO_PA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[6\] a permanently disabled " "Pin GPIO_PA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[7\] a permanently disabled " "Pin GPIO_PA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[8\] a permanently disabled " "Pin GPIO_PA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[9\] a permanently disabled " "Pin GPIO_PA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[10\] a permanently disabled " "Pin GPIO_PA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[11\] a permanently disabled " "Pin GPIO_PA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[12\] a permanently disabled " "Pin GPIO_PA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[13\] a permanently disabled " "Pin GPIO_PA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[14\] a permanently disabled " "Pin GPIO_PA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[15\] a permanently disabled " "Pin GPIO_PA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[2\] a permanently disabled " "Pin GPIO_PB\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[3\] a permanently disabled " "Pin GPIO_PB\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[4\] a permanently disabled " "Pin GPIO_PB\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[5\] a permanently disabled " "Pin GPIO_PB\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[6\] a permanently disabled " "Pin GPIO_PB\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[7\] a permanently disabled " "Pin GPIO_PB\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[8\] a permanently disabled " "Pin GPIO_PB\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[9\] a permanently disabled " "Pin GPIO_PB\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[10\] a permanently disabled " "Pin GPIO_PB\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[11\] a permanently disabled " "Pin GPIO_PB\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[12\] a permanently disabled " "Pin GPIO_PB\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[13\] a permanently disabled " "Pin GPIO_PB\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[14\] a permanently disabled " "Pin GPIO_PB\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[15\] a permanently disabled " "Pin GPIO_PB\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[12\] a permanently disabled " "Pin GPIO_PC\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[0\] a permanently disabled " "Pin GPIO_PD\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[1\] a permanently disabled " "Pin GPIO_PD\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[2\] a permanently disabled " "Pin GPIO_PD\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[3\] a permanently disabled " "Pin GPIO_PD\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[4\] a permanently disabled " "Pin GPIO_PD\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[5\] a permanently disabled " "Pin GPIO_PD\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[6\] a permanently disabled " "Pin GPIO_PD\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[7\] a permanently disabled " "Pin GPIO_PD\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[8\] a permanently disabled " "Pin GPIO_PD\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[9\] a permanently disabled " "Pin GPIO_PD\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[10\] a permanently disabled " "Pin GPIO_PD\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[11\] a permanently disabled " "Pin GPIO_PD\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[12\] a permanently disabled " "Pin GPIO_PD\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[13\] a permanently disabled " "Pin GPIO_PD\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[14\] a permanently disabled " "Pin GPIO_PD\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[15\] a permanently disabled " "Pin GPIO_PD\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[0\] a permanently enabled " "Pin GPIO_PB\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[0\] a permanently disabled " "Pin GPIO_PC\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[1\] a permanently disabled " "Pin GPIO_PC\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[2\] a permanently disabled " "Pin GPIO_PC\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[3\] a permanently disabled " "Pin GPIO_PC\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[4\] a permanently disabled " "Pin GPIO_PC\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[5\] a permanently disabled " "Pin GPIO_PC\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[6\] a permanently disabled " "Pin GPIO_PC\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[7\] a permanently disabled " "Pin GPIO_PC\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[8\] a permanently disabled " "Pin GPIO_PC\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[9\] a permanently disabled " "Pin GPIO_PC\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[10\] a permanently disabled " "Pin GPIO_PC\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[11\] a permanently disabled " "Pin GPIO_PC\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[13\] a permanently enabled " "Pin GPIO_PC\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[14\] a permanently enabled " "Pin GPIO_PC\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[15\] a permanently enabled " "Pin GPIO_PC\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619508303 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1666619508303 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1666619508631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 9 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666619508653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 21:51:48 2022 " "Processing ended: Mon Oct 24 21:51:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666619508653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666619508653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666619508653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666619508653 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ADD1.qip " "Tcl Script File ADD1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ADD1.qip " "set_global_assignment -name QIP_FILE ADD1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1666619509970 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Fitter" 0 -1 1666619509970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666619510020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666619510021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 21:51:49 2022 " "Processing started: Mon Oct 24 21:51:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666619510021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666619510021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lemon -c lemon " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lemon -c lemon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666619510021 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666619510081 ""}
{ "Info" "0" "" "Project  = lemon" {  } {  } 0 0 "Project  = lemon" 0 0 "Fitter" 0 0 1666619510081 ""}
{ "Info" "0" "" "Revision = lemon" {  } {  } 0 0 "Revision = lemon" 0 0 "Fitter" 0 0 1666619510081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666619510317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666619510318 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lemon EP4CE40F23C8 " "Selected device EP4CE40F23C8 for design \"lemon\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666619510383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666619510431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666619510431 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666619510467 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -2083 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666619510467 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 122 0 0 " "Implementing clock multiplication of 1, clock division of 122, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666619510467 ""}  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666619510467 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666619510630 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666619510967 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666619510967 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666619510967 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666619510967 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666619510967 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666619510967 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666619510982 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666619510982 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666619510982 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666619510982 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666619510986 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1666619511425 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1666619511685 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1666619511685 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1666619511685 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666619512641 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1666619512641 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1666619512726 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/nios2_cpu_cpu.sdc " "Reading SDC File: 'nios2/synthesis/submodules/nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1666619512745 ""}
{ "Info" "ISTA_SDC_FOUND" "lemon.sdc " "Reading SDC File: 'lemon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1666619512778 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1666619512779 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:nios2_inst\|nios2_sdram:sdram\|m_addr\[0\] CLK_50M " "Register nios2:nios2_inst\|nios2_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619512805 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1666619512805 "|lemon|CLK_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key:key_inst\|count\[31\] " "Node: key:key_inst\|count\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key:key_inst\|value\[2\] key:key_inst\|count\[31\] " "Register key:key_inst\|value\[2\] is being clocked by key:key_inst\|count\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619512805 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1666619512805 "|lemon|key:key_inst|count[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ctouchint:ctouchint_inst\|cnt\[13\] " "Node: ctouchint:ctouchint_inst\|cnt\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ctouchint:ctouchint_inst\|buff\[1\] ctouchint:ctouchint_inst\|cnt\[13\] " "Register ctouchint:ctouchint_inst\|buff\[1\] is being clocked by ctouchint:ctouchint_inst\|cnt\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619512805 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1666619512805 "|lemon|ctouchint:ctouchint_inst|cnt[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADrms:ADrms_inst\|found " "Node: ADrms:ADrms_inst\|found was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AGC:AGC_inst\|d1\[10\] ADrms:ADrms_inst\|found " "Register AGC:AGC_inst\|d1\[10\] is being clocked by ADrms:ADrms_inst\|found" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619512805 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1666619512805 "|lemon|ADrms:ADrms_inst|found"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666619512893 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666619512893 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666619512893 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1666619512893 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_50 " "Virtual clock CLK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1666619512893 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_100M " "Virtual clock CLK_100M is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1666619512893 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "DRAM_CLK " "Virtual clock DRAM_CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1666619512893 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666619512894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666619512894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666619512894 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1666619512894 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1666619512894 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666619512894 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666619512894 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666619512894 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       CLK_50 " "  20.000       CLK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666619512894 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     CLK_100M " "  10.000     CLK_100M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666619512894 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     DRAM_CLK " "  10.000     DRAM_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1666619512894 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1666619512894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK_50M~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619513427 ""}  } { { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 27713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619513427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619513427 ""}  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619513427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619513427 ""}  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619513427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_2) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619513427 ""}  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619513427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619513427 ""}  } { { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 15705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619513427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADrms:ADrms_inst\|found  " "Automatically promoted node ADrms:ADrms_inst\|found " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619513427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[11\] " "Destination node ADrms:ADrms_inst\|RMS\[11\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[11\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[10\] " "Destination node ADrms:ADrms_inst\|RMS\[10\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[10\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[9\] " "Destination node ADrms:ADrms_inst\|RMS\[9\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[9\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[8\] " "Destination node ADrms:ADrms_inst\|RMS\[8\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[8\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[7\] " "Destination node ADrms:ADrms_inst\|RMS\[7\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[7\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[6\] " "Destination node ADrms:ADrms_inst\|RMS\[6\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[6\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[5\] " "Destination node ADrms:ADrms_inst\|RMS\[5\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[5\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[4\] " "Destination node ADrms:ADrms_inst\|RMS\[4\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[4\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[3\] " "Destination node ADrms:ADrms_inst\|RMS\[3\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[3\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADrms:ADrms_inst\|RMS\[2\] " "Destination node ADrms:ADrms_inst\|RMS\[2\]" {  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 51 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|RMS\[2\]" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1666619513427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666619513427 ""}  } { { "adrms.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/adrms.v" 7 0 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADrms:ADrms_inst\|found" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619513427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key:key_inst\|count\[31\]  " "Automatically promoted node key:key_inst\|count\[31\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619513428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key:key_inst\|count\[31\]~93 " "Destination node key:key_inst\|count\[31\]~93" {  } { { "ipcore/key.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/key.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 12333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513428 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666619513428 ""}  } { { "ipcore/key.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/key.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619513428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctouchint:ctouchint_inst\|cnt\[13\]  " "Automatically promoted node ctouchint:ctouchint_inst\|cnt\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619513428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctouchint:ctouchint_inst\|cnt\[13\]~37 " "Destination node ctouchint:ctouchint_inst\|cnt\[13\]~37" {  } { { "ipcore/ctouchint.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/ctouchint.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 12267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513428 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666619513428 ""}  } { { "ipcore/ctouchint.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/ctouchint.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619513428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:nios2_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios2:nios2_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619513428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_sdram:sdram\|active_rnw~3 " "Destination node nios2:nios2_inst\|nios2_sdram:sdram\|active_rnw~3" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 8767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_sdram:sdram\|active_cs_n~1 " "Destination node nios2:nios2_inst\|nios2_sdram:sdram\|active_cs_n~1" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 8799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios2:nios2_inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 8813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios2:nios2_inst\|nios2_cpu:cpu\|nios2_cpu_cpu:cpu\|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci\|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 3813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge\|grant_reg~0 " "Destination node nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge\|grant_reg~0" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 10052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_sdram:sdram\|i_refs\[0\] " "Destination node nios2:nios2_inst\|nios2_sdram:sdram\|i_refs\[0\]" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 3017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_sdram:sdram\|i_refs\[2\] " "Destination node nios2:nios2_inst\|nios2_sdram:sdram\|i_refs\[2\]" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 3015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_sdram:sdram\|i_refs\[1\] " "Destination node nios2:nios2_inst\|nios2_sdram:sdram\|i_refs\[1\]" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 3016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge\|generic_tristate_controller_tcm_address_outen_reg~0 " "Destination node nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge\|generic_tristate_controller_tcm_address_outen_reg~0" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" 164 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 12657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge\|generic_tristate_controller_tcm_write_n_outen_reg~0 " "Destination node nios2:nios2_inst\|nios2_tristate_conduit_bridge:tristate_conduit_bridge\|generic_tristate_controller_tcm_write_n_outen_reg~0" {  } { { "nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/nios2_tristate_conduit_bridge.sv" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 12658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1666619513428 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666619513428 ""}  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619513428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619513429 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 21248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513429 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 21273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513429 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 16704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666619513429 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666619513429 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 18824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619513429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios2:nios2_inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node nios2:nios2_inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666619513429 ""}  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/nios2/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 12158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666619513429 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666619514348 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666619514358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666619514359 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666619514372 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1666619514401 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1666619514401 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1666619514401 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666619514402 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666619514420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666619515318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1666619515330 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1666619515330 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1666619515330 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1666619515330 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1666619515330 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1666619515330 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666619515330 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ipcore/pll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/pll.v" 99 0 0 } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 161 0 0 } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 29 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1666619515490 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] GPIO_PC\[14\]~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"GPIO_PC\[14\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ipcore/pll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/pll.v" 99 0 0 } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 161 0 0 } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1666619515491 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] CLK_OUT~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"CLK_OUT~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ipcore/pll.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/ipcore/pll.v" 99 0 0 } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 161 0 0 } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 11 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1666619515491 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666619515949 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1666619515961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666619517140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666619518077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666619518142 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666619519794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666619519794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666619521193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X22_Y22 X33_Y32 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32" {  } { { "loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} { { 12 { 0 ""} 22 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666619523869 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666619523869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666619524521 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1666619524521 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666619524521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666619524525 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.02 " "Total time spent on timing analysis during the Fitter is 1.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666619524795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666619524851 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666619525433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666619525437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666619526252 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666619527753 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1666619528572 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1666619528573 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1666619528573 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1666619528627 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "145 Cyclone IV E " "145 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_IN 3.3-V LVTTL A12 " "Pin CLK_IN uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CLK_IN } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL H20 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at H20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H19 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[0\] 3.3-V LVTTL Y2 " "Pin FLASH_ADDR\[0\] uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[1\] 3.3-V LVTTL P7 " "Pin FLASH_ADDR\[1\] uses I/O standard 3.3-V LVTTL at P7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[2\] 3.3-V LVTTL P5 " "Pin FLASH_ADDR\[2\] uses I/O standard 3.3-V LVTTL at P5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[3\] 3.3-V LVTTL P6 " "Pin FLASH_ADDR\[3\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[4\] 3.3-V LVTTL N7 " "Pin FLASH_ADDR\[4\] uses I/O standard 3.3-V LVTTL at N7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[5\] 3.3-V LVTTL N5 " "Pin FLASH_ADDR\[5\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[6\] 3.3-V LVTTL N6 " "Pin FLASH_ADDR\[6\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[7\] 3.3-V LVTTL M8 " "Pin FLASH_ADDR\[7\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[8\] 3.3-V LVTTL M4 " "Pin FLASH_ADDR\[8\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[9\] 3.3-V LVTTL P2 " "Pin FLASH_ADDR\[9\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[10\] 3.3-V LVTTL N2 " "Pin FLASH_ADDR\[10\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[11\] 3.3-V LVTTL N1 " "Pin FLASH_ADDR\[11\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[12\] 3.3-V LVTTL M3 " "Pin FLASH_ADDR\[12\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[13\] 3.3-V LVTTL M2 " "Pin FLASH_ADDR\[13\] uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[14\] 3.3-V LVTTL M1 " "Pin FLASH_ADDR\[14\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[15\] 3.3-V LVTTL L7 " "Pin FLASH_ADDR\[15\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[16\] 3.3-V LVTTL L6 " "Pin FLASH_ADDR\[16\] uses I/O standard 3.3-V LVTTL at L6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[16] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[16\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[17\] 3.3-V LVTTL R5 " "Pin FLASH_ADDR\[17\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[17] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[17\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[18\] 3.3-V LVTTL M5 " "Pin FLASH_ADDR\[18\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[18] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[18\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[19\] 3.3-V LVTTL M6 " "Pin FLASH_ADDR\[19\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[19] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[19\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[20\] 3.3-V LVTTL P1 " "Pin FLASH_ADDR\[20\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[20] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[20\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_ADDR\[21\] 3.3-V LVTTL P3 " "Pin FLASH_ADDR\[21\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_ADDR[21] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_ADDR\[21\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_WR_N 3.3-V LVTTL P4 " "Pin FLASH_WR_N uses I/O standard 3.3-V LVTTL at P4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_WR_N } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_WR_N" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_SEL_N 3.3-V LVTTL N8 " "Pin FLASH_SEL_N uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_SEL_N } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_SEL_N" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_RD_N 3.3-V LVTTL R6 " "Pin FLASH_RD_N uses I/O standard 3.3-V LVTTL at R6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_RD_N } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_RD_N" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[0\] 3.3-V LVTTL Y22 " "Pin GPIO_PA\[0\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[1\] 3.3-V LVTTL U20 " "Pin GPIO_PA\[1\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[2\] 3.3-V LVTTL W22 " "Pin GPIO_PA\[2\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[3\] 3.3-V LVTTL V22 " "Pin GPIO_PA\[3\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[4\] 3.3-V LVTTL U22 " "Pin GPIO_PA\[4\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[5\] 3.3-V LVTTL R22 " "Pin GPIO_PA\[5\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[6\] 3.3-V LVTTL P22 " "Pin GPIO_PA\[6\] uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[7\] 3.3-V LVTTL N20 " "Pin GPIO_PA\[7\] uses I/O standard 3.3-V LVTTL at N20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[8\] 3.3-V LVTTL N22 " "Pin GPIO_PA\[8\] uses I/O standard 3.3-V LVTTL at N22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[9\] 3.3-V LVTTL M22 " "Pin GPIO_PA\[9\] uses I/O standard 3.3-V LVTTL at M22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[10\] 3.3-V LVTTL M20 " "Pin GPIO_PA\[10\] uses I/O standard 3.3-V LVTTL at M20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[11\] 3.3-V LVTTL R20 " "Pin GPIO_PA\[11\] uses I/O standard 3.3-V LVTTL at R20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[12\] 3.3-V LVTTL W20 " "Pin GPIO_PA\[12\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[13\] 3.3-V LVTTL W19 " "Pin GPIO_PA\[13\] uses I/O standard 3.3-V LVTTL at W19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[14\] 3.3-V LVTTL M16 " "Pin GPIO_PA\[14\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PA\[15\] 3.3-V LVTTL K7 " "Pin GPIO_PA\[15\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[2\] 3.3-V LVTTL W21 " "Pin GPIO_PB\[2\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[3\] 3.3-V LVTTL V21 " "Pin GPIO_PB\[3\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[4\] 3.3-V LVTTL U21 " "Pin GPIO_PB\[4\] uses I/O standard 3.3-V LVTTL at U21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[5\] 3.3-V LVTTL R21 " "Pin GPIO_PB\[5\] uses I/O standard 3.3-V LVTTL at R21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[6\] 3.3-V LVTTL P21 " "Pin GPIO_PB\[6\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[7\] 3.3-V LVTTL N19 " "Pin GPIO_PB\[7\] uses I/O standard 3.3-V LVTTL at N19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[8\] 3.3-V LVTTL N21 " "Pin GPIO_PB\[8\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[9\] 3.3-V LVTTL M21 " "Pin GPIO_PB\[9\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[10\] 3.3-V LVTTL M19 " "Pin GPIO_PB\[10\] uses I/O standard 3.3-V LVTTL at M19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[11\] 3.3-V LVTTL P17 " "Pin GPIO_PB\[11\] uses I/O standard 3.3-V LVTTL at P17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[12\] 3.3-V LVTTL AA21 " "Pin GPIO_PB\[12\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[13\] 3.3-V LVTTL R19 " "Pin GPIO_PB\[13\] uses I/O standard 3.3-V LVTTL at R19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[14\] 3.3-V LVTTL P20 " "Pin GPIO_PB\[14\] uses I/O standard 3.3-V LVTTL at P20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[15\] 3.3-V LVTTL J7 " "Pin GPIO_PB\[15\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[12\] 3.3-V LVTTL V9 " "Pin GPIO_PC\[12\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[0\] 3.3-V LVTTL V6 " "Pin GPIO_PD\[0\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[1\] 3.3-V LVTTL AA3 " "Pin GPIO_PD\[1\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[2\] 3.3-V LVTTL W6 " "Pin GPIO_PD\[2\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[3\] 3.3-V LVTTL AA5 " "Pin GPIO_PD\[3\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[4\] 3.3-V LVTTL W7 " "Pin GPIO_PD\[4\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[5\] 3.3-V LVTTL U9 " "Pin GPIO_PD\[5\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[6\] 3.3-V LVTTL AA7 " "Pin GPIO_PD\[6\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[7\] 3.3-V LVTTL AA8 " "Pin GPIO_PD\[7\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[8\] 3.3-V LVTTL AA9 " "Pin GPIO_PD\[8\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[9\] 3.3-V LVTTL W10 " "Pin GPIO_PD\[9\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[10\] 3.3-V LVTTL AA10 " "Pin GPIO_PD\[10\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[11\] 3.3-V LVTTL Y8 " "Pin GPIO_PD\[11\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[12\] 3.3-V LVTTL V10 " "Pin GPIO_PD\[12\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[13\] 3.3-V LVTTL Y6 " "Pin GPIO_PD\[13\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[14\] 3.3-V LVTTL Y4 " "Pin GPIO_PD\[14\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PD\[15\] 3.3-V LVTTL AA4 " "Pin GPIO_PD\[15\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL D10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G10 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL H10 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL E9 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL F9 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL G9 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL G11 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at G11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL F8 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A8 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B9 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A9 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL C10 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL B10 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL A10 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL E10 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F10 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[0\] 3.3-V LVTTL R7 " "Pin FLASH_DATA\[0\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[1\] 3.3-V LVTTL J6 " "Pin FLASH_DATA\[1\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[2\] 3.3-V LVTTL H6 " "Pin FLASH_DATA\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[3\] 3.3-V LVTTL U1 " "Pin FLASH_DATA\[3\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[4\] 3.3-V LVTTL V2 " "Pin FLASH_DATA\[4\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[5\] 3.3-V LVTTL J8 " "Pin FLASH_DATA\[5\] uses I/O standard 3.3-V LVTTL at J8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[6\] 3.3-V LVTTL W1 " "Pin FLASH_DATA\[6\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[7\] 3.3-V LVTTL Y1 " "Pin FLASH_DATA\[7\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { FLASH_DATA[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL D15 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL C17 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL H14 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL H15 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at H15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL E14 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL C15 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL G18 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at G18" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL E12 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at E12" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[8\] 3.3-V LVTTL D20 " "Pin LCD_DATA\[8\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[9\] 3.3-V LVTTL C20 " "Pin LCD_DATA\[9\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[10\] 3.3-V LVTTL B21 " "Pin LCD_DATA\[10\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[11\] 3.3-V LVTTL B22 " "Pin LCD_DATA\[11\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[12\] 3.3-V LVTTL C21 " "Pin LCD_DATA\[12\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[13\] 3.3-V LVTTL C22 " "Pin LCD_DATA\[13\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[14\] 3.3-V LVTTL F19 " "Pin LCD_DATA\[14\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[15\] 3.3-V LVTTL F20 " "Pin LCD_DATA\[15\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TOUCH_SDA 3.3-V LVTTL D21 " "Pin TOUCH_SDA uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { TOUCH_SDA } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TOUCH_SDA" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[0\] 3.3-V LVTTL Y21 " "Pin GPIO_PB\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PB\[1\] 3.3-V LVTTL U19 " "Pin GPIO_PB\[1\] uses I/O standard 3.3-V LVTTL at U19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[0\] 3.3-V LVTTL V5 " "Pin GPIO_PC\[0\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[1\] 3.3-V LVTTL AB3 " "Pin GPIO_PC\[1\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[2\] 3.3-V LVTTL V7 " "Pin GPIO_PC\[2\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[3\] 3.3-V LVTTL AB5 " "Pin GPIO_PC\[3\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[4\] 3.3-V LVTTL Y7 " "Pin GPIO_PC\[4\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[5\] 3.3-V LVTTL V8 " "Pin GPIO_PC\[5\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[6\] 3.3-V LVTTL AB7 " "Pin GPIO_PC\[6\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[7\] 3.3-V LVTTL AB8 " "Pin GPIO_PC\[7\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[8\] 3.3-V LVTTL AB9 " "Pin GPIO_PC\[8\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[9\] 3.3-V LVTTL Y10 " "Pin GPIO_PC\[9\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[10\] 3.3-V LVTTL AB10 " "Pin GPIO_PC\[10\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[11\] 3.3-V LVTTL W8 " "Pin GPIO_PC\[11\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[13\] 3.3-V LVTTL V11 " "Pin GPIO_PC\[13\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[14\] 3.3-V LVTTL Y3 " "Pin GPIO_PC\[14\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_PC\[15\] 3.3-V LVTTL AB4 " "Pin GPIO_PC\[15\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_N 3.3-V LVTTL F16 " "Pin RST_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { RST_N } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_N" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL J18 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at J18" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50M 3.3-V LVTTL G21 " "Pin CLK_50M uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CLK_50M } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL K17 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at K17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TOUCH_INT 3.3-V LVTTL E22 " "Pin TOUCH_INT uses I/O standard 3.3-V LVTTL at E22" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { TOUCH_INT } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TOUCH_INT" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL K18 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at K18" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW2 3.3-V LVTTL F15 " "Pin SW2 uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW2 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW2" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL K19 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at K19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW1 3.3-V LVTTL K8 " "Pin SW1 uses I/O standard 3.3-V LVTTL at K8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW1 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW1" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW_CODE 3.3-V LVTTL E16 " "Pin SW_CODE uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW_CODE } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_CODE" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW_CODE_L 3.3-V LVTTL L8 " "Pin SW_CODE_L uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW_CODE_L } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_CODE_L" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW_CODE_R 3.3-V LVTTL D19 " "Pin SW_CODE_R uses I/O standard 3.3-V LVTTL at D19" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW_CODE_R } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_CODE_R" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1666619528724 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1666619528724 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "63 " "Following 63 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[0\] a permanently disabled " "Pin GPIO_PA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[1\] a permanently disabled " "Pin GPIO_PA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[2\] a permanently disabled " "Pin GPIO_PA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[3\] a permanently disabled " "Pin GPIO_PA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[4\] a permanently disabled " "Pin GPIO_PA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[5\] a permanently disabled " "Pin GPIO_PA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[6\] a permanently disabled " "Pin GPIO_PA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[7\] a permanently disabled " "Pin GPIO_PA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[8\] a permanently disabled " "Pin GPIO_PA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[9\] a permanently disabled " "Pin GPIO_PA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[10\] a permanently disabled " "Pin GPIO_PA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[11\] a permanently disabled " "Pin GPIO_PA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[12\] a permanently disabled " "Pin GPIO_PA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[13\] a permanently disabled " "Pin GPIO_PA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[14\] a permanently disabled " "Pin GPIO_PA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PA\[15\] a permanently disabled " "Pin GPIO_PA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PA[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PA\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[2\] a permanently disabled " "Pin GPIO_PB\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[3\] a permanently disabled " "Pin GPIO_PB\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[4\] a permanently disabled " "Pin GPIO_PB\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[5\] a permanently disabled " "Pin GPIO_PB\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[6\] a permanently disabled " "Pin GPIO_PB\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[7\] a permanently disabled " "Pin GPIO_PB\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[8\] a permanently disabled " "Pin GPIO_PB\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[9\] a permanently disabled " "Pin GPIO_PB\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[10\] a permanently disabled " "Pin GPIO_PB\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[11\] a permanently disabled " "Pin GPIO_PB\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[12\] a permanently disabled " "Pin GPIO_PB\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[13\] a permanently disabled " "Pin GPIO_PB\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[14\] a permanently disabled " "Pin GPIO_PB\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[15\] a permanently disabled " "Pin GPIO_PB\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[12\] a permanently disabled " "Pin GPIO_PC\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[0\] a permanently disabled " "Pin GPIO_PD\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[1\] a permanently disabled " "Pin GPIO_PD\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[2\] a permanently disabled " "Pin GPIO_PD\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[3\] a permanently disabled " "Pin GPIO_PD\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[4\] a permanently disabled " "Pin GPIO_PD\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[5\] a permanently disabled " "Pin GPIO_PD\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[6\] a permanently disabled " "Pin GPIO_PD\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[7\] a permanently disabled " "Pin GPIO_PD\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[8\] a permanently disabled " "Pin GPIO_PD\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[9\] a permanently disabled " "Pin GPIO_PD\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[10\] a permanently disabled " "Pin GPIO_PD\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[11\] a permanently disabled " "Pin GPIO_PD\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[12\] a permanently disabled " "Pin GPIO_PD\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[12\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[13\] a permanently disabled " "Pin GPIO_PD\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[14\] a permanently disabled " "Pin GPIO_PD\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PD\[15\] a permanently disabled " "Pin GPIO_PD\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PD[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PD\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PB\[0\] a permanently enabled " "Pin GPIO_PB\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PB[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PB\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[0\] a permanently disabled " "Pin GPIO_PC\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[0\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[1\] a permanently disabled " "Pin GPIO_PC\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[1\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[2\] a permanently disabled " "Pin GPIO_PC\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[2\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[3\] a permanently disabled " "Pin GPIO_PC\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[3\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[4\] a permanently disabled " "Pin GPIO_PC\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[4\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[5\] a permanently disabled " "Pin GPIO_PC\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[5\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[6\] a permanently disabled " "Pin GPIO_PC\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[6\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[7\] a permanently disabled " "Pin GPIO_PC\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[7\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[8\] a permanently disabled " "Pin GPIO_PC\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[8\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[9\] a permanently disabled " "Pin GPIO_PC\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[9\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[10\] a permanently disabled " "Pin GPIO_PC\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[10\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[11\] a permanently disabled " "Pin GPIO_PC\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[11\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[13\] a permanently enabled " "Pin GPIO_PC\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[13\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[14\] a permanently enabled " "Pin GPIO_PC\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[14\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_PC\[15\] a permanently enabled " "Pin GPIO_PC\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { GPIO_PC[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_PC\[15\]" } } } } { "lemon.v" "" { Text "D:/whu/EI/FPGA/project/audio_amp/Model/lemon.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/whu/EI/FPGA/project/audio_amp/Model/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666619528731 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1666619528731 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/whu/EI/FPGA/project/audio_amp/Model/output_files/lemon.fit.smsg " "Generated suppressed messages file D:/whu/EI/FPGA/project/audio_amp/Model/output_files/lemon.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666619529449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6048 " "Peak virtual memory: 6048 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666619531217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 21:52:11 2022 " "Processing ended: Mon Oct 24 21:52:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666619531217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666619531217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666619531217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666619531217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666619532280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666619532285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 21:52:12 2022 " "Processing started: Mon Oct 24 21:52:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666619532285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666619532285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lemon -c lemon " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lemon -c lemon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666619532286 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ADD1.qip " "Tcl Script File ADD1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ADD1.qip " "set_global_assignment -name QIP_FILE ADD1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1666619532462 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1666619532462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666619532749 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1666619534151 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666619534193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666619534706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 21:52:14 2022 " "Processing ended: Mon Oct 24 21:52:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666619534706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666619534706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666619534706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666619534706 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666619535385 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ADD1.qip " "Tcl Script File ADD1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ADD1.qip " "set_global_assignment -name QIP_FILE ADD1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1666619535860 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1666619535860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666619535905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666619535906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 21:52:15 2022 " "Processing started: Mon Oct 24 21:52:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666619535906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619535906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lemon -c lemon " "Command: quartus_sta lemon -c lemon" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619535906 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1666619535969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619536346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619536346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619536390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619536390 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1666619536947 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619536947 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537018 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/nios2_cpu_cpu.sdc " "Reading SDC File: 'nios2/synthesis/submodules/nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537037 ""}
{ "Info" "ISTA_SDC_FOUND" "lemon.sdc " "Reading SDC File: 'lemon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537065 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537066 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:nios2_inst\|nios2_sdram:sdram\|m_addr\[0\] CLK_50M " "Register nios2:nios2_inst\|nios2_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619537089 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537089 "|lemon|CLK_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key:key_inst\|count\[31\] " "Node: key:key_inst\|count\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key:key_inst\|irq\[1\] key:key_inst\|count\[31\] " "Register key:key_inst\|irq\[1\] is being clocked by key:key_inst\|count\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619537089 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537089 "|lemon|key:key_inst|count[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ctouchint:ctouchint_inst\|cnt\[13\] " "Node: ctouchint:ctouchint_inst\|cnt\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ctouchint:ctouchint_inst\|buff\[1\] ctouchint:ctouchint_inst\|cnt\[13\] " "Register ctouchint:ctouchint_inst\|buff\[1\] is being clocked by ctouchint:ctouchint_inst\|cnt\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619537089 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537089 "|lemon|ctouchint:ctouchint_inst|cnt[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADrms:ADrms_inst\|found " "Node: ADrms:ADrms_inst\|found was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tlvbuf\[1\] ADrms:ADrms_inst\|found " "Register tlvbuf\[1\] is being clocked by ADrms:ADrms_inst\|found" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619537089 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537089 "|lemon|ADrms:ADrms_inst|found"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666619537143 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666619537143 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666619537143 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537143 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_50 " "Virtual clock CLK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537143 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_100M " "Virtual clock CLK_100M is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537143 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "DRAM_CLK " "Virtual clock DRAM_CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537143 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666619537143 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666619537143 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666619537143 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537143 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1666619537144 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1666619537166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 39.361 " "Worst-case setup slack is 39.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.361               0.000 altera_reserved_tck  " "   39.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 altera_reserved_tck  " "    0.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.068 " "Worst-case recovery slack is 47.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.068               0.000 altera_reserved_tck  " "   47.068               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.308 " "Worst-case removal slack is 1.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.308               0.000 altera_reserved_tck  " "    1.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.424 " "Worst-case minimum pulse width slack is 49.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.424               0.000 altera_reserved_tck  " "   49.424               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619537236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537236 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619537302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619537302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619537302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619537302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.103 ns " "Worst Case Available Settling Time: 197.103 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619537302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619537302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619537302 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619537302 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537302 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1666619537307 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619537333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538191 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:nios2_inst\|nios2_sdram:sdram\|m_addr\[0\] CLK_50M " "Register nios2:nios2_inst\|nios2_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619538573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538573 "|lemon|CLK_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key:key_inst\|count\[31\] " "Node: key:key_inst\|count\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key:key_inst\|irq\[1\] key:key_inst\|count\[31\] " "Register key:key_inst\|irq\[1\] is being clocked by key:key_inst\|count\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619538573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538573 "|lemon|key:key_inst|count[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ctouchint:ctouchint_inst\|cnt\[13\] " "Node: ctouchint:ctouchint_inst\|cnt\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ctouchint:ctouchint_inst\|buff\[1\] ctouchint:ctouchint_inst\|cnt\[13\] " "Register ctouchint:ctouchint_inst\|buff\[1\] is being clocked by ctouchint:ctouchint_inst\|cnt\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619538573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538573 "|lemon|ctouchint:ctouchint_inst|cnt[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADrms:ADrms_inst\|found " "Node: ADrms:ADrms_inst\|found was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tlvbuf\[1\] ADrms:ADrms_inst\|found " "Register tlvbuf\[1\] is being clocked by ADrms:ADrms_inst\|found" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619538573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538573 "|lemon|ADrms:ADrms_inst|found"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666619538582 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666619538582 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666619538582 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538582 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_50 " "Virtual clock CLK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538582 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_100M " "Virtual clock CLK_100M is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538582 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "DRAM_CLK " "Virtual clock DRAM_CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538582 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666619538582 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666619538582 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666619538582 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.002 " "Worst-case setup slack is 40.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.002               0.000 altera_reserved_tck  " "   40.002               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.394 " "Worst-case recovery slack is 47.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.394               0.000 altera_reserved_tck  " "   47.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.214 " "Worst-case removal slack is 1.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.214               0.000 altera_reserved_tck  " "    1.214               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.272 " "Worst-case minimum pulse width slack is 49.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.272               0.000 altera_reserved_tck  " "   49.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538639 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619538720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619538720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619538720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619538720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.364 ns " "Worst Case Available Settling Time: 197.364 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619538720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619538720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619538720 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619538720 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538720 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1666619538725 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:nios2_inst\|nios2_sdram:sdram\|m_addr\[0\] CLK_50M " "Register nios2:nios2_inst\|nios2_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619538973 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538973 "|lemon|CLK_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key:key_inst\|count\[31\] " "Node: key:key_inst\|count\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key:key_inst\|irq\[1\] key:key_inst\|count\[31\] " "Register key:key_inst\|irq\[1\] is being clocked by key:key_inst\|count\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619538973 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538973 "|lemon|key:key_inst|count[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ctouchint:ctouchint_inst\|cnt\[13\] " "Node: ctouchint:ctouchint_inst\|cnt\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ctouchint:ctouchint_inst\|buff\[1\] ctouchint:ctouchint_inst\|cnt\[13\] " "Register ctouchint:ctouchint_inst\|buff\[1\] is being clocked by ctouchint:ctouchint_inst\|cnt\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619538973 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538973 "|lemon|ctouchint:ctouchint_inst|cnt[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADrms:ADrms_inst\|found " "Node: ADrms:ADrms_inst\|found was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tlvbuf\[1\] ADrms:ADrms_inst\|found " "Register tlvbuf\[1\] is being clocked by ADrms:ADrms_inst\|found" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1666619538973 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538973 "|lemon|ADrms:ADrms_inst|found"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666619538982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666619538982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666619538982 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538982 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_50 " "Virtual clock CLK_50 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538982 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "CLK_100M " "Virtual clock CLK_100M is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538982 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "DRAM_CLK " "Virtual clock DRAM_CLK is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538982 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666619538982 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666619538982 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1666619538982 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.433 " "Worst-case setup slack is 45.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.433               0.000 altera_reserved_tck  " "   45.433               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619538992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619538992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619539002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619539002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619539002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619539002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.984 " "Worst-case recovery slack is 48.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619539008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619539008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.984               0.000 altera_reserved_tck  " "   48.984               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619539008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619539008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.555 " "Worst-case removal slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619539014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619539014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 altera_reserved_tck  " "    0.555               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619539014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619539014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.288 " "Worst-case minimum pulse width slack is 49.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619539018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619539018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.288               0.000 altera_reserved_tck  " "   49.288               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666619539018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619539018 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619539089 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619539089 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619539089 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619539089 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.781 ns " "Worst Case Available Settling Time: 198.781 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619539089 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619539089 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619539089 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666619539089 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619539089 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619539453 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619539456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 48 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666619539582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 21:52:19 2022 " "Processing ended: Mon Oct 24 21:52:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666619539582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666619539582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666619539582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619539582 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 199 s " "Quartus Prime Full Compilation was successful. 0 errors, 199 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1666619540390 ""}
