/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[89] ? in_data[80] : in_data[76];
  assign celloutsig_0_33z = celloutsig_0_24z ? celloutsig_0_4z : celloutsig_0_2z;
  assign celloutsig_0_37z = in_data[26] ? celloutsig_0_16z : celloutsig_0_4z;
  assign celloutsig_0_55z = celloutsig_0_40z ? celloutsig_0_48z : celloutsig_0_33z;
  assign celloutsig_0_56z = celloutsig_0_15z ? celloutsig_0_37z : celloutsig_0_44z;
  assign celloutsig_1_3z = celloutsig_1_0z ? in_data[105] : celloutsig_1_2z;
  assign celloutsig_1_4z = celloutsig_1_0z ? in_data[114] : celloutsig_1_0z;
  assign celloutsig_1_5z = in_data[156] ? celloutsig_1_2z : celloutsig_1_0z;
  assign celloutsig_1_7z = celloutsig_1_2z ? celloutsig_1_5z : celloutsig_1_2z;
  assign celloutsig_1_9z = celloutsig_1_7z ? celloutsig_1_0z : celloutsig_1_2z;
  assign celloutsig_1_10z = celloutsig_1_9z ? celloutsig_1_0z : celloutsig_1_3z;
  assign celloutsig_1_12z = celloutsig_1_9z ? celloutsig_1_4z : celloutsig_1_3z;
  assign celloutsig_1_19z = celloutsig_1_2z ? celloutsig_1_12z : celloutsig_1_10z;
  assign celloutsig_0_10z = celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_4z;
  assign celloutsig_0_11z = celloutsig_0_10z ? celloutsig_0_10z : celloutsig_0_8z;
  assign celloutsig_0_12z = celloutsig_0_10z ? celloutsig_0_5z : _02_;
  assign celloutsig_0_1z = celloutsig_0_0z ? celloutsig_0_0z : in_data[37];
  assign celloutsig_0_15z = celloutsig_0_12z ? in_data[52] : celloutsig_0_8z;
  assign celloutsig_0_18z = celloutsig_0_13z ? celloutsig_0_7z : celloutsig_0_1z;
  assign celloutsig_0_2z = celloutsig_0_1z ? in_data[27] : in_data[76];
  reg [2:0] _24_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 3'h0;
    else _24_ <= { celloutsig_0_48z, celloutsig_0_55z, celloutsig_0_56z };
  assign out_data[34:32] = _24_;
  reg [7:0] _25_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _25_ <= 8'h00;
    else _25_ <= { in_data[54:48], celloutsig_0_10z };
  assign out_data[7:0] = _25_;
  reg [11:0] _26_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 12'h000;
    else _26_ <= { in_data[26:18], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z };
  assign { _03_[11:5], _01_, _03_[3:2], _02_, _00_ } = _26_;
  assign celloutsig_0_3z = in_data[38] & ~(celloutsig_0_1z);
  assign celloutsig_0_40z = celloutsig_0_37z & ~(celloutsig_0_24z);
  assign celloutsig_0_44z = celloutsig_0_22z & ~(celloutsig_0_6z);
  assign celloutsig_0_4z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_48z = celloutsig_0_24z & ~(celloutsig_0_3z);
  assign celloutsig_0_5z = in_data[30] & ~(celloutsig_0_0z);
  assign celloutsig_0_6z = in_data[10] & ~(celloutsig_0_2z);
  assign celloutsig_0_7z = celloutsig_0_4z & ~(celloutsig_0_5z);
  assign celloutsig_0_8z = celloutsig_0_5z & ~(celloutsig_0_3z);
  assign celloutsig_1_0z = in_data[189] & ~(in_data[140]);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_18z = celloutsig_1_2z & ~(celloutsig_1_4z);
  assign celloutsig_0_13z = in_data[24] & ~(celloutsig_0_2z);
  assign celloutsig_0_14z = celloutsig_0_10z & ~(celloutsig_0_11z);
  assign celloutsig_0_16z = in_data[14] & ~(_02_);
  assign celloutsig_0_20z = celloutsig_0_14z & ~(celloutsig_0_2z);
  assign celloutsig_0_22z = celloutsig_0_18z & ~(celloutsig_0_15z);
  assign celloutsig_0_24z = celloutsig_0_16z & ~(celloutsig_0_20z);
  assign { _03_[4], _03_[1:0] } = { _01_, _02_, _00_ };
  assign { out_data[128], out_data[96] } = { celloutsig_1_18z, celloutsig_1_19z };
endmodule
