{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698136342557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698136342573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 16:32:22 2023 " "Processing started: Tue Oct 24 16:32:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698136342573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698136342573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off half_adder -c half_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off half_adder -c half_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698136342573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698136343869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698136343869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 2 2 " "Found 2 design units, including 2 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fadder " "Found entity 1: fadder" {  } { { "half_adder.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/Adder_subtractor_and_encoder/half_adder/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698136356197 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "half_adder.v" "" { Text "D:/Coding/NCKU/Experiment_on_digital_system/Adder_subtractor_and_encoder/half_adder/half_adder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698136356197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698136356197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "half_adder " "Elaborating entity \"half_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698136356261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadder fadder:f5 " "Elaborating entity \"fadder\" for hierarchy \"fadder:f5\"" {  } { { "half_adder.v" "f5" { Text "D:/Coding/NCKU/Experiment_on_digital_system/Adder_subtractor_and_encoder/half_adder/half_adder.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698136356277 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "t3 fadder:f8\|Cin " "Net \"t3\", which fans out to \"fadder:f8\|Cin\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "fadder:f7\|Cout " "Net is fed by \"fadder:f7\|Cout\"" {  } { { "half_adder.v" "Cout" { Text "D:/Coding/NCKU/Experiment_on_digital_system/Adder_subtractor_and_encoder/half_adder/half_adder.v" 5 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1698136356333 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "x3 " "Net is fed by \"x3\"" {  } { { "half_adder.v" "x3" { Text "D:/Coding/NCKU/Experiment_on_digital_system/Adder_subtractor_and_encoder/half_adder/half_adder.v" 22 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1698136356333 ""}  } { { "half_adder.v" "t3" { Text "D:/Coding/NCKU/Experiment_on_digital_system/Adder_subtractor_and_encoder/half_adder/half_adder.v" 21 -1 0 } } { "half_adder.v" "Cin" { Text "D:/Coding/NCKU/Experiment_on_digital_system/Adder_subtractor_and_encoder/half_adder/half_adder.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1698136356333 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698136356397 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 24 16:32:36 2023 " "Processing ended: Tue Oct 24 16:32:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698136356397 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698136356397 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698136356397 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698136356397 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698136357008 ""}
