{
  "module_name": "atl1e_hw.h",
  "hash_id": "958cb45c34819de6043e383ddb5ea7bc9a070c538cb25124d4bdaacc17b2e695",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/atheros/atl1e/atl1e_hw.h",
  "human_readable_source": " \n \n\n#ifndef _ATHL1E_HW_H_\n#define _ATHL1E_HW_H_\n\n#include <linux/types.h>\n#include <linux/mii.h>\n\nstruct atl1e_adapter;\nstruct atl1e_hw;\n\n \ns32 atl1e_reset_hw(struct atl1e_hw *hw);\ns32 atl1e_read_mac_addr(struct atl1e_hw *hw);\ns32 atl1e_init_hw(struct atl1e_hw *hw);\ns32 atl1e_phy_commit(struct atl1e_hw *hw);\ns32 atl1e_get_speed_and_duplex(struct atl1e_hw *hw, u16 *speed, u16 *duplex);\nu32 atl1e_auto_get_fc(struct atl1e_adapter *adapter, u16 duplex);\nu32 atl1e_hash_mc_addr(struct atl1e_hw *hw, u8 *mc_addr);\nvoid atl1e_hash_set(struct atl1e_hw *hw, u32 hash_value);\ns32 atl1e_read_phy_reg(struct atl1e_hw *hw, u16 reg_addr, u16 *phy_data);\ns32 atl1e_write_phy_reg(struct atl1e_hw *hw, u32 reg_addr, u16 phy_data);\ns32 atl1e_validate_mdi_setting(struct atl1e_hw *hw);\nvoid atl1e_hw_set_mac_addr(struct atl1e_hw *hw);\nbool atl1e_read_eeprom(struct atl1e_hw *hw, u32 offset, u32 *p_value);\nbool atl1e_write_eeprom(struct atl1e_hw *hw, u32 offset, u32 value);\ns32 atl1e_phy_enter_power_saving(struct atl1e_hw *hw);\ns32 atl1e_phy_leave_power_saving(struct atl1e_hw *hw);\ns32 atl1e_phy_init(struct atl1e_hw *hw);\nint atl1e_check_eeprom_exist(struct atl1e_hw *hw);\nvoid atl1e_force_ps(struct atl1e_hw *hw);\ns32 atl1e_restart_autoneg(struct atl1e_hw *hw);\n\n \n#define REG_PM_CTRLSTAT             0x44\n\n#define REG_PCIE_CAP_LIST           0x58\n\n#define REG_DEVICE_CAP              0x5C\n#define     DEVICE_CAP_MAX_PAYLOAD_MASK     0x7\n#define     DEVICE_CAP_MAX_PAYLOAD_SHIFT    0\n\n#define REG_DEVICE_CTRL             0x60\n#define     DEVICE_CTRL_MAX_PAYLOAD_MASK    0x7\n#define     DEVICE_CTRL_MAX_PAYLOAD_SHIFT   5\n#define     DEVICE_CTRL_MAX_RREQ_SZ_MASK    0x7\n#define     DEVICE_CTRL_MAX_RREQ_SZ_SHIFT   12\n\n#define REG_VPD_CAP                 0x6C\n#define     VPD_CAP_ID_MASK                 0xff\n#define     VPD_CAP_ID_SHIFT                0\n#define     VPD_CAP_NEXT_PTR_MASK           0xFF\n#define     VPD_CAP_NEXT_PTR_SHIFT          8\n#define     VPD_CAP_VPD_ADDR_MASK           0x7FFF\n#define     VPD_CAP_VPD_ADDR_SHIFT          16\n#define     VPD_CAP_VPD_FLAG                0x80000000\n\n#define REG_VPD_DATA                0x70\n\n#define REG_SPI_FLASH_CTRL          0x200\n#define     SPI_FLASH_CTRL_STS_NON_RDY      0x1\n#define     SPI_FLASH_CTRL_STS_WEN          0x2\n#define     SPI_FLASH_CTRL_STS_WPEN         0x80\n#define     SPI_FLASH_CTRL_DEV_STS_MASK     0xFF\n#define     SPI_FLASH_CTRL_DEV_STS_SHIFT    0\n#define     SPI_FLASH_CTRL_INS_MASK         0x7\n#define     SPI_FLASH_CTRL_INS_SHIFT        8\n#define     SPI_FLASH_CTRL_START            0x800\n#define     SPI_FLASH_CTRL_EN_VPD           0x2000\n#define     SPI_FLASH_CTRL_LDSTART          0x8000\n#define     SPI_FLASH_CTRL_CS_HI_MASK       0x3\n#define     SPI_FLASH_CTRL_CS_HI_SHIFT      16\n#define     SPI_FLASH_CTRL_CS_HOLD_MASK     0x3\n#define     SPI_FLASH_CTRL_CS_HOLD_SHIFT    18\n#define     SPI_FLASH_CTRL_CLK_LO_MASK      0x3\n#define     SPI_FLASH_CTRL_CLK_LO_SHIFT     20\n#define     SPI_FLASH_CTRL_CLK_HI_MASK      0x3\n#define     SPI_FLASH_CTRL_CLK_HI_SHIFT     22\n#define     SPI_FLASH_CTRL_CS_SETUP_MASK    0x3\n#define     SPI_FLASH_CTRL_CS_SETUP_SHIFT   24\n#define     SPI_FLASH_CTRL_EROM_PGSZ_MASK   0x3\n#define     SPI_FLASH_CTRL_EROM_PGSZ_SHIFT  26\n#define     SPI_FLASH_CTRL_WAIT_READY       0x10000000\n\n#define REG_SPI_ADDR                0x204\n\n#define REG_SPI_DATA                0x208\n\n#define REG_SPI_FLASH_CONFIG        0x20C\n#define     SPI_FLASH_CONFIG_LD_ADDR_MASK   0xFFFFFF\n#define     SPI_FLASH_CONFIG_LD_ADDR_SHIFT  0\n#define     SPI_FLASH_CONFIG_VPD_ADDR_MASK  0x3\n#define     SPI_FLASH_CONFIG_VPD_ADDR_SHIFT 24\n#define     SPI_FLASH_CONFIG_LD_EXIST       0x4000000\n\n\n#define REG_SPI_FLASH_OP_PROGRAM    0x210\n#define REG_SPI_FLASH_OP_SC_ERASE   0x211\n#define REG_SPI_FLASH_OP_CHIP_ERASE 0x212\n#define REG_SPI_FLASH_OP_RDID       0x213\n#define REG_SPI_FLASH_OP_WREN       0x214\n#define REG_SPI_FLASH_OP_RDSR       0x215\n#define REG_SPI_FLASH_OP_WRSR       0x216\n#define REG_SPI_FLASH_OP_READ       0x217\n\n#define REG_TWSI_CTRL               0x218\n#define     TWSI_CTRL_LD_OFFSET_MASK        0xFF\n#define     TWSI_CTRL_LD_OFFSET_SHIFT       0\n#define     TWSI_CTRL_LD_SLV_ADDR_MASK      0x7\n#define     TWSI_CTRL_LD_SLV_ADDR_SHIFT     8\n#define     TWSI_CTRL_SW_LDSTART            0x800\n#define     TWSI_CTRL_HW_LDSTART            0x1000\n#define     TWSI_CTRL_SMB_SLV_ADDR_MASK     0x7F\n#define     TWSI_CTRL_SMB_SLV_ADDR_SHIFT    15\n#define     TWSI_CTRL_LD_EXIST              0x400000\n#define     TWSI_CTRL_READ_FREQ_SEL_MASK    0x3\n#define     TWSI_CTRL_READ_FREQ_SEL_SHIFT   23\n#define     TWSI_CTRL_FREQ_SEL_100K         0\n#define     TWSI_CTRL_FREQ_SEL_200K         1\n#define     TWSI_CTRL_FREQ_SEL_300K         2\n#define     TWSI_CTRL_FREQ_SEL_400K         3\n#define     TWSI_CTRL_SMB_SLV_ADDR\n#define     TWSI_CTRL_WRITE_FREQ_SEL_MASK   0x3\n#define     TWSI_CTRL_WRITE_FREQ_SEL_SHIFT  24\n\n\n#define REG_PCIE_DEV_MISC_CTRL      0x21C\n#define     PCIE_DEV_MISC_CTRL_EXT_PIPE     0x2\n#define     PCIE_DEV_MISC_CTRL_RETRY_BUFDIS 0x1\n#define     PCIE_DEV_MISC_CTRL_SPIROM_EXIST 0x4\n#define     PCIE_DEV_MISC_CTRL_SERDES_ENDIAN    0x8\n#define     PCIE_DEV_MISC_CTRL_SERDES_SEL_DIN   0x10\n\n#define REG_PCIE_PHYMISC\t    0x1000\n#define PCIE_PHYMISC_FORCE_RCV_DET\t0x4\n\n#define REG_LTSSM_TEST_MODE         0x12FC\n#define         LTSSM_TEST_MODE_DEF     0xE000\n\n \n#define REG_MASTER_CTRL             0x1400\n#define     MASTER_CTRL_SOFT_RST            0x1\n#define     MASTER_CTRL_MTIMER_EN           0x2\n#define     MASTER_CTRL_ITIMER_EN           0x4\n#define     MASTER_CTRL_MANUAL_INT          0x8\n#define     MASTER_CTRL_ITIMER2_EN          0x20\n#define     MASTER_CTRL_INT_RDCLR           0x40\n#define     MASTER_CTRL_LED_MODE\t    0x200\n#define     MASTER_CTRL_REV_NUM_SHIFT       16\n#define     MASTER_CTRL_REV_NUM_MASK        0xff\n#define     MASTER_CTRL_DEV_ID_SHIFT        24\n#define     MASTER_CTRL_DEV_ID_MASK         0xff\n\n \n#define REG_MANUAL_TIMER_INIT       0x1404\n\n\n \n#define REG_IRQ_MODU_TIMER_INIT     0x1408    \n#define REG_IRQ_MODU_TIMER2_INIT    0x140A    \n\n\n#define REG_GPHY_CTRL               0x140C\n#define     GPHY_CTRL_EXT_RESET         1\n#define     GPHY_CTRL_PIPE_MOD          2\n#define     GPHY_CTRL_TEST_MODE_MASK    3\n#define     GPHY_CTRL_TEST_MODE_SHIFT   2\n#define     GPHY_CTRL_BERT_START        0x10\n#define     GPHY_CTRL_GATE_25M_EN       0x20\n#define     GPHY_CTRL_LPW_EXIT          0x40\n#define     GPHY_CTRL_PHY_IDDQ          0x80\n#define     GPHY_CTRL_PHY_IDDQ_DIS      0x100\n#define     GPHY_CTRL_PCLK_SEL_DIS      0x200\n#define     GPHY_CTRL_HIB_EN            0x400\n#define     GPHY_CTRL_HIB_PULSE         0x800\n#define     GPHY_CTRL_SEL_ANA_RST       0x1000\n#define     GPHY_CTRL_PHY_PLL_ON        0x2000\n#define     GPHY_CTRL_PWDOWN_HW\t\t0x4000\n#define     GPHY_CTRL_DEFAULT (\\\n\t\tGPHY_CTRL_PHY_PLL_ON\t|\\\n\t\tGPHY_CTRL_SEL_ANA_RST\t|\\\n\t\tGPHY_CTRL_HIB_PULSE\t|\\\n\t\tGPHY_CTRL_HIB_EN)\n\n#define     GPHY_CTRL_PW_WOL_DIS (\\\n\t\tGPHY_CTRL_PHY_PLL_ON\t|\\\n\t\tGPHY_CTRL_SEL_ANA_RST\t|\\\n\t\tGPHY_CTRL_HIB_PULSE\t|\\\n\t\tGPHY_CTRL_HIB_EN\t|\\\n\t\tGPHY_CTRL_PWDOWN_HW\t|\\\n\t\tGPHY_CTRL_PCLK_SEL_DIS\t|\\\n\t\tGPHY_CTRL_PHY_IDDQ)\n\n \n#define REG_CMBDISDMA_TIMER         0x140E\n\n\n \n#define REG_IDLE_STATUS  \t0x1410\n#define     IDLE_STATUS_RXMAC       1     \n#define     IDLE_STATUS_TXMAC       2     \n#define     IDLE_STATUS_RXQ         4     \n#define     IDLE_STATUS_TXQ         8     \n#define     IDLE_STATUS_DMAR        0x10  \n#define     IDLE_STATUS_DMAW        0x20  \n#define     IDLE_STATUS_SMB         0x40  \n#define     IDLE_STATUS_CMB         0x80  \n\n \n#define REG_MDIO_CTRL           0x1414\n#define     MDIO_DATA_MASK          0xffff   \n#define     MDIO_DATA_SHIFT         0        \n#define     MDIO_REG_ADDR_MASK      0x1f     \n#define     MDIO_REG_ADDR_SHIFT     16\n#define     MDIO_RW                 0x200000       \n#define     MDIO_SUP_PREAMBLE       0x400000       \n#define     MDIO_START              0x800000       \n#define     MDIO_CLK_SEL_SHIFT      24\n#define     MDIO_CLK_25_4           0\n#define     MDIO_CLK_25_6           2\n#define     MDIO_CLK_25_8           3\n#define     MDIO_CLK_25_10          4\n#define     MDIO_CLK_25_14          5\n#define     MDIO_CLK_25_20          6\n#define     MDIO_CLK_25_28          7\n#define     MDIO_BUSY               0x8000000\n#define     MDIO_AP_EN              0x10000000\n#define MDIO_WAIT_TIMES         10\n\n \n#define REG_PHY_STATUS           0x1418\n#define     PHY_STATUS_100M\t      0x20000\n#define     PHY_STATUS_EMI_CA\t      0x40000\n\n \n#define REG_BIST0_CTRL              0x141c\n#define     BIST0_NOW                   0x1  \n \n#define     BIST0_SRAM_FAIL             0x2  \n \n#define     BIST0_FUSE_FLAG             0x4  \n\n \n#define REG_BIST1_CTRL              0x1420\n#define     BIST1_NOW                   0x1  \n \n#define     BIST1_SRAM_FAIL             0x2  \n \n#define     BIST1_FUSE_FLAG             0x4\n\n \n#define REG_SERDES_LOCK             0x1424\n#define     SERDES_LOCK_DETECT          1   \n#define     SERDES_LOCK_DETECT_EN       2   \n\n \n#define REG_MAC_CTRL                0x1480\n#define     MAC_CTRL_TX_EN              1   \n#define     MAC_CTRL_RX_EN              2   \n#define     MAC_CTRL_TX_FLOW            4   \n#define     MAC_CTRL_RX_FLOW            8   \n#define     MAC_CTRL_LOOPBACK           0x10       \n#define     MAC_CTRL_DUPLX              0x20       \n#define     MAC_CTRL_ADD_CRC            0x40       \n#define     MAC_CTRL_PAD                0x80       \n#define     MAC_CTRL_LENCHK             0x100      \n#define     MAC_CTRL_HUGE_EN            0x200      \n#define     MAC_CTRL_PRMLEN_SHIFT       10         \n#define     MAC_CTRL_PRMLEN_MASK        0xf\n#define     MAC_CTRL_RMV_VLAN           0x4000     \n#define     MAC_CTRL_PROMIS_EN          0x8000     \n#define     MAC_CTRL_TX_PAUSE           0x10000    \n#define     MAC_CTRL_SCNT               0x20000    \n#define     MAC_CTRL_SRST_TX            0x40000    \n#define     MAC_CTRL_TX_SIMURST         0x80000    \n#define     MAC_CTRL_SPEED_SHIFT        20         \n#define     MAC_CTRL_SPEED_MASK         0x300000\n#define     MAC_CTRL_SPEED_1000         2\n#define     MAC_CTRL_SPEED_10_100       1\n#define     MAC_CTRL_DBG_TX_BKPRESURE   0x400000   \n#define     MAC_CTRL_TX_HUGE            0x800000   \n#define     MAC_CTRL_RX_CHKSUM_EN       0x1000000  \n#define     MAC_CTRL_MC_ALL_EN          0x2000000  \n#define     MAC_CTRL_BC_EN              0x4000000  \n#define     MAC_CTRL_DBG                0x8000000  \n\n \n#define REG_MAC_IPG_IFG             0x1484\n#define     MAC_IPG_IFG_IPGT_SHIFT      0      \n#define     MAC_IPG_IFG_IPGT_MASK       0x7f\n#define     MAC_IPG_IFG_MIFG_SHIFT      8      \n#define     MAC_IPG_IFG_MIFG_MASK       0xff   \n#define     MAC_IPG_IFG_IPGR1_SHIFT     16     \n#define     MAC_IPG_IFG_IPGR1_MASK      0x7f\n#define     MAC_IPG_IFG_IPGR2_SHIFT     24     \n#define     MAC_IPG_IFG_IPGR2_MASK      0x7f\n\n \n#define REG_MAC_STA_ADDR            0x1488\n\n \n#define REG_RX_HASH_TABLE           0x1490\n\n\n \n#define REG_MAC_HALF_DUPLX_CTRL     0x1498\n#define     MAC_HALF_DUPLX_CTRL_LCOL_SHIFT   0       \n#define     MAC_HALF_DUPLX_CTRL_LCOL_MASK    0x3ff\n#define     MAC_HALF_DUPLX_CTRL_RETRY_SHIFT  12      \n#define     MAC_HALF_DUPLX_CTRL_RETRY_MASK   0xf\n#define     MAC_HALF_DUPLX_CTRL_EXC_DEF_EN   0x10000  \n#define     MAC_HALF_DUPLX_CTRL_NO_BACK_C    0x20000  \n#define     MAC_HALF_DUPLX_CTRL_NO_BACK_P    0x40000  \n#define     MAC_HALF_DUPLX_CTRL_ABEBE        0x80000  \n#define     MAC_HALF_DUPLX_CTRL_ABEBT_SHIFT  20       \n#define     MAC_HALF_DUPLX_CTRL_ABEBT_MASK   0xf\n#define     MAC_HALF_DUPLX_CTRL_JAMIPG_SHIFT 24       \n#define     MAC_HALF_DUPLX_CTRL_JAMIPG_MASK  0xf      \n\n \n#define REG_MTU                     0x149c\n\n \n#define REG_WOL_CTRL                0x14a0\n#define     WOL_PATTERN_EN                  0x00000001\n#define     WOL_PATTERN_PME_EN              0x00000002\n#define     WOL_MAGIC_EN                    0x00000004\n#define     WOL_MAGIC_PME_EN                0x00000008\n#define     WOL_LINK_CHG_EN                 0x00000010\n#define     WOL_LINK_CHG_PME_EN             0x00000020\n#define     WOL_PATTERN_ST                  0x00000100\n#define     WOL_MAGIC_ST                    0x00000200\n#define     WOL_LINKCHG_ST                  0x00000400\n#define     WOL_CLK_SWITCH_EN               0x00008000\n#define     WOL_PT0_EN                      0x00010000\n#define     WOL_PT1_EN                      0x00020000\n#define     WOL_PT2_EN                      0x00040000\n#define     WOL_PT3_EN                      0x00080000\n#define     WOL_PT4_EN                      0x00100000\n#define     WOL_PT5_EN                      0x00200000\n#define     WOL_PT6_EN                      0x00400000\n \n#define REG_WOL_PATTERN_LEN         0x14a4\n#define     WOL_PT_LEN_MASK                 0x7f\n#define     WOL_PT0_LEN_SHIFT               0\n#define     WOL_PT1_LEN_SHIFT               8\n#define     WOL_PT2_LEN_SHIFT               16\n#define     WOL_PT3_LEN_SHIFT               24\n#define     WOL_PT4_LEN_SHIFT               0\n#define     WOL_PT5_LEN_SHIFT               8\n#define     WOL_PT6_LEN_SHIFT               16\n\n \n#define REG_SRAM_TRD_ADDR           0x1518\n#define REG_SRAM_TRD_LEN            0x151C\n#define REG_SRAM_RXF_ADDR           0x1520\n#define REG_SRAM_RXF_LEN            0x1524\n#define REG_SRAM_TXF_ADDR           0x1528\n#define REG_SRAM_TXF_LEN            0x152C\n#define REG_SRAM_TCPH_ADDR          0x1530\n#define REG_SRAM_PKTH_ADDR          0x1532\n\n \n#define REG_LOAD_PTR                0x1534   \n\n \n\n \n#define REG_RXF3_BASE_ADDR_HI           0x153C\n#define REG_DESC_BASE_ADDR_HI           0x1540\n#define REG_RXF0_BASE_ADDR_HI           0x1540  \n#define REG_HOST_RXF0_PAGE0_LO          0x1544\n#define REG_HOST_RXF0_PAGE1_LO          0x1548\n#define REG_TPD_BASE_ADDR_LO            0x154C\n#define REG_RXF1_BASE_ADDR_HI           0x1550\n#define REG_RXF2_BASE_ADDR_HI           0x1554\n#define REG_HOST_RXFPAGE_SIZE           0x1558\n#define REG_TPD_RING_SIZE               0x155C\n \n#define REG_RSS_KEY0                    0x14B0\n#define REG_RSS_KEY1                    0x14B4\n#define REG_RSS_KEY2                    0x14B8\n#define REG_RSS_KEY3                    0x14BC\n#define REG_RSS_KEY4                    0x14C0\n#define REG_RSS_KEY5                    0x14C4\n#define REG_RSS_KEY6                    0x14C8\n#define REG_RSS_KEY7                    0x14CC\n#define REG_RSS_KEY8                    0x14D0\n#define REG_RSS_KEY9                    0x14D4\n#define REG_IDT_TABLE4                  0x14E0\n#define REG_IDT_TABLE5                  0x14E4\n#define REG_IDT_TABLE6                  0x14E8\n#define REG_IDT_TABLE7                  0x14EC\n#define REG_IDT_TABLE0                  0x1560\n#define REG_IDT_TABLE1                  0x1564\n#define REG_IDT_TABLE2                  0x1568\n#define REG_IDT_TABLE3                  0x156C\n#define REG_IDT_TABLE                   REG_IDT_TABLE0\n#define REG_RSS_HASH_VALUE              0x1570\n#define REG_RSS_HASH_FLAG               0x1574\n#define REG_BASE_CPU_NUMBER             0x157C\n\n\n \n#define REG_TXQ_CTRL                0x1580\n#define     TXQ_CTRL_NUM_TPD_BURST_MASK     0xF\n#define     TXQ_CTRL_NUM_TPD_BURST_SHIFT    0\n#define     TXQ_CTRL_EN                     0x20   \n#define     TXQ_CTRL_ENH_MODE               0x40   \n#define     TXQ_CTRL_TXF_BURST_NUM_SHIFT    16     \n#define     TXQ_CTRL_TXF_BURST_NUM_MASK     0xffff\n\n \n#define REG_TX_EARLY_TH                     0x1584  \n \n#define     TX_TX_EARLY_TH_MASK             0x7ff\n#define     TX_TX_EARLY_TH_SHIFT            0\n\n\n \n#define REG_RXQ_CTRL                0x15A0\n#define         RXQ_CTRL_PBA_ALIGN_32                   0    \n#define         RXQ_CTRL_PBA_ALIGN_64                   1\n#define         RXQ_CTRL_PBA_ALIGN_128                  2\n#define         RXQ_CTRL_PBA_ALIGN_256                  3\n#define         RXQ_CTRL_Q1_EN\t\t\t\t0x10\n#define         RXQ_CTRL_Q2_EN\t\t\t\t0x20\n#define         RXQ_CTRL_Q3_EN\t\t\t\t0x40\n#define         RXQ_CTRL_IPV6_XSUM_VERIFY_EN\t\t0x80\n#define         RXQ_CTRL_HASH_TLEN_SHIFT                8\n#define         RXQ_CTRL_HASH_TLEN_MASK                 0xFF\n#define         RXQ_CTRL_HASH_TYPE_IPV4                 0x10000\n#define         RXQ_CTRL_HASH_TYPE_IPV4_TCP             0x20000\n#define         RXQ_CTRL_HASH_TYPE_IPV6                 0x40000\n#define         RXQ_CTRL_HASH_TYPE_IPV6_TCP             0x80000\n#define         RXQ_CTRL_RSS_MODE_DISABLE               0\n#define         RXQ_CTRL_RSS_MODE_SQSINT                0x4000000\n#define         RXQ_CTRL_RSS_MODE_MQUESINT              0x8000000\n#define         RXQ_CTRL_RSS_MODE_MQUEMINT              0xC000000\n#define         RXQ_CTRL_NIP_QUEUE_SEL_TBL              0x10000000\n#define         RXQ_CTRL_HASH_ENABLE                    0x20000000\n#define         RXQ_CTRL_CUT_THRU_EN                    0x40000000\n#define         RXQ_CTRL_EN                             0x80000000\n\n \n#define REG_RXQ_JMBOSZ_RRDTIM       0x15A4\n \n#define         RXQ_JMBOSZ_TH_MASK      0x7ff\n#define         RXQ_JMBOSZ_TH_SHIFT         0   \n#define         RXQ_JMBO_LKAH_MASK          0xf\n#define         RXQ_JMBO_LKAH_SHIFT         11\n\n \n#define REG_RXQ_RXF_PAUSE_THRESH    0x15A8\n#define     RXQ_RXF_PAUSE_TH_HI_SHIFT       0\n#define     RXQ_RXF_PAUSE_TH_HI_MASK        0xfff\n#define     RXQ_RXF_PAUSE_TH_LO_SHIFT       16\n#define     RXQ_RXF_PAUSE_TH_LO_MASK        0xfff\n\n\n \n#define REG_DMA_CTRL                0x15C0\n#define     DMA_CTRL_DMAR_IN_ORDER          0x1\n#define     DMA_CTRL_DMAR_ENH_ORDER         0x2\n#define     DMA_CTRL_DMAR_OUT_ORDER         0x4\n#define     DMA_CTRL_RCB_VALUE              0x8\n#define     DMA_CTRL_DMAR_BURST_LEN_SHIFT   4\n#define     DMA_CTRL_DMAR_BURST_LEN_MASK    7\n#define     DMA_CTRL_DMAW_BURST_LEN_SHIFT   7\n#define     DMA_CTRL_DMAW_BURST_LEN_MASK    7\n#define     DMA_CTRL_DMAR_REQ_PRI           0x400\n#define     DMA_CTRL_DMAR_DLY_CNT_MASK      0x1F\n#define     DMA_CTRL_DMAR_DLY_CNT_SHIFT     11\n#define     DMA_CTRL_DMAW_DLY_CNT_MASK      0xF\n#define     DMA_CTRL_DMAW_DLY_CNT_SHIFT     16\n#define     DMA_CTRL_TXCMB_EN               0x100000\n#define     DMA_CTRL_RXCMB_EN\t\t\t\t0x200000\n\n\n \n#define REG_SMB_STAT_TIMER                      0x15C4\n#define REG_TRIG_RRD_THRESH                     0x15CA\n#define REG_TRIG_TPD_THRESH                     0x15C8\n#define REG_TRIG_TXTIMER                        0x15CC\n#define REG_TRIG_RXTIMER                        0x15CE\n\n \n#define REG_HOST_RXF1_PAGE0_LO                  0x15D0\n#define REG_HOST_RXF1_PAGE1_LO                  0x15D4\n#define REG_HOST_RXF2_PAGE0_LO                  0x15D8\n#define REG_HOST_RXF2_PAGE1_LO                  0x15DC\n#define REG_HOST_RXF3_PAGE0_LO                  0x15E0\n#define REG_HOST_RXF3_PAGE1_LO                  0x15E4\n\n \n#define REG_MB_RXF1_RADDR                       0x15B4\n#define REG_MB_RXF2_RADDR                       0x15B8\n#define REG_MB_RXF3_RADDR                       0x15BC\n#define REG_MB_TPD_PROD_IDX                     0x15F0\n\n \n#define REG_HOST_RXF0_PAGE0_VLD     0x15F4\n#define     HOST_RXF_VALID              1\n#define     HOST_RXF_PAGENO_SHIFT       1\n#define     HOST_RXF_PAGENO_MASK        0x7F\n#define REG_HOST_RXF0_PAGE1_VLD     0x15F5\n#define REG_HOST_RXF1_PAGE0_VLD     0x15F6\n#define REG_HOST_RXF1_PAGE1_VLD     0x15F7\n#define REG_HOST_RXF2_PAGE0_VLD     0x15F8\n#define REG_HOST_RXF2_PAGE1_VLD     0x15F9\n#define REG_HOST_RXF3_PAGE0_VLD     0x15FA\n#define REG_HOST_RXF3_PAGE1_VLD     0x15FB\n\n \n#define REG_ISR    0x1600\n#define  ISR_SMB   \t\t1\n#define  ISR_TIMER\t\t2        \n \n#define  ISR_MANUAL         \t4\n#define  ISR_HW_RXF_OV          8         \n#define  ISR_HOST_RXF0_OV       0x10\n#define  ISR_HOST_RXF1_OV       0x20\n#define  ISR_HOST_RXF2_OV       0x40\n#define  ISR_HOST_RXF3_OV       0x80\n#define  ISR_TXF_UN             0x100\n#define  ISR_RX0_PAGE_FULL      0x200\n#define  ISR_DMAR_TO_RST        0x400\n#define  ISR_DMAW_TO_RST        0x800\n#define  ISR_GPHY               0x1000\n#define  ISR_TX_CREDIT          0x2000\n#define  ISR_GPHY_LPW           0x4000     \n#define  ISR_RX_PKT             0x10000    \n#define  ISR_TX_PKT             0x20000    \n#define  ISR_TX_DMA             0x40000\n#define  ISR_RX_PKT_1           0x80000\n#define  ISR_RX_PKT_2           0x100000\n#define  ISR_RX_PKT_3           0x200000\n#define  ISR_MAC_RX             0x400000\n#define  ISR_MAC_TX             0x800000\n#define  ISR_UR_DETECTED        0x1000000\n#define  ISR_FERR_DETECTED      0x2000000\n#define  ISR_NFERR_DETECTED     0x4000000\n#define  ISR_CERR_DETECTED      0x8000000\n#define  ISR_PHY_LINKDOWN       0x10000000\n#define  ISR_DIS_INT            0x80000000\n\n\n \n#define REG_IMR 0x1604\n\n\n#define IMR_NORMAL_MASK (\\\n\t\tISR_SMB\t        |\\\n\t\tISR_TXF_UN      |\\\n\t\tISR_HW_RXF_OV   |\\\n\t\tISR_HOST_RXF0_OV|\\\n\t\tISR_MANUAL      |\\\n\t\tISR_GPHY        |\\\n\t\tISR_GPHY_LPW    |\\\n\t\tISR_DMAR_TO_RST |\\\n\t\tISR_DMAW_TO_RST |\\\n\t\tISR_PHY_LINKDOWN|\\\n\t\tISR_RX_PKT      |\\\n\t\tISR_TX_PKT)\n\n#define ISR_TX_EVENT (ISR_TXF_UN | ISR_TX_PKT)\n#define ISR_RX_EVENT (ISR_HOST_RXF0_OV | ISR_HW_RXF_OV | ISR_RX_PKT)\n\n#define REG_MAC_RX_STATUS_BIN 0x1700\n#define REG_MAC_RX_STATUS_END 0x175c\n#define REG_MAC_TX_STATUS_BIN 0x1760\n#define REG_MAC_TX_STATUS_END 0x17c0\n\n \n#define REG_HOST_RXF0_PAGEOFF 0x1800\n#define REG_TPD_CONS_IDX      0x1804\n#define REG_HOST_RXF1_PAGEOFF 0x1808\n#define REG_HOST_RXF2_PAGEOFF 0x180C\n#define REG_HOST_RXF3_PAGEOFF 0x1810\n\n \n#define REG_HOST_RXF0_MB0_LO  0x1820\n#define REG_HOST_RXF0_MB1_LO  0x1824\n#define REG_HOST_RXF1_MB0_LO  0x1828\n#define REG_HOST_RXF1_MB1_LO  0x182C\n#define REG_HOST_RXF2_MB0_LO  0x1830\n#define REG_HOST_RXF2_MB1_LO  0x1834\n#define REG_HOST_RXF3_MB0_LO  0x1838\n#define REG_HOST_RXF3_MB1_LO  0x183C\n\n \n#define REG_HOST_TX_CMB_LO    0x1840\n#define REG_HOST_SMB_ADDR_LO  0x1844\n\n \n#define REG_DEBUG_DATA0 0x1900\n#define REG_DEBUG_DATA1 0x1904\n\n \n \n#define MII_AT001_PSCR                  0x10\n#define MII_AT001_PSSR                  0x11\n#define MII_INT_CTRL                    0x12\n#define MII_INT_STATUS                  0x13\n#define MII_SMARTSPEED                  0x14\n#define MII_LBRERROR                    0x18\n#define MII_RESV2                       0x1a\n\n#define MII_DBG_ADDR\t\t\t0x1D\n#define MII_DBG_DATA\t\t\t0x1E\n\n \n#define MII_AR_DEFAULT_CAP_MASK                 0\n\n \n#define MII_AT001_CR_1000T_SPEED_MASK \\\n\t(ADVERTISE_1000FULL | ADVERTISE_1000HALF)\n#define MII_AT001_CR_1000T_DEFAULT_CAP_MASK\tMII_AT001_CR_1000T_SPEED_MASK\n\n \n#define MII_AT001_PSCR_JABBER_DISABLE           0x0001   \n#define MII_AT001_PSCR_POLARITY_REVERSAL        0x0002   \n#define MII_AT001_PSCR_SQE_TEST                 0x0004   \n#define MII_AT001_PSCR_MAC_POWERDOWN            0x0008\n#define MII_AT001_PSCR_CLK125_DISABLE           0x0010   \n#define MII_AT001_PSCR_MDI_MANUAL_MODE          0x0000   \n \n#define MII_AT001_PSCR_MDIX_MANUAL_MODE         0x0020   \n#define MII_AT001_PSCR_AUTO_X_1000T             0x0040   \n#define MII_AT001_PSCR_AUTO_X_MODE              0x0060   \n#define MII_AT001_PSCR_10BT_EXT_DIST_ENABLE     0x0080\n \n#define MII_AT001_PSCR_MII_5BIT_ENABLE          0x0100\n \n#define MII_AT001_PSCR_SCRAMBLER_DISABLE        0x0200   \n#define MII_AT001_PSCR_FORCE_LINK_GOOD          0x0400   \n#define MII_AT001_PSCR_ASSERT_CRS_ON_TX         0x0800   \n#define MII_AT001_PSCR_POLARITY_REVERSAL_SHIFT    1\n#define MII_AT001_PSCR_AUTO_X_MODE_SHIFT          5\n#define MII_AT001_PSCR_10BT_EXT_DIST_ENABLE_SHIFT 7\n \n#define MII_AT001_PSSR_SPD_DPLX_RESOLVED        0x0800   \n#define MII_AT001_PSSR_DPLX                     0x2000   \n#define MII_AT001_PSSR_SPEED                    0xC000   \n#define MII_AT001_PSSR_10MBS                    0x0000   \n#define MII_AT001_PSSR_100MBS                   0x4000   \n#define MII_AT001_PSSR_1000MBS                  0x8000   \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}