
AVR32 Template.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00002fbc  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80005000  80005000  00005400  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000158  80005200  80005200  00005600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         000005d0  00000008  80005358  00005808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006f0  000005d8  000005d8  00000000  2**2
                  ALLOC
  8 .heap         0000e338  00000cc8  00000cc8  00000000  2**0
                  ALLOC
  9 .comment      00000030  00000000  00000000  00005dd8  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000b38  00000000  00000000  00005e08  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 000018e7  00000000  00000000  00006940  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00022787  00000000  00000000  00008227  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003e4a  00000000  00000000  0002a9ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c735  00000000  00000000  0002e7f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001aa4  00000000  00000000  0003af30  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00007a32  00000000  00000000  0003c9d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00004a9f  00000000  00000000  00044406  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 0104ab65  00000000  00000000  00048ea5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 20 .debug_ranges 00000bd8  00000000  00000000  01093a0a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf ef 5c 	sub	pc,pc,-4260

Disassembly of section .text:

80002004 <board_init>:
#endif



void board_init (void)
{
80002004:	d4 01       	pushm	lr
    gpio_configure_pin (LED0_GPIO, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002006:	30 3b       	mov	r11,3
80002008:	32 3c       	mov	r12,35
8000200a:	f0 1f 00 0a 	mcall	80002030 <board_init+0x2c>
    gpio_configure_pin (LED1_GPIO, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000200e:	30 3b       	mov	r11,3
80002010:	34 9c       	mov	r12,73
80002012:	f0 1f 00 08 	mcall	80002030 <board_init+0x2c>
    gpio_configure_pin (LED2_GPIO, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002016:	30 3b       	mov	r11,3
80002018:	32 2c       	mov	r12,34
8000201a:	f0 1f 00 06 	mcall	80002030 <board_init+0x2c>
    gpio_configure_pin (LED3_GPIO, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000201e:	30 3b       	mov	r11,3
80002020:	32 6c       	mov	r12,38
80002022:	f0 1f 00 04 	mcall	80002030 <board_init+0x2c>

    gpio_configure_pin (GPIO_PUSH_BUTTON_0, (GPIO_DIR_INPUT | GPIO_PULL_UP));
80002026:	30 4b       	mov	r11,4
80002028:	32 1c       	mov	r12,33
8000202a:	f0 1f 00 02 	mcall	80002030 <board_init+0x2c>
     * the platform Xplained board has configured basic clock settings,
     * GPIO pin mapping, interrupt controller options, etc.
     */
    sensor_board_init ();
#endif
}
8000202e:	d8 02       	popm	pc
80002030:	80 00       	ld.sh	r0,r0[0x0]
80002032:	20 68       	sub	r8,6

80002034 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
  u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002034:	fe 68 14 00 	mov	r8,-125952
80002038:	70 09       	ld.w	r9,r8[0x0]
  u_avr32_flashc_fcr.FCR.fws = wait_state;
8000203a:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
  AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000203e:	91 09       	st.w	r8[0x0],r9
}
80002040:	5e fc       	retal	r12
80002042:	d7 03       	nop

80002044 <flashc_set_bus_freq>:


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
80002044:	d4 01       	pushm	lr
  if(cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ)
80002046:	e0 68 50 ff 	mov	r8,20735
8000204a:	ea 18 02 25 	orh	r8,0x225
8000204e:	10 3c       	cp.w	r12,r8
80002050:	e0 88 00 06 	brls	8000205c <flashc_set_bus_freq+0x18>
  {
    // Set 1 WS.
    flashc_set_wait_state(1);
80002054:	30 1c       	mov	r12,1
80002056:	f0 1f 00 04 	mcall	80002064 <flashc_set_bus_freq+0x20>
8000205a:	d8 02       	popm	pc
  }
  else
  {
    // Set 0 WS.
    flashc_set_wait_state(0);
8000205c:	30 0c       	mov	r12,0
8000205e:	f0 1f 00 02 	mcall	80002064 <flashc_set_bus_freq+0x20>
80002062:	d8 02       	popm	pc
80002064:	80 00       	ld.sh	r0,r0[0x0]
80002066:	20 34       	sub	r4,3

80002068 <gpio_configure_pin>:

#endif

void gpio_configure_pin(uint32_t pin, uint32_t flags)
{  
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];  
80002068:	f8 08 16 05 	lsr	r8,r12,0x5
8000206c:	a9 68       	lsl	r8,0x8
8000206e:	e0 28 f0 00 	sub	r8,61440
    if (flags & GPIO_PULL_DOWN)
            gpio_port->pders = 1 << (pin & 0x1F);
    else
            gpio_port->pderc = 1 << (pin & 0x1F);
#endif    
    if (flags & GPIO_PULL_UP)
80002072:	16 99       	mov	r9,r11
80002074:	e2 19 00 04 	andl	r9,0x4,COH
80002078:	c0 70       	breq	80002086 <gpio_configure_pin+0x1e>
            gpio_port->puers = 1 << (pin & 0x1F);
8000207a:	30 19       	mov	r9,1
8000207c:	f2 0c 09 49 	lsl	r9,r9,r12
80002080:	f1 49 00 74 	st.w	r8[116],r9
80002084:	c0 68       	rjmp	80002090 <gpio_configure_pin+0x28>
    else
            gpio_port->puerc = 1 << (pin & 0x1F);
80002086:	30 19       	mov	r9,1
80002088:	f2 0c 09 49 	lsl	r9,r9,r12
8000208c:	f1 49 00 78 	st.w	r8[120],r9
            else
                    gpio_port->odcr1c = 1 << (pin & 0x1F);
#endif

    /* Select interrupt level for group */
    if (flags & GPIO_INTERRUPT) {
80002090:	16 99       	mov	r9,r11
80002092:	e2 19 00 80 	andl	r9,0x80,COH
80002096:	c2 40       	breq	800020de <gpio_configure_pin+0x76>
            if (flags & GPIO_BOTHEDGES)
80002098:	16 99       	mov	r9,r11
8000209a:	e2 19 01 80 	andl	r9,0x180,COH
8000209e:	c0 90       	breq	800020b0 <gpio_configure_pin+0x48>
            {
                   gpio_port->imr0c = 1 << (pin & 0x1F);
800020a0:	30 19       	mov	r9,1
800020a2:	f2 0c 09 49 	lsl	r9,r9,r12
800020a6:	f1 49 00 a8 	st.w	r8[168],r9
                   gpio_port->imr1c = 1 << (pin & 0x1F);
800020aa:	f1 49 00 b8 	st.w	r8[184],r9
800020ae:	c1 88       	rjmp	800020de <gpio_configure_pin+0x76>
            }
            else if (flags & GPIO_RISING)
800020b0:	16 99       	mov	r9,r11
800020b2:	e2 19 02 80 	andl	r9,0x280,COH
800020b6:	c0 90       	breq	800020c8 <gpio_configure_pin+0x60>
            {
                   gpio_port->imr0s = 1 << (pin & 0x1F);
800020b8:	30 19       	mov	r9,1
800020ba:	f2 0c 09 49 	lsl	r9,r9,r12
800020be:	f1 49 00 a4 	st.w	r8[164],r9
                   gpio_port->imr1c = 1 << (pin & 0x1F);
800020c2:	f1 49 00 b8 	st.w	r8[184],r9
800020c6:	c0 c8       	rjmp	800020de <gpio_configure_pin+0x76>
            }
            else if (flags & GPIO_FALLING)
800020c8:	16 99       	mov	r9,r11
800020ca:	e2 19 03 80 	andl	r9,0x380,COH
800020ce:	c0 80       	breq	800020de <gpio_configure_pin+0x76>
            {
                   gpio_port->imr0c = 1 << (pin & 0x1F);
800020d0:	30 19       	mov	r9,1
800020d2:	f2 0c 09 49 	lsl	r9,r9,r12
800020d6:	f1 49 00 a8 	st.w	r8[168],r9
                   gpio_port->imr1s = 1 << (pin & 0x1F);
800020da:	f1 49 00 b4 	st.w	r8[180],r9
            }
    }

    /* Select direction and initial pin state */
    if (flags & GPIO_DIR_OUTPUT) {
800020de:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
800020e2:	c1 50       	breq	8000210c <gpio_configure_pin+0xa4>
            if (flags & GPIO_INIT_HIGH)
800020e4:	e2 1b 00 02 	andl	r11,0x2,COH
800020e8:	c0 70       	breq	800020f6 <gpio_configure_pin+0x8e>
                    gpio_port->ovrs = 1 << (pin & 0x1F);
800020ea:	30 19       	mov	r9,1
800020ec:	f2 0c 09 49 	lsl	r9,r9,r12
800020f0:	f1 49 00 54 	st.w	r8[84],r9
800020f4:	c0 68       	rjmp	80002100 <gpio_configure_pin+0x98>
            else
                    gpio_port->ovrc = 1 << (pin & 0x1F);
800020f6:	30 19       	mov	r9,1
800020f8:	f2 0c 09 49 	lsl	r9,r9,r12
800020fc:	f1 49 00 58 	st.w	r8[88],r9
            gpio_port->oders = 1 << (pin & 0x1F);
80002100:	30 19       	mov	r9,1
80002102:	f2 0c 09 49 	lsl	r9,r9,r12
80002106:	f1 49 00 44 	st.w	r8[68],r9
8000210a:	c0 68       	rjmp	80002116 <gpio_configure_pin+0xae>
    } else {
            gpio_port->oderc = 1 << (pin & 0x1F);
8000210c:	30 19       	mov	r9,1
8000210e:	f2 0c 09 49 	lsl	r9,r9,r12
80002112:	f1 49 00 48 	st.w	r8[72],r9
    }

    /* Enable GPIO */
    gpio_port->gpers = 1 << (pin & 0x1F);
80002116:	30 19       	mov	r9,1
80002118:	f2 0c 09 4c 	lsl	r12,r9,r12
8000211c:	91 1c       	st.w	r8[0x4],r12
}
8000211e:	5e fc       	retal	r12

80002120 <gpio_get_pin_value>:
    gpio_port->gpers = mask;
}

int gpio_get_pin_value(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
80002120:	f8 08 16 05 	lsr	r8,r12,0x5
80002124:	a9 68       	lsl	r8,0x8
80002126:	e0 28 f0 00 	sub	r8,61440
  return (gpio_port->pvr >> (pin & 0x1F)) & 1;
8000212a:	71 88       	ld.w	r8,r8[0x60]
8000212c:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80002130:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002134:	5e fc       	retal	r12

80002136 <gpio_set_gpio_pin>:
}


void gpio_set_gpio_pin(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
80002136:	f8 08 16 05 	lsr	r8,r12,0x5
8000213a:	a9 68       	lsl	r8,0x8
8000213c:	e0 28 f0 00 	sub	r8,61440
  gpio_port->ovrs  = 1 << (pin & 0x1F); // Value to be driven on the I/O line: 1.
80002140:	30 19       	mov	r9,1
80002142:	f2 0c 09 4c 	lsl	r12,r9,r12
80002146:	f1 4c 00 54 	st.w	r8[84],r12
  gpio_port->oders = 1 << (pin & 0x1F); // The GPIO output driver is enabled for that pin.
8000214a:	f1 4c 00 44 	st.w	r8[68],r12
  gpio_port->gpers = 1 << (pin & 0x1F); // The GPIO module controls that pin.
8000214e:	91 1c       	st.w	r8[0x4],r12
}
80002150:	5e fc       	retal	r12

80002152 <gpio_clr_gpio_pin>:
  gpio_port->ovrc  = 1 << (pin & 0x1F); // Value to be driven on the I/O line: 0.
}

void gpio_clr_gpio_pin(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
80002152:	f8 08 16 05 	lsr	r8,r12,0x5
80002156:	a9 68       	lsl	r8,0x8
80002158:	e0 28 f0 00 	sub	r8,61440
  gpio_port->ovrc  = 1 << (pin & 0x1F); // Value to be driven on the I/O line: 0.
8000215c:	30 19       	mov	r9,1
8000215e:	f2 0c 09 4c 	lsl	r12,r9,r12
80002162:	f1 4c 00 58 	st.w	r8[88],r12
  gpio_port->oders = 1 << (pin & 0x1F); // The GPIO output driver is enabled for that pin.
80002166:	f1 4c 00 44 	st.w	r8[68],r12
  gpio_port->gpers = 1 << (pin & 0x1F); // The GPIO module controls that pin.  
8000216a:	91 1c       	st.w	r8[0x4],r12
}
8000216c:	5e fc       	retal	r12

8000216e <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
8000216e:	c0 08       	rjmp	8000216e <_unhandled_interrupt>

80002170 <INTC_register_interrupt>:


void INTC_register_interrupt(__int_handler handler, unsigned int irq, unsigned int int_level)
{
  // Determine the group of the IRQ.
  unsigned int int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002170:	f6 08 16 05 	lsr	r8,r11,0x5

  // Store in _int_line_handler_table_x the pointer to the interrupt handler, so
  // that _get_interrupt_handler can retrieve it when the interrupt is vectored.
  _int_handler_table[int_grp]._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP] = handler;
80002174:	48 99       	lddpc	r9,80002198 <INTC_register_interrupt+0x28>
80002176:	f2 08 00 39 	add	r9,r9,r8<<0x3
8000217a:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
8000217e:	72 19       	ld.w	r9,r9[0x4]
80002180:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
  // Program the corresponding IPRX register to set the interrupt priority level
  // and the interrupt vector offset that will be fetched by the core interrupt
  // system.
  // NOTE: The _intx functions are intermediate assembly functions between the
  // core interrupt system and the user interrupt handler.
  AVR32_INTC.ipr[int_grp] = ipr_val[int_level & (AVR32_INTC_IPR_INTLEVEL_MASK >> AVR32_INTC_IPR_INTLEVEL_OFFSET)];
80002184:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
80002188:	48 59       	lddpc	r9,8000219c <INTC_register_interrupt+0x2c>
8000218a:	f2 0a 03 2a 	ld.w	r10,r9[r10<<0x2]
8000218e:	fe 79 08 00 	mov	r9,-63488
80002192:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
}
80002196:	5e fc       	retal	r12
80002198:	80 00       	ld.sh	r0,r0[0x0]
8000219a:	52 00       	stdsp	sp[0x80],r0
8000219c:	80 00       	ld.sh	r0,r0[0x0]
8000219e:	51 3c       	stdsp	sp[0x4c],r12

800021a0 <INTC_init_interrupts>:
{
  Set_system_register(AVR32_EVBA, (int)&_evba );
}

void INTC_init_interrupts(void)
{
800021a0:	d4 21       	pushm	r4-r7,lr
}

//! Init EVBA address. This sequence might also be done in the utils/startup/startup_uc3.S file.
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int)&_evba );
800021a2:	49 18       	lddpc	r8,800021e4 <INTC_init_interrupts+0x44>
800021a4:	e3 b8 00 01 	mtsr	0x4,r8
800021a8:	49 0e       	lddpc	lr,800021e8 <INTC_init_interrupts+0x48>
800021aa:	30 07       	mov	r7,0
800021ac:	0e 94       	mov	r4,r7
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
    {
      // Assign _unhandled_interrupt as default interrupt handler.
      _int_handler_table[int_grp]._int_line_handler_table[int_req] = &_unhandled_interrupt;
800021ae:	49 0c       	lddpc	r12,800021ec <INTC_init_interrupts+0x4c>
    }

    // Set the interrupt group priority register to its default value.
    // By default, all interrupt groups are linked to the interrupt priority
    // level 0 and to the interrupt vector _int0.
    AVR32_INTC.ipr[int_grp] = ipr_val[AVR32_INTC_INT0];
800021b0:	49 08       	lddpc	r8,800021f0 <INTC_init_interrupts+0x50>
800021b2:	70 05       	ld.w	r5,r8[0x0]
800021b4:	fe 76 08 00 	mov	r6,-63488
800021b8:	c1 08       	rjmp	800021d8 <INTC_init_interrupts+0x38>
}

//! Init EVBA address. This sequence might also be done in the utils/startup/startup_uc3.S file.
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int)&_evba );
800021ba:	08 98       	mov	r8,r4
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
    {
      // Assign _unhandled_interrupt as default interrupt handler.
      _int_handler_table[int_grp]._int_line_handler_table[int_req] = &_unhandled_interrupt;
800021bc:	7c 1b       	ld.w	r11,lr[0x4]

  // For all interrupt groups,
  for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
800021be:	7c 0a       	ld.w	r10,lr[0x0]
    {
      // Assign _unhandled_interrupt as default interrupt handler.
      _int_handler_table[int_grp]._int_line_handler_table[int_req] = &_unhandled_interrupt;
800021c0:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12

  // For all interrupt groups,
  for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
800021c4:	2f f8       	sub	r8,-1
800021c6:	10 3a       	cp.w	r10,r8
800021c8:	fe 9b ff fc 	brhi	800021c0 <INTC_init_interrupts+0x20>
    }

    // Set the interrupt group priority register to its default value.
    // By default, all interrupt groups are linked to the interrupt priority
    // level 0 and to the interrupt vector _int0.
    AVR32_INTC.ipr[int_grp] = ipr_val[AVR32_INTC_INT0];
800021cc:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
  unsigned int int_grp, int_req;

  INTC_init_evba();

  // For all interrupt groups,
  for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
800021d0:	2f f7       	sub	r7,-1
800021d2:	2f 8e       	sub	lr,-8
800021d4:	59 e7       	cp.w	r7,30
800021d6:	c0 50       	breq	800021e0 <INTC_init_interrupts+0x40>
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
800021d8:	7c 08       	ld.w	r8,lr[0x0]
800021da:	58 08       	cp.w	r8,0
800021dc:	ce f1       	brne	800021ba <INTC_init_interrupts+0x1a>
800021de:	cf 7b       	rjmp	800021cc <INTC_init_interrupts+0x2c>
800021e0:	d8 22       	popm	r4-r7,pc
800021e2:	00 00       	add	r0,r0
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	50 00       	stdsp	sp[0x0],r0
800021e8:	80 00       	ld.sh	r0,r0[0x0]
800021ea:	52 00       	stdsp	sp[0x80],r0
800021ec:	80 00       	ld.sh	r0,r0[0x0]
800021ee:	21 6e       	sub	lr,22
800021f0:	80 00       	ld.sh	r0,r0[0x0]
800021f2:	51 3c       	stdsp	sp[0x4c],r12

800021f4 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(unsigned int int_level)
{
  // ICR3 is mapped first, ICR0 last.
  // Code in exception.S puts int_level in R12 which is used by AVR32-GCC to
  // pass a single argument to a function.
  unsigned int int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800021f4:	fe 78 08 00 	mov	r8,-63488
800021f8:	e0 69 00 83 	mov	r9,131
800021fc:	f2 0c 01 0c 	sub	r12,r9,r12
80002200:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
  unsigned int int_req = AVR32_INTC.irr[int_grp];
80002204:	f2 ca ff c0 	sub	r10,r9,-64
80002208:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
  // exception.S will provide the interrupt handler with a clean interrupt stack
  // frame, with nothing more pushed onto the stack. The interrupt handler must
  // manage the `rete' instruction, what can be done thanks to pure assembly,
  // inline assembly or the `__attribute__((__interrupt__))' C function
  // attribute.
  return (int_req) ? _int_handler_table[int_grp]._int_line_handler_table[32 - clz(int_req) - 1] : NULL;
8000220c:	58 08       	cp.w	r8,0
8000220e:	c0 21       	brne	80002212 <_get_interrupt_handler+0x1e>
80002210:	5e fd       	retal	0
80002212:	f0 08 12 00 	clz	r8,r8
80002216:	48 5a       	lddpc	r10,80002228 <_get_interrupt_handler+0x34>
80002218:	f4 09 00 39 	add	r9,r10,r9<<0x3
8000221c:	f0 08 11 1f 	rsub	r8,r8,31
80002220:	72 19       	ld.w	r9,r9[0x4]
80002222:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
}
80002226:	5e fc       	retal	r12
80002228:	80 00       	ld.sh	r0,r0[0x0]
8000222a:	52 00       	stdsp	sp[0x80],r0

8000222c <udd_include_vbus_monitoring>:


bool udd_include_vbus_monitoring(void)
{
	return true;
}
8000222c:	5e ff       	retal	1

8000222e <udd_is_high_speed>:
#ifdef USB_DEVICE_HS_SUPPORT
	return !Is_udd_full_speed_mode();
#else
	return false;
#endif
}
8000222e:	5e fd       	retal	0

80002230 <udd_set_address>:


void udd_set_address(uint8_t address)
{
	udd_disable_address();
80002230:	fe 68 00 00 	mov	r8,-131072
80002234:	70 09       	ld.w	r9,r8[0x0]
80002236:	a7 d9       	cbr	r9,0x7
80002238:	91 09       	st.w	r8[0x0],r9
	udd_configure_address(address);
8000223a:	70 09       	ld.w	r9,r8[0x0]
8000223c:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80002240:	e0 19 ff 80 	andl	r9,0xff80
80002244:	f9 e9 10 09 	or	r9,r12,r9
80002248:	91 09       	st.w	r8[0x0],r9
	udd_enable_address();
8000224a:	70 09       	ld.w	r9,r8[0x0]
8000224c:	a7 b9       	sbr	r9,0x7
8000224e:	91 09       	st.w	r8[0x0],r9
}
80002250:	5e fc       	retal	r12

80002252 <udd_getaddress>:


uint8_t udd_getaddress(void)
{
	return udd_get_configured_address();
80002252:	fe 68 00 00 	mov	r8,-131072
80002256:	70 0c       	ld.w	r12,r8[0x0]
}
80002258:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
8000225c:	5e fc       	retal	r12

8000225e <udd_get_frame_number>:


uint16_t udd_get_frame_number(void)
{
	return udd_frame_number();
8000225e:	fe 68 00 00 	mov	r8,-131072
80002262:	70 8c       	ld.w	r12,r8[0x20]
}
80002264:	f9 dc c0 6b 	bfextu	r12,r12,0x3,0xb
80002268:	5e fc       	retal	r12

8000226a <udd_get_micro_frame_number>:

uint16_t udd_get_micro_frame_number(void)
{
	return udd_micro_frame_number();
8000226a:	fe 68 00 00 	mov	r8,-131072
8000226e:	70 8c       	ld.w	r12,r8[0x20]
}
80002270:	f9 dc c0 0e 	bfextu	r12,r12,0x0,0xe
80002274:	5e fc       	retal	r12
80002276:	d7 03       	nop

80002278 <udd_set_setup_payload>:
}


void udd_set_setup_payload( uint8_t *payload,	uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
80002278:	48 28       	lddpc	r8,80002280 <udd_set_setup_payload+0x8>
8000227a:	91 2c       	st.w	r8[0x8],r12
	udd_g_ctrlreq.payload_size = payload_size;
8000227c:	b0 6b       	st.h	r8[0xc],r11
}
8000227e:	5e fc       	retal	r12
80002280:	00 00       	add	r0,r0
80002282:	0c 98       	mov	r8,r6

80002284 <udd_ep_is_halted>:
}


bool udd_ep_is_halted(udd_ep_id_t ep)
{
	return Is_udd_endpoint_stall_requested(ep & USB_EP_ADDR_MASK);
80002284:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
80002288:	a3 68       	lsl	r8,0x2
8000228a:	e0 38 fe 40 	sub	r8,130624
8000228e:	70 0c       	ld.w	r12,r8[0x0]
}
80002290:	f9 dc c2 61 	bfextu	r12,r12,0x13,0x1
80002294:	5e fc       	retal	r12
80002296:	d7 03       	nop

80002298 <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job;
	uint8_t index = ep & USB_EP_ADDR_MASK;
80002298:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4

	if (USB_DEVICE_MAX_EP < index)
8000229c:	30 38       	mov	r8,3
8000229e:	f0 0c 18 00 	cp.b	r12,r8
800022a2:	e0 8b 00 35 	brhi	8000230c <udd_ep_set_halt+0x74>
		return false;

	ptr_job = &udd_ep_job[index - 1];
800022a6:	18 99       	mov	r9,r12
800022a8:	f8 c8 00 01 	sub	r8,r12,1
800022ac:	a5 68       	lsl	r8,0x4
800022ae:	49 9a       	lddpc	r10,80002310 <udd_ep_set_halt+0x78>
800022b0:	f4 08 00 08 	add	r8,r10,r8
	if (ptr_job->busy == true) {
800022b4:	70 0a       	ld.w	r10,r8[0x0]
800022b6:	58 0a       	cp.w	r10,0
800022b8:	c2 a5       	brlt	8000230c <udd_ep_set_halt+0x74>
		return false;	// Job on going, stall impossible
	}
	
	if (0 != udd_nb_busy_bank(index)) {
800022ba:	a3 69       	lsl	r9,0x2
800022bc:	fe 6b 01 30 	mov	r11,-130768
800022c0:	f2 0b 00 0a 	add	r10,r9,r11
800022c4:	74 0a       	ld.w	r10,r10[0x0]
800022c6:	f5 da c1 82 	bfextu	r10,r10,0xc,0x2
800022ca:	c1 10       	breq	800022ec <udd_ep_set_halt+0x54>
		// Wait end of transfer on USB line before stall endpoint
		// Flag a stall requested
		ptr_job->stall_requested = true;
800022cc:	70 0b       	ld.w	r11,r8[0x0]
800022ce:	30 1a       	mov	r10,1
800022d0:	f7 da d3 81 	bfins	r11,r10,0x1c,0x1
800022d4:	91 0b       	st.w	r8[0x0],r11
		udd_enable_bank_interrupt(index);
800022d6:	e0 39 fe 10 	sub	r9,130576
800022da:	e0 68 10 00 	mov	r8,4096
800022de:	93 08       	st.w	r9[0x0],r8
		udd_enable_endpoint_interrupt(index);
800022e0:	f0 0c 09 4c 	lsl	r12,r8,r12
800022e4:	fe 69 00 00 	mov	r9,-131072
800022e8:	93 6c       	st.w	r9[0x18],r12
800022ea:	5e fa       	retal	r10
	} else {
		// Stall endpoint
		udd_disable_endpoint_bank_autoswitch(index);
800022ec:	fe 6a 01 00 	mov	r10,-130816
800022f0:	f2 0a 00 08 	add	r8,r9,r10
800022f4:	70 0a       	ld.w	r10,r8[0x0]
800022f6:	a9 da       	cbr	r10,0x9
800022f8:	91 0a       	st.w	r8[0x0],r10
		udd_enable_stall_handshake(index);
800022fa:	e0 39 fe 10 	sub	r9,130576
800022fe:	e8 68 00 00 	mov	r8,524288
80002302:	93 08       	st.w	r9[0x0],r8
		udd_reset_data_toggle(index);
80002304:	e4 68 00 00 	mov	r8,262144
80002308:	93 08       	st.w	r9[0x0],r8
8000230a:	5e ff       	retal	1
8000230c:	5e fd       	retal	0
8000230e:	00 00       	add	r0,r0
80002310:	00 00       	add	r0,r0
80002312:	06 e8       	st.h	--r3,r8

80002314 <udd_ep_clear_halt>:
	return true;
}


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
80002314:	d4 01       	pushm	lr
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
80002316:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
	if (USB_DEVICE_MAX_EP < ep)
8000231a:	30 38       	mov	r8,3
8000231c:	f0 0c 18 00 	cp.b	r12,r8
80002320:	e0 88 00 03 	brls	80002326 <udd_ep_clear_halt+0x12>
80002324:	d8 0a       	popm	pc,r12=0
		return false;
	ptr_job = &udd_ep_job[ep - 1];
80002326:	f8 c8 00 01 	sub	r8,r12,1
8000232a:	a5 68       	lsl	r8,0x4
8000232c:	49 69       	lddpc	r9,80002384 <udd_ep_clear_halt+0x70>
8000232e:	f2 08 00 08 	add	r8,r9,r8

	if (Is_udd_endpoint_stall_requested(ep)	// Endpoint stalled
80002332:	a3 6c       	lsl	r12,0x2
80002334:	fe 6a 01 c0 	mov	r10,-130624
80002338:	f8 0a 00 09 	add	r9,r12,r10
8000233c:	72 09       	ld.w	r9,r9[0x0]
8000233e:	e6 19 00 08 	andh	r9,0x8,COH
80002342:	c0 51       	brne	8000234c <udd_ep_clear_halt+0x38>
			|| ptr_job->stall_requested) {	// Endpoint stall is requested
80002344:	70 09       	ld.w	r9,r8[0x0]
80002346:	e6 19 10 00 	andh	r9,0x1000,COH
8000234a:	c1 c0       	breq	80002382 <udd_ep_clear_halt+0x6e>
		// Remove request to stall
		ptr_job->stall_requested = false;
8000234c:	70 09       	ld.w	r9,r8[0x0]
8000234e:	30 0a       	mov	r10,0
80002350:	f3 da d3 81 	bfins	r9,r10,0x1c,0x1
80002354:	91 09       	st.w	r8[0x0],r9
		// Remove stall
		udd_disable_stall_handshake(ep);
80002356:	fe 6a 02 20 	mov	r10,-130528
8000235a:	f8 0a 00 09 	add	r9,r12,r10
8000235e:	e8 6a 00 00 	mov	r10,524288
80002362:	93 0a       	st.w	r9[0x0],r10
		udd_enable_endpoint_bank_autoswitch(ep);	
80002364:	e0 3c ff 00 	sub	r12,130816
80002368:	78 09       	ld.w	r9,r12[0x0]
8000236a:	a9 b9       	sbr	r9,0x9
8000236c:	99 09       	st.w	r12[0x0],r9
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
8000236e:	70 09       	ld.w	r9,r8[0x0]
80002370:	58 09       	cp.w	r9,0
80002372:	c0 84       	brge	80002382 <udd_ep_clear_halt+0x6e>
			ptr_job->busy = false;
80002374:	30 0a       	mov	r10,0
80002376:	f3 da d3 e1 	bfins	r9,r10,0x1f,0x1
8000237a:	91 09       	st.w	r8[0x0],r9
			ptr_job->call_nohalt();
8000237c:	70 38       	ld.w	r8,r8[0xc]
8000237e:	5d 18       	icall	r8
80002380:	da 0a       	popm	pc,r12=1
80002382:	da 0a       	popm	pc,r12=1
80002384:	00 00       	add	r0,r0
80002386:	06 e8       	st.h	--r3,r8

80002388 <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
80002388:	30 59       	mov	r9,5
8000238a:	48 58       	lddpc	r8,8000239c <udd_ctrl_stall_data+0x14>
8000238c:	91 09       	st.w	r8[0x0],r9
	udd_enable_stall_handshake(0);
8000238e:	e8 69 00 00 	mov	r9,524288
80002392:	fe 68 01 f0 	mov	r8,-130576
80002396:	91 09       	st.w	r8[0x0],r9
}
80002398:	5e fc       	retal	r12
8000239a:	00 00       	add	r0,r0
8000239c:	00 00       	add	r0,r0
8000239e:	07 1c       	ld.sh	r12,r3++

800023a0 <udd_ctrl_endofrequest>:
	cpu_irq_restore(flags);
}


static void udd_ctrl_endofrequest(void)
{
800023a0:	d4 01       	pushm	lr
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
800023a2:	48 48       	lddpc	r8,800023b0 <udd_ctrl_endofrequest+0x10>
800023a4:	70 48       	ld.w	r8,r8[0x10]
800023a6:	58 08       	cp.w	r8,0
800023a8:	c0 20       	breq	800023ac <udd_ctrl_endofrequest+0xc>
		udd_g_ctrlreq.callback();
800023aa:	5d 18       	icall	r8
800023ac:	d8 02       	popm	pc
800023ae:	00 00       	add	r0,r0
800023b0:	00 00       	add	r0,r0
800023b2:	0c 98       	mov	r8,r6

800023b4 <udd_ep_finish_job>:
	udd_ep_finish_job(&udd_ep_job[ep - 1], true);
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort)
{
800023b4:	d4 01       	pushm	lr
800023b6:	16 99       	mov	r9,r11
	if (ptr_job->busy == false)
800023b8:	78 08       	ld.w	r8,r12[0x0]
800023ba:	58 08       	cp.w	r8,0
800023bc:	c0 b4       	brge	800023d2 <udd_ep_finish_job+0x1e>
		return;	// No on-going job
	ptr_job->busy = false;
800023be:	30 0a       	mov	r10,0
800023c0:	f1 da d3 e1 	bfins	r8,r10,0x1f,0x1
800023c4:	99 08       	st.w	r12[0x0],r8
	if (NULL == ptr_job->call_trans)
800023c6:	78 38       	ld.w	r8,r12[0xc]
800023c8:	58 08       	cp.w	r8,0
800023ca:	c0 40       	breq	800023d2 <udd_ep_finish_job+0x1e>
		return;	// No callback linked to job
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
800023cc:	78 2b       	ld.w	r11,r12[0x8]
800023ce:	12 9c       	mov	r12,r9
800023d0:	5d 18       	icall	r8
800023d2:	d8 02       	popm	pc

800023d4 <udd_ep_abort_job>:
	}
}


static void udd_ep_abort_job(udd_ep_id_t ep)
{
800023d4:	d4 01       	pushm	lr
	ep &= USB_EP_ADDR_MASK;
	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true);
800023d6:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
800023da:	20 18       	sub	r8,1
800023dc:	a5 68       	lsl	r8,0x4
800023de:	30 1b       	mov	r11,1
800023e0:	48 3c       	lddpc	r12,800023ec <udd_ep_abort_job+0x18>
800023e2:	10 0c       	add	r12,r8
800023e4:	f0 1f 00 03 	mcall	800023f0 <udd_ep_abort_job+0x1c>
}
800023e8:	d8 02       	popm	pc
800023ea:	00 00       	add	r0,r0
800023ec:	00 00       	add	r0,r0
800023ee:	06 e8       	st.h	--r3,r8
800023f0:	80 00       	ld.sh	r0,r0[0x0]
800023f2:	23 b4       	sub	r4,59

800023f4 <udd_ep_free>:
	return true;
}


void udd_ep_free(udd_ep_id_t ep)
{
800023f4:	d4 01       	pushm	lr
	udd_disable_endpoint(ep & USB_EP_ADDR_MASK);
800023f6:	fe 69 00 00 	mov	r9,-131072
800023fa:	72 7b       	ld.w	r11,r9[0x1c]
800023fc:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
80002400:	30 1a       	mov	r10,1
80002402:	f4 08 09 4a 	lsl	r10,r10,r8
80002406:	5c da       	com	r10
80002408:	16 6a       	and	r10,r11
8000240a:	93 7a       	st.w	r9[0x1c],r10
	udd_unallocate_memory(ep & USB_EP_ADDR_MASK);
8000240c:	a3 68       	lsl	r8,0x2
8000240e:	e0 38 ff 00 	sub	r8,130816
80002412:	70 09       	ld.w	r9,r8[0x0]
80002414:	a1 d9       	cbr	r9,0x1
80002416:	91 09       	st.w	r8[0x0],r9
	udd_ep_abort_job(ep);
80002418:	f0 1f 00 02 	mcall	80002420 <udd_ep_free+0x2c>
}
8000241c:	d8 02       	popm	pc
8000241e:	00 00       	add	r0,r0
80002420:	80 00       	ld.sh	r0,r0[0x0]
80002422:	23 d4       	sub	r4,61

80002424 <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
80002424:	eb cd 40 fc 	pushm	r2-r7,lr
	uint32_t udd_dma_ctrl = 0;
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	b_dir_in = (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN));
	ep &= USB_EP_ADDR_MASK;
80002428:	fd dc c0 04 	bfextu	lr,r12,0x0,0x4
	if (USB_DEVICE_MAX_EP < ep)
8000242c:	30 37       	mov	r7,3
8000242e:	ee 0e 18 00 	cp.b	lr,r7
80002432:	e0 8b 00 99 	brhi	80002564 <udd_ep_run+0x140>
		return false;

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
80002436:	fe 67 00 00 	mov	r7,-131072
8000243a:	6e 76       	ld.w	r6,r7[0x1c]
8000243c:	1c 95       	mov	r5,lr
8000243e:	30 17       	mov	r7,1
80002440:	ee 0e 09 47 	lsl	r7,r7,lr
80002444:	0c 67       	and	r7,r6
80002446:	e0 80 00 8f 	breq	80002564 <udd_ep_run+0x140>
			|| Is_udd_endpoint_stall_requested(ep)
8000244a:	fc 06 15 02 	lsl	r6,lr,0x2
8000244e:	fe 64 01 c0 	mov	r4,-130624
80002452:	ec 04 00 07 	add	r7,r6,r4
80002456:	6e 07       	ld.w	r7,r7[0x0]
		return false;

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
80002458:	e6 17 00 08 	andh	r7,0x8,COH
8000245c:	e0 81 00 84 	brne	80002564 <udd_ep_run+0x140>
	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep)
		return false;

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
80002460:	fc c7 00 01 	sub	r7,lr,1
80002464:	a5 67       	lsl	r7,0x4
80002466:	4c 14       	lddpc	r4,80002568 <udd_ep_run+0x144>
80002468:	e8 07 00 07 	add	r7,r4,r7

	if ((!Is_udd_endpoint_enabled(ep))
			|| Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested)
8000246c:	6e 04       	ld.w	r4,r7[0x0]
8000246e:	e6 14 10 00 	andh	r4,0x1000,COH
80002472:	c7 91       	brne	80002564 <udd_ep_run+0x140>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002474:	e1 b4 00 00 	mfsr	r4,0x0
	cpu_irq_disable();
80002478:	d3 03       	ssrf	0x10
		return false;	// Endpoint is halted

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
8000247a:	6e 03       	ld.w	r3,r7[0x0]
8000247c:	58 03       	cp.w	r3,0
8000247e:	c0 54       	brge	80002488 <udd_ep_run+0x64>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002480:	e3 b4 00 00 	mtsr	0x0,r4
#endif
	barrier();
80002484:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
	bool b_dir_in;
	uint32_t udd_dma_ctrl = 0;
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	b_dir_in = (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN));
80002488:	f9 dc c0 e8 	bfextu	r12,r12,0x7,0x8
	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
		cpu_irq_restore(flags);
		return false;	// Job already on going
	}
	ptr_job->busy = true;
8000248c:	6e 03       	ld.w	r3,r7[0x0]
8000248e:	30 12       	mov	r2,1
80002490:	e7 d2 d3 e1 	bfins	r3,r2,0x1f,0x1
80002494:	8f 03       	st.w	r7[0x0],r3
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002496:	e3 b4 00 00 	mtsr	0x0,r4
	cpu_irq_restore(flags);
	ptr_job->buf = buf;
8000249a:	8f 1a       	st.w	r7[0x4],r10
	ptr_job->call_trans = callback;
8000249c:	8f 38       	st.w	r7[0xc],r8
	ptr_job->b_raise_dma = false;
8000249e:	6e 08       	ld.w	r8,r7[0x0]
800024a0:	30 04       	mov	r4,0
800024a2:	f1 d4 d3 a1 	bfins	r8,r4,0x1d,0x1
800024a6:	8f 08       	st.w	r7[0x0],r8

	// The USBB supports a maximum transfer size of 64KB
	if (0x10000 <= buf_size) {
800024a8:	e0 49 ff ff 	cp.w	r9,65535
800024ac:	e0 88 00 07 	brls	800024ba <udd_ep_run+0x96>
		// Transfer size = 64KB
		ptr_job->buf_size = 0x10000;
800024b0:	e0 78 00 00 	mov	r8,65536
800024b4:	8f 28       	st.w	r7[0x8],r8
800024b6:	08 99       	mov	r9,r4
800024b8:	c3 58       	rjmp	80002522 <udd_ep_run+0xfe>
		buf_size = 0;
	} else {
		ptr_job->buf_size = buf_size;
800024ba:	8f 29       	st.w	r7[0x8],r9
		if (b_dir_in) {
800024bc:	58 0c       	cp.w	r12,0
800024be:	c3 20       	breq	80002522 <udd_ep_run+0xfe>
			if (buf_size==0) {
800024c0:	58 09       	cp.w	r9,0
800024c2:	c1 71       	brne	800024f0 <udd_ep_run+0xcc>
				// The USB DMA can't send a empty buffer
				// thus we raise the DMA interrupt end of transfert 
				// to execute ZLP process
				ptr_job->b_raise_dma = true;
800024c4:	6e 08       	ld.w	r8,r7[0x0]
800024c6:	30 1c       	mov	r12,1
				ptr_job->b_send_zlp = true;
800024c8:	bd b8       	sbr	r8,0x1d
800024ca:	f1 dc d3 c1 	bfins	r8,r12,0x1e,0x1
800024ce:	8f 08       	st.w	r7[0x0],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800024d0:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
800024d4:	d3 03       	ssrf	0x10
				flags = cpu_irq_save();
				udd_enable_endpoint_dma_interrupt(ep);
800024d6:	20 15       	sub	r5,1
800024d8:	fc 19 02 00 	movh	r9,0x200
800024dc:	f2 05 09 49 	lsl	r9,r9,r5
800024e0:	fe 68 00 00 	mov	r8,-131072
800024e4:	91 69       	st.w	r8[0x18],r9
				udd_raise_endpoint_dma_interrupt(ep);
800024e6:	91 39       	st.w	r8[0xc],r9
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800024e8:	e3 ba 00 00 	mtsr	0x0,r10
				cpu_irq_restore(flags);
				return true;
800024ec:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
			}
			if (0 != buf_size % udd_get_endpoint_size(ep)) {
800024f0:	e0 36 ff 00 	sub	r6,130816
800024f4:	6c 08       	ld.w	r8,r6[0x0]
800024f6:	f1 d8 c0 83 	bfextu	r8,r8,0x4,0x3
800024fa:	30 86       	mov	r6,8
800024fc:	ec 08 09 48 	lsl	r8,r6,r8
80002500:	20 18       	sub	r8,1
80002502:	12 68       	and	r8,r9
80002504:	c0 b0       	breq	8000251a <udd_ep_run+0xf6>
				// Force short packet option to send a shortpacket on IN,
				// else the DMA transfer is accepted and interrupt DMA valid but nothing is sent.
				b_shortpacket = true;
				ptr_job->b_send_zlp = false;
80002506:	6e 08       	ld.w	r8,r7[0x0]
80002508:	30 0b       	mov	r11,0
8000250a:	f1 db d3 c1 	bfins	r8,r11,0x1e,0x1
8000250e:	8f 08       	st.w	r7[0x0],r8
			}
		}
	}

	// Start USB DMA to fill or read fifo of the selected endpoint
	udd_endpoint_dma_set_addr(ep, (U32) buf);
80002510:	a5 6e       	lsl	lr,0x4
80002512:	e0 3e fd 00 	sub	lr,130304
80002516:	9d 1a       	st.w	lr[0x4],r10
80002518:	c1 18       	rjmp	8000253a <udd_ep_run+0x116>
				// Force short packet option to send a shortpacket on IN,
				// else the DMA transfer is accepted and interrupt DMA valid but nothing is sent.
				b_shortpacket = true;
				ptr_job->b_send_zlp = false;
			}else{
				ptr_job->b_send_zlp = b_shortpacket;
8000251a:	6e 08       	ld.w	r8,r7[0x0]
8000251c:	f1 db d3 c1 	bfins	r8,r11,0x1e,0x1
80002520:	8f 08       	st.w	r7[0x0],r8
			}
		}
	}

	// Start USB DMA to fill or read fifo of the selected endpoint
	udd_endpoint_dma_set_addr(ep, (U32) buf);
80002522:	a5 6e       	lsl	lr,0x4
80002524:	e0 3e fd 00 	sub	lr,130304
80002528:	9d 1a       	st.w	lr[0x4],r10
	if (b_shortpacket) {
8000252a:	58 0b       	cp.w	r11,0
8000252c:	c0 31       	brne	80002532 <udd_ep_run+0x10e>
8000252e:	30 08       	mov	r8,0
80002530:	c0 68       	rjmp	8000253c <udd_ep_run+0x118>
		if (b_dir_in) {
80002532:	58 0c       	cp.w	r12,0
80002534:	c0 31       	brne	8000253a <udd_ep_run+0x116>
80002536:	31 48       	mov	r8,20
80002538:	c0 28       	rjmp	8000253c <udd_ep_run+0x118>
8000253a:	30 88       	mov	r8,8
		} else {
			udd_dma_ctrl = AVR32_USBB_UDDMA1_CONTROL_EOT_IRQ_EN_MASK
					| AVR32_USBB_UDDMA1_CONTROL_BUFF_CLOSE_IN_EN_MASK;
		}
	}
	udd_dma_ctrl |= (buf_size <<
8000253c:	e8 18 00 21 	orl	r8,0x21
			AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
			& AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
	udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_EOBUFF_IRQ_EN_MASK |
80002540:	f1 e9 11 09 	or	r9,r8,r9<<0x10
			AVR32_USBB_UDDMA1_CONTROL_CH_EN_MASK;
	udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
80002544:	9d 29       	st.w	lr[0x8],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002546:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
8000254a:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_endpoint_dma_interrupt(ep);
8000254c:	20 15       	sub	r5,1
8000254e:	fc 19 02 00 	movh	r9,0x200
80002552:	f2 05 09 45 	lsl	r5,r9,r5
80002556:	fe 69 00 00 	mov	r9,-131072
8000255a:	93 65       	st.w	r9[0x18],r5
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
8000255c:	e3 b8 00 00 	mtsr	0x0,r8
#endif
	barrier();
80002560:	e3 cf 90 fc 	ldm	sp++,r2-r7,pc,r12=1
	cpu_irq_restore(flags);

	return true;
80002564:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80002568:	00 00       	add	r0,r0
8000256a:	06 e8       	st.h	--r3,r8

8000256c <udd_sleep_mode>:
 * 
 * \param b_enable   true to authorize powerdown mode
 */
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
8000256c:	58 0c       	cp.w	r12,0
8000256e:	c1 11       	brne	80002590 <udd_sleep_mode+0x24>
80002570:	49 18       	lddpc	r8,800025b4 <udd_sleep_mode+0x48>
80002572:	11 89       	ld.ub	r9,r8[0x0]
80002574:	30 08       	mov	r8,0
80002576:	f0 09 18 00 	cp.b	r9,r8
8000257a:	c1 a0       	breq	800025ae <udd_sleep_mode+0x42>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000257c:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002580:	d3 03       	ssrf	0x10
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
80002582:	48 e8       	lddpc	r8,800025b8 <udd_sleep_mode+0x4c>
80002584:	11 9a       	ld.ub	r10,r8[0x1]
80002586:	2f fa       	sub	r10,-1
80002588:	b0 9a       	st.b	r8[0x1],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
8000258a:	e3 b9 00 00 	mtsr	0x0,r9
#endif
	barrier();
8000258e:	c1 08       	rjmp	800025ae <udd_sleep_mode+0x42>
		sleepmgr_lock_mode(USBB_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
80002590:	48 98       	lddpc	r8,800025b4 <udd_sleep_mode+0x48>
80002592:	11 89       	ld.ub	r9,r8[0x0]
80002594:	30 08       	mov	r8,0
80002596:	f0 09 18 00 	cp.b	r9,r8
8000259a:	c0 a1       	brne	800025ae <udd_sleep_mode+0x42>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000259c:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800025a0:	d3 03       	ssrf	0x10
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
800025a2:	48 68       	lddpc	r8,800025b8 <udd_sleep_mode+0x4c>
800025a4:	11 9a       	ld.ub	r10,r8[0x1]
800025a6:	20 1a       	sub	r10,1
800025a8:	b0 9a       	st.b	r8[0x1],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800025aa:	e3 b9 00 00 	mtsr	0x0,r9
		sleepmgr_unlock_mode(USBB_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
800025ae:	48 28       	lddpc	r8,800025b4 <udd_sleep_mode+0x48>
800025b0:	b0 8c       	st.b	r8[0x0],r12
}
800025b2:	5e fc       	retal	r12
800025b4:	00 00       	add	r0,r0
800025b6:	07 18       	ld.sh	r8,r3++
800025b8:	00 00       	add	r0,r0
800025ba:	0c b0       	st.h	r6++,r0

800025bc <udd_detach>:
	cpu_irq_restore(flags);
}


void udd_detach(void)
{
800025bc:	d4 01       	pushm	lr
	otg_unfreeze_clock();
800025be:	fe 68 00 00 	mov	r8,-131072
800025c2:	f0 f9 08 00 	ld.w	r9,r8[2048]
800025c6:	af c9       	cbr	r9,0xe
800025c8:	f1 49 08 00 	st.w	r8[2048],r9
	// Detach device from the bus
	udd_detach_device();
800025cc:	70 09       	ld.w	r9,r8[0x0]
800025ce:	a9 a9       	sbr	r9,0x8
800025d0:	91 09       	st.w	r8[0x0],r9
	udd_sleep_mode(false);
800025d2:	30 0c       	mov	r12,0
800025d4:	f0 1f 00 02 	mcall	800025dc <udd_detach+0x20>
}
800025d8:	d8 02       	popm	pc
800025da:	00 00       	add	r0,r0
800025dc:	80 00       	ld.sh	r0,r0[0x0]
800025de:	25 6c       	sub	r12,86

800025e0 <udd_ctrl_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800025e0:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800025e4:	d3 03       	ssrf	0x10
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI), 
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI 
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
800025e6:	30 1a       	mov	r10,1
800025e8:	fe 69 02 20 	mov	r9,-130528
800025ec:	93 0a       	st.w	r9[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800025ee:	e3 b8 00 00 	mtsr	0x0,r8
	cpu_irq_restore(flags);
	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
800025f2:	30 29       	mov	r9,2
800025f4:	fe 68 01 60 	mov	r8,-130720
800025f8:	91 09       	st.w	r8[0x0],r9

	udd_g_ctrlreq.callback = NULL;
800025fa:	48 59       	lddpc	r9,8000260c <udd_ctrl_init+0x2c>
800025fc:	30 08       	mov	r8,0
800025fe:	93 48       	st.w	r9[0x10],r8
	udd_g_ctrlreq.over_under_run = NULL;
80002600:	93 58       	st.w	r9[0x14],r8
	udd_g_ctrlreq.payload_size = 0;
80002602:	b2 68       	st.h	r9[0xc],r8
	udd_ep_control_state = UDD_EPCTRL_SETUP;
80002604:	48 39       	lddpc	r9,80002610 <udd_ctrl_init+0x30>
80002606:	93 08       	st.w	r9[0x0],r8
}
80002608:	5e fc       	retal	r12
8000260a:	00 00       	add	r0,r0
8000260c:	00 00       	add	r0,r0
8000260e:	0c 98       	mov	r8,r6
80002610:	00 00       	add	r0,r0
80002612:	07 1c       	ld.sh	r12,r3++

80002614 <udd_ctrl_send_zlp_in>:

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
80002614:	30 39       	mov	r9,3
80002616:	48 a8       	lddpc	r8,8000263c <udd_ctrl_send_zlp_in+0x28>
80002618:	91 09       	st.w	r8[0x0],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000261a:	e1 bb 00 00 	mfsr	r11,0x0
	cpu_irq_disable();
8000261e:	d3 03       	ssrf	0x10
	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
80002620:	fe 6a 01 60 	mov	r10,-130720
80002624:	30 19       	mov	r9,1
80002626:	95 09       	st.w	r10[0x0],r9
	udd_enable_in_send_interrupt(0);
80002628:	fe 68 01 f0 	mov	r8,-130576
8000262c:	91 09       	st.w	r8[0x0],r9
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
8000262e:	30 89       	mov	r9,8
80002630:	95 09       	st.w	r10[0x0],r9
	udd_enable_nak_out_interrupt(0);
80002632:	91 09       	st.w	r8[0x0],r9
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002634:	e3 bb 00 00 	mtsr	0x0,r11
	cpu_irq_restore(flags);
}
80002638:	5e fc       	retal	r12
8000263a:	00 00       	add	r0,r0
8000263c:	00 00       	add	r0,r0
8000263e:	07 1c       	ld.sh	r12,r3++

80002640 <udd_ctrl_in_sent>:
	}
}


static void udd_ctrl_in_sent(void)
{
80002640:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002644:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80002648:	d3 03       	ssrf	0x10
	uint8_t i;
	uint8_t *ptr_dest, *ptr_src;
	irqflags_t flags;

	flags = cpu_irq_save();
	udd_disable_in_send_interrupt(0);
8000264a:	30 1a       	mov	r10,1
8000264c:	fe 69 02 20 	mov	r9,-130528
80002650:	93 0a       	st.w	r9[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002652:	e3 b8 00 00 	mtsr	0x0,r8
	cpu_irq_restore(flags);

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
80002656:	4c 38       	lddpc	r8,80002760 <udd_ctrl_in_sent+0x120>
80002658:	70 08       	ld.w	r8,r8[0x0]
8000265a:	58 38       	cp.w	r8,3
8000265c:	c0 71       	brne	8000266a <udd_ctrl_in_sent+0x2a>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
8000265e:	f0 1f 00 42 	mcall	80002764 <udd_ctrl_in_sent+0x124>
		// Reinitializes control endpoint management
		udd_ctrl_init();
80002662:	f0 1f 00 42 	mcall	80002768 <udd_ctrl_in_sent+0x128>
		return;
80002666:	e3 cd 80 80 	ldm	sp++,r7,pc
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
8000266a:	4c 18       	lddpc	r8,8000276c <udd_ctrl_in_sent+0x12c>
8000266c:	90 68       	ld.sh	r8,r8[0xc]
8000266e:	4c 19       	lddpc	r9,80002770 <udd_ctrl_in_sent+0x130>
80002670:	92 07       	ld.sh	r7,r9[0x0]
80002672:	f0 07 01 07 	sub	r7,r8,r7
80002676:	5c 87       	casts.h	r7
	if (0 == nb_remain) {
80002678:	c3 b1       	brne	800026ee <udd_ctrl_in_sent+0xae>
		// All content of current buffer payload are sent
		if (!udd_ctrl_payload_need_in_zlp) {
8000267a:	4b f9       	lddpc	r9,80002774 <udd_ctrl_in_sent+0x134>
8000267c:	13 8a       	ld.ub	r10,r9[0x0]
8000267e:	30 09       	mov	r9,0
80002680:	f2 0a 18 00 	cp.b	r10,r9
80002684:	c1 21       	brne	800026a8 <udd_ctrl_in_sent+0x68>

static void udd_ctrl_send_zlp_out(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
80002686:	30 49       	mov	r9,4
80002688:	4b 68       	lddpc	r8,80002760 <udd_ctrl_in_sent+0x120>
8000268a:	91 09       	st.w	r8[0x0],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000268c:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002690:	d3 03       	ssrf	0x10
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free

	// To detect a protocol error, enable nak interrupt on data IN phase
	flags = cpu_irq_save();
	udd_ack_nak_in(0);
80002692:	31 08       	mov	r8,16
80002694:	fe 6a 01 60 	mov	r10,-130720
80002698:	95 08       	st.w	r10[0x0],r8
	udd_enable_nak_in_interrupt(0);
8000269a:	fe 6a 01 f0 	mov	r10,-130576
8000269e:	95 08       	st.w	r10[0x0],r8
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800026a0:	e3 b9 00 00 	mtsr	0x0,r9
		// All content of current buffer payload are sent
		if (!udd_ctrl_payload_need_in_zlp) {
			// It is the end of data phase, because the last data packet is a short packet
			// then generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
800026a4:	e3 cd 80 80 	ldm	sp++,r7,pc
		}
		if ((udd_g_ctrlreq.req.wLength > (udd_ctrl_prev_payload_nb_trans
800026a8:	4b 19       	lddpc	r9,8000276c <udd_ctrl_in_sent+0x12c>
800026aa:	92 b9       	ld.uh	r9,r9[0x6]
800026ac:	5c 78       	castu.h	r8
800026ae:	4b 3a       	lddpc	r10,80002778 <udd_ctrl_in_sent+0x138>
800026b0:	94 8a       	ld.uh	r10,r10[0x0]
800026b2:	14 08       	add	r8,r10
800026b4:	10 39       	cp.w	r9,r8
800026b6:	e0 89 00 08 	brgt	800026c6 <udd_ctrl_in_sent+0x86>
								+
								udd_g_ctrlreq.
								payload_size))
				|| (!udd_g_ctrlreq.over_under_run)
800026ba:	4a d8       	lddpc	r8,8000276c <udd_ctrl_in_sent+0x12c>
800026bc:	70 5c       	ld.w	r12,r8[0x14]
			// It is the end of data phase, because the last data packet is a short packet
			// then generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
		}
		if ((udd_g_ctrlreq.req.wLength > (udd_ctrl_prev_payload_nb_trans
800026be:	58 0c       	cp.w	r12,0
800026c0:	c0 30       	breq	800026c6 <udd_ctrl_in_sent+0x86>
800026c2:	5d 1c       	icall	r12
800026c4:	c0 51       	brne	800026ce <udd_ctrl_in_sent+0x8e>
								udd_g_ctrlreq.
								payload_size))
				|| (!udd_g_ctrlreq.over_under_run)
				|| (!udd_g_ctrlreq.over_under_run())) {
			// Underrun or data packet complette than send zlp on IN (note don't change DataToggle)
			udd_ctrl_payload_need_in_zlp = false;
800026c6:	30 09       	mov	r9,0
800026c8:	4a b8       	lddpc	r8,80002774 <udd_ctrl_in_sent+0x134>
800026ca:	b0 89       	st.b	r8[0x0],r9
			// It is the end of data phase, because the last data packet is a short packet
			// then generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
		}
		if ((udd_g_ctrlreq.req.wLength > (udd_ctrl_prev_payload_nb_trans
800026cc:	c1 18       	rjmp	800026ee <udd_ctrl_in_sent+0xae>
			udd_ctrl_payload_need_in_zlp = false;
			// nb_remain==0 allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			// Update number of total data sending by previous playlaod buffer
			udd_ctrl_prev_payload_nb_trans +=
800026ce:	4a b9       	lddpc	r9,80002778 <udd_ctrl_in_sent+0x138>
800026d0:	4a 88       	lddpc	r8,80002770 <udd_ctrl_in_sent+0x130>
800026d2:	90 0b       	ld.sh	r11,r8[0x0]
800026d4:	92 0a       	ld.sh	r10,r9[0x0]
800026d6:	f6 0a 00 0a 	add	r10,r11,r10
800026da:	b2 0a       	st.h	r9[0x0],r10
					udd_ctrl_payload_nb_trans;
			// Update maangement of current playoad transfer
			udd_ctrl_payload_nb_trans = 0;
800026dc:	30 09       	mov	r9,0
800026de:	b0 09       	st.h	r8[0x0],r9
			nb_remain = udd_g_ctrlreq.payload_size;
800026e0:	4a 38       	lddpc	r8,8000276c <udd_ctrl_in_sent+0x12c>
800026e2:	90 67       	ld.sh	r7,r8[0xc]
			// Compute if an IN ZLP must be send after IN data
			udd_ctrl_payload_need_in_zlp =
800026e4:	f1 d7 c0 06 	bfextu	r8,r7,0x0,0x6
800026e8:	5f 09       	sreq	r9
800026ea:	4a 38       	lddpc	r8,80002774 <udd_ctrl_in_sent+0x134>
800026ec:	b0 89       	st.b	r8[0x0],r9
	if (nb_remain > USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
800026ee:	4a 08       	lddpc	r8,8000276c <udd_ctrl_in_sent+0x12c>
800026f0:	70 2a       	ld.w	r10,r8[0x8]
800026f2:	4a 08       	lddpc	r8,80002770 <udd_ctrl_in_sent+0x130>
800026f4:	90 09       	ld.sh	r9,r8[0x0]

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800026f6:	e1 bb 00 00 	mfsr	r11,0x0
	cpu_irq_disable();
800026fa:	d3 03       	ssrf	0x10
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write 
	// and if no OUT ZLP is recevied the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
800026fc:	fe 68 01 30 	mov	r8,-130768
80002700:	70 08       	ld.w	r8,r8[0x0]
80002702:	e2 18 00 02 	andl	r8,0x2,COH
80002706:	c0 91       	brne	80002718 <udd_ctrl_in_sent+0xd8>
80002708:	34 08       	mov	r8,64
8000270a:	f0 07 19 00 	cp.h	r7,r8
8000270e:	f9 b7 0b 40 	movhi	r7,64
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return;	// Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
80002712:	58 07       	cp.w	r7,0
80002714:	c0 91       	brne	80002726 <udd_ctrl_in_sent+0xe6>
80002716:	c1 48       	rjmp	8000273e <udd_ctrl_in_sent+0xfe>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002718:	e3 bb 00 00 	mtsr	0x0,r11
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
8000271c:	30 49       	mov	r9,4
8000271e:	49 18       	lddpc	r8,80002760 <udd_ctrl_in_sent+0x120>
80002720:	91 09       	st.w	r8[0x0],r9
		return;	// Exit of IN DATA phase
80002722:	e3 cd 80 80 	ldm	sp++,r7,pc
	if (nb_remain > USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
80002726:	5c 79       	castu.h	r9
80002728:	f4 09 00 09 	add	r9,r10,r9
8000272c:	fc 18 e0 00 	movh	r8,0xe000
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return;	// Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		*ptr_dest++ = *ptr_src++;
80002730:	13 3a       	ld.ub	r10,r9++
80002732:	10 ca       	st.b	r8++,r10
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return;	// Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
80002734:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
80002738:	ee 0a 19 00 	cp.h	r10,r7
8000273c:	cf a3       	brcs	80002730 <udd_ctrl_in_sent+0xf0>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_remain;
8000273e:	48 d8       	lddpc	r8,80002770 <udd_ctrl_in_sent+0x130>
80002740:	90 09       	ld.sh	r9,r8[0x0]
80002742:	f2 07 00 07 	add	r7,r9,r7
80002746:	b0 07       	st.h	r8[0x0],r7

	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
80002748:	30 18       	mov	r8,1
8000274a:	fe 69 01 60 	mov	r9,-130720
8000274e:	93 08       	st.w	r9[0x0],r8
	udd_enable_in_send_interrupt(0);
80002750:	fe 69 01 f0 	mov	r9,-130576
80002754:	93 08       	st.w	r9[0x0],r8
80002756:	e3 bb 00 00 	mtsr	0x0,r11
#endif
	barrier();
8000275a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000275e:	00 00       	add	r0,r0
80002760:	00 00       	add	r0,r0
80002762:	07 1c       	ld.sh	r12,r3++
80002764:	80 00       	ld.sh	r0,r0[0x0]
80002766:	23 a0       	sub	r0,58
80002768:	80 00       	ld.sh	r0,r0[0x0]
8000276a:	25 e0       	sub	r0,94
8000276c:	00 00       	add	r0,r0
8000276e:	0c 98       	mov	r8,r6
80002770:	00 00       	add	r0,r0
80002772:	07 1a       	ld.sh	r10,r3++
80002774:	00 00       	add	r0,r0
80002776:	07 20       	ld.uh	r0,r3++
80002778:	00 00       	add	r0,r0
8000277a:	06 e4       	st.h	--r3,r4

8000277c <udd_ep_alloc>:


#if (0!=USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
8000277c:	eb cd 40 e0 	pushm	r5-r7,lr
	bool b_dir_in;
	uint16_t ep_allocated;
	uint8_t bank, i;

	b_dir_in = ep & USB_EP_DIR_IN;
	ep = ep & USB_EP_ADDR_MASK;
80002780:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4

	if (ep > USB_DEVICE_MAX_EP)
80002784:	30 39       	mov	r9,3
80002786:	f2 08 18 00 	cp.b	r8,r9
8000278a:	e0 8b 00 88 	brhi	8000289a <udd_ep_alloc+0x11e>
		return false;
	if (Is_udd_endpoint_enabled(ep))
8000278e:	fe 69 00 00 	mov	r9,-131072
80002792:	72 79       	ld.w	r9,r9[0x1c]
80002794:	30 17       	mov	r7,1
80002796:	ee 08 09 47 	lsl	r7,r7,r8
8000279a:	ef e9 00 09 	and	r9,r7,r9
8000279e:	c7 e1       	brne	8000289a <udd_ep_alloc+0x11e>
		return false;

	// Bank choise
	switch(bmAttributes&USB_EP_TYPE_MASK) {
800027a0:	f3 db c0 02 	bfextu	r9,r11,0x0,0x2
800027a4:	58 19       	cp.w	r9,1
800027a6:	c7 a5       	brlt	8000289a <udd_ep_alloc+0x11e>
800027a8:	58 29       	cp.w	r9,2
800027aa:	e0 8a 00 06 	brle	800027b6 <udd_ep_alloc+0x3a>
800027ae:	58 39       	cp.w	r9,3
800027b0:	c7 51       	brne	8000289a <udd_ep_alloc+0x11e>
800027b2:	30 06       	mov	r6,0
800027b4:	c0 28       	rjmp	800027b8 <udd_ep_alloc+0x3c>
800027b6:	30 16       	mov	r6,1
	Assert(MaxEndpointSize < 1024);
	Assert((MaxEndpointSize == 1023) || !(MaxEndpointSize & (MaxEndpointSize - 1)));
	Assert(MaxEndpointSize >= 8);
		   
	// Set configuration of new endpoint
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
800027b8:	f0 09 15 02 	lsl	r9,r8,0x2
800027bc:	e0 39 ff 00 	sub	r9,130816
800027c0:	72 0e       	ld.w	lr,r9[0x0]
800027c2:	5c 7a       	castu.h	r10
800027c4:	30 85       	mov	r5,8
800027c6:	f4 05 0c 4a 	max	r10,r10,r5
800027ca:	e0 65 04 00 	mov	r5,1024
800027ce:	f4 05 0d 4a 	min	r10,r10,r5
800027d2:	a1 7a       	lsl	r10,0x1
800027d4:	20 1a       	sub	r10,1
800027d6:	f4 0a 12 00 	clz	r10,r10
800027da:	f9 dc c0 e1 	bfextu	r12,r12,0x7,0x1
800027de:	ab 7b       	lsl	r11,0xb
800027e0:	e2 1b 18 00 	andl	r11,0x1800,COH
800027e4:	f7 ec 10 8c 	or	r12,r11,r12<<0x8
800027e8:	f4 0b 11 1c 	rsub	r11,r10,28
800027ec:	f9 eb 10 4b 	or	r11,r12,r11<<0x4
800027f0:	f7 e6 10 2b 	or	r11,r11,r6<<0x2
800027f4:	e2 1b 19 7c 	andl	r11,0x197c,COH
800027f8:	1c 9a       	mov	r10,lr
800027fa:	e0 1a e6 83 	andl	r10,0xe683
800027fe:	f7 ea 10 0a 	or	r10,r11,r10
80002802:	93 0a       	st.w	r9[0x0],r10
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;
80002804:	5c 87       	casts.h	r7

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
80002806:	30 29       	mov	r9,2
80002808:	f2 08 18 00 	cp.b	r8,r9
8000280c:	e0 8b 00 1d 	brhi	80002846 <udd_ep_alloc+0xca>
80002810:	fe 6a 01 0c 	mov	r10,-130804
80002814:	30 39       	mov	r9,3
		if (Is_udd_endpoint_enabled(i)) {
80002816:	fe 6c 00 00 	mov	r12,-131072
8000281a:	30 16       	mov	r6,1
8000281c:	78 7e       	ld.w	lr,r12[0x1c]
8000281e:	ec 09 09 4b 	lsl	r11,r6,r9
80002822:	f7 ee 00 0e 	and	lr,r11,lr
80002826:	c0 b0       	breq	8000283c <udd_ep_alloc+0xc0>
			ep_allocated |= 1 << i;
80002828:	f7 e7 10 07 	or	r7,r11,r7
8000282c:	5c 87       	casts.h	r7
			udd_disable_endpoint(i);
8000282e:	78 7e       	ld.w	lr,r12[0x1c]
80002830:	5c db       	com	r11
80002832:	1c 6b       	and	r11,lr
80002834:	99 7b       	st.w	r12[0x1c],r11
			udd_unallocate_memory(i);
80002836:	74 0b       	ld.w	r11,r10[0x0]
80002838:	a1 db       	cbr	r11,0x1
8000283a:	95 0b       	st.w	r10[0x0],r11
8000283c:	20 19       	sub	r9,1
8000283e:	20 4a       	sub	r10,4
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
80002840:	f2 08 18 00 	cp.b	r8,r9
80002844:	ce c3       	brcs	8000281c <udd_ep_alloc+0xa0>
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
80002846:	0e 9c       	mov	r12,r7
80002848:	5c 7c       	castu.h	r12
			udd_allocate_memory(i);
			udd_enable_endpoint(i);
8000284a:	fe 6e 00 00 	mov	lr,-131072
8000284e:	30 16       	mov	r6,1
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
80002850:	30 37       	mov	r7,3
		if (ep_allocated & (1 << i)) {
80002852:	f8 08 08 49 	asr	r9,r12,r8
80002856:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
8000285a:	c1 80       	breq	8000288a <udd_ep_alloc+0x10e>
			udd_allocate_memory(i);
8000285c:	f0 0b 15 02 	lsl	r11,r8,0x2
80002860:	fe 65 01 00 	mov	r5,-130816
80002864:	f6 05 00 09 	add	r9,r11,r5
80002868:	72 05       	ld.w	r5,r9[0x0]
8000286a:	a1 b5       	sbr	r5,0x1
8000286c:	93 05       	st.w	r9[0x0],r5
			udd_enable_endpoint(i);
8000286e:	7c 75       	ld.w	r5,lr[0x1c]
80002870:	ec 08 09 4a 	lsl	r10,r6,r8
80002874:	0a 4a       	or	r10,r5
80002876:	9d 7a       	st.w	lr[0x1c],r10
			if (!Is_udd_endpoint_configured(i))
80002878:	e0 3b fe d0 	sub	r11,130768
8000287c:	76 0a       	ld.w	r10,r11[0x0]
8000287e:	e6 1a 00 04 	andh	r10,0x4,COH
80002882:	c0 c0       	breq	8000289a <udd_ep_alloc+0x11e>
				return false;
			udd_enable_endpoint_bank_autoswitch(i);	
80002884:	72 0a       	ld.w	r10,r9[0x0]
80002886:	a9 ba       	sbr	r10,0x9
80002888:	93 0a       	st.w	r9[0x0],r10
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
8000288a:	2f f8       	sub	r8,-1
8000288c:	5c 58       	castu.b	r8
8000288e:	ee 08 18 00 	cp.b	r8,r7
80002892:	fe 98 ff e0 	brls	80002852 <udd_ep_alloc+0xd6>
80002896:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
8000289a:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0

8000289e <udd_reset_ep_ctrl>:

static void udd_reset_ep_ctrl(void)
{
	irqflags_t flags;
	// Reset USB address to 0
	udd_configure_address(0);
8000289e:	fe 68 00 00 	mov	r8,-131072
800028a2:	70 09       	ld.w	r9,r8[0x0]
800028a4:	e0 19 ff 80 	andl	r9,0xff80
800028a8:	91 09       	st.w	r8[0x0],r9
	udd_enable_address();
800028aa:	70 09       	ld.w	r9,r8[0x0]
800028ac:	a7 b9       	sbr	r9,0x7
800028ae:	91 09       	st.w	r8[0x0],r9
	// Alloc and configure control endpoint
	udd_configure_endpoint(0,
800028b0:	fe 69 01 00 	mov	r9,-130816
800028b4:	72 0b       	ld.w	r11,r9[0x0]
800028b6:	30 8c       	mov	r12,8
800028b8:	34 0a       	mov	r10,64
800028ba:	f4 0c 0c 4a 	max	r10,r10,r12
800028be:	e0 6c 04 00 	mov	r12,1024
800028c2:	f4 0c 0d 4a 	min	r10,r10,r12
800028c6:	a1 7a       	lsl	r10,0x1
800028c8:	20 1a       	sub	r10,1
800028ca:	f4 0a 12 00 	clz	r10,r10
800028ce:	f4 0a 11 1c 	rsub	r10,r10,28
800028d2:	a5 6a       	lsl	r10,0x4
800028d4:	e2 1a 19 7c 	andl	r10,0x197c,COH
800028d8:	e0 1b e6 83 	andl	r11,0xe683
800028dc:	16 4a       	or	r10,r11
800028de:	93 0a       	st.w	r9[0x0],r10
			USB_EP_TYPE_CONTROL,
			0,
			USB_DEVICE_EP_CTRL_SIZE, AVR32_USBB_UECFG0_EPBK_SINGLE);

	udd_allocate_memory(0);
800028e0:	72 0a       	ld.w	r10,r9[0x0]
800028e2:	a1 ba       	sbr	r10,0x1
800028e4:	93 0a       	st.w	r9[0x0],r10
	udd_enable_endpoint(0);
800028e6:	70 79       	ld.w	r9,r8[0x1c]
800028e8:	a1 a9       	sbr	r9,0x0
800028ea:	91 79       	st.w	r8[0x1c],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800028ec:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
800028f0:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_setup_received_interrupt(0);
800028f2:	fe 69 01 f0 	mov	r9,-130576
800028f6:	30 4b       	mov	r11,4
800028f8:	93 0b       	st.w	r9[0x0],r11
	udd_enable_out_received_interrupt(0);
800028fa:	30 2b       	mov	r11,2
800028fc:	93 0b       	st.w	r9[0x0],r11
	udd_enable_endpoint_interrupt(0);
800028fe:	e0 69 10 00 	mov	r9,4096
80002902:	91 69       	st.w	r8[0x18],r9
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002904:	e3 ba 00 00 	mtsr	0x0,r10
	cpu_irq_restore(flags);
}
80002908:	5e fc       	retal	r12
8000290a:	d7 03       	nop

8000290c <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
8000290c:	eb cd 40 c0 	pushm	r6-r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002910:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002914:	d3 03       	ssrf	0x10
	irqflags_t flags;
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown, 
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
80002916:	30 1c       	mov	r12,1
80002918:	f0 1f 00 15 	mcall	8000296c <udd_attach+0x60>
	otg_unfreeze_clock();
8000291c:	fe 67 00 00 	mov	r7,-131072
80002920:	ee f8 08 00 	ld.w	r8,r7[2048]
80002924:	af c8       	cbr	r8,0xe
80002926:	ef 48 08 00 	st.w	r7[2048],r8
#else
	// Check USB clock because the source can be a PLL
	while( !Is_clock_usable() );
#endif
	// Authorize attach if VBus is present
	udd_attach_device();
8000292a:	6e 08       	ld.w	r8,r7[0x0]
8000292c:	a9 c8       	cbr	r8,0x8
8000292e:	8f 08       	st.w	r7[0x0],r8

	// (RESET_AND_WAKEUP)
	// After the attach and the first USB suspend, the following USB Reset time can be inferior to CPU restart clock time.
	// Thus, the USB Reset state is not detected and endpoint control is not allocated
	// In this case, a Reset is do automatically after attach.
	udc_reset();	// Reset USB Device Stack Core
80002930:	f0 1f 00 10 	mcall	80002970 <udd_attach+0x64>
	udd_reset_ep_ctrl();	// Reset endpoint control
80002934:	f0 1f 00 10 	mcall	80002974 <udd_attach+0x68>
	udd_ctrl_init();	// Reset endpoint control management
80002938:	f0 1f 00 10 	mcall	80002978 <udd_attach+0x6c>

	// Enable USB line events
	udd_enable_reset_interrupt();
8000293c:	30 8b       	mov	r11,8
8000293e:	8f 6b       	st.w	r7[0x18],r11
	udd_enable_suspend_interrupt();
80002940:	30 19       	mov	r9,1
80002942:	8f 69       	st.w	r7[0x18],r9
	udd_enable_wake_up_interrupt();
80002944:	31 08       	mov	r8,16
80002946:	8f 68       	st.w	r7[0x18],r8
	udd_enable_sof_interrupt();
80002948:	30 4a       	mov	r10,4
8000294a:	8f 6a       	st.w	r7[0x18],r10
#ifdef USB_DEVICE_HS_SUPPORT
	udd_enable_msof_interrupt();
#endif
	// Reset following interupts flag
	udd_ack_reset();
8000294c:	8f 2b       	st.w	r7[0x8],r11
	udd_ack_sof();
8000294e:	8f 2a       	st.w	r7[0x8],r10
	udd_ack_msof();
80002950:	30 2a       	mov	r10,2
80002952:	8f 2a       	st.w	r7[0x8],r10

	// The first suspend interrupt must be forced
#if UC3A3
	// With UTMI, the first suspend is detected but must be cleared to reoccur interrupt
	udd_ack_suspend();
80002954:	8f 29       	st.w	r7[0x8],r9
#else
	// The first suspend interrupt is not detected else raise it
	udd_raise_suspend();
#endif
	udd_ack_wake_up();
80002956:	8f 28       	st.w	r7[0x8],r8
	otg_freeze_clock();
80002958:	ee f8 08 00 	ld.w	r8,r7[2048]
8000295c:	af a8       	sbr	r8,0xe
8000295e:	ef 48 08 00 	st.w	r7[2048],r8
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002962:	e3 b6 00 00 	mtsr	0x0,r6
	cpu_irq_restore(flags);
}
80002966:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000296a:	00 00       	add	r0,r0
8000296c:	80 00       	ld.sh	r0,r0[0x0]
8000296e:	25 6c       	sub	r12,86
80002970:	80 00       	ld.sh	r0,r0[0x0]
80002972:	39 08       	mov	r8,-112
80002974:	80 00       	ld.sh	r0,r0[0x0]
80002976:	28 9e       	sub	lr,-119
80002978:	80 00       	ld.sh	r0,r0[0x0]
8000297a:	25 e0       	sub	r0,94

8000297c <udd_enable>:
	return true;
}


void udd_enable(void)
{
8000297c:	eb cd 40 c0 	pushm	r6-r7,lr
	irqflags_t flags;
	sysclk_enable_usb();
80002980:	f0 1f 00 39 	mcall	80002a64 <udd_enable+0xe8>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002984:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002988:	d3 03       	ssrf	0x10

	flags = cpu_irq_save();

	//** Enable USB hardware
	otg_disable();
8000298a:	fe 67 00 00 	mov	r7,-131072
8000298e:	ee f8 08 00 	ld.w	r8,r7[2048]
80002992:	af d8       	cbr	r8,0xf
80002994:	ef 48 08 00 	st.w	r7[2048],r8
	(void)Is_otg_enabled();
80002998:	ee f8 08 00 	ld.w	r8,r7[2048]
	// Check UID pin state before enter in USB device mode
	if (!Is_otg_id_device())
		return false;
#else
	// Here, only the Device mode is possible, then link USBB interrupt to UDD interrupt
	irq_register_handler(udd_interrupt, AVR32_USBB_IRQ, UDD_USB_INT_LEVEL);
8000299c:	30 0a       	mov	r10,0
8000299e:	e0 6b 02 20 	mov	r11,544
800029a2:	4b 2c       	lddpc	r12,80002a68 <udd_enable+0xec>
800029a4:	f0 1f 00 32 	mcall	80002a6c <udd_enable+0xf0>
	otg_force_device_mode();
800029a8:	ee f8 08 00 	ld.w	r8,r7[2048]
800029ac:	b9 b8       	sbr	r8,0x19
800029ae:	ef 48 08 00 	st.w	r7[2048],r8
800029b2:	ee f8 08 00 	ld.w	r8,r7[2048]
800029b6:	b9 c8       	cbr	r8,0x18
800029b8:	ef 48 08 00 	st.w	r7[2048],r8
#endif
	otg_disable_pad();
800029bc:	ee f8 08 00 	ld.w	r8,r7[2048]
800029c0:	ad c8       	cbr	r8,0xc
800029c2:	ef 48 08 00 	st.w	r7[2048],r8
	otg_enable_pad();
800029c6:	ee f8 08 00 	ld.w	r8,r7[2048]
800029ca:	ad a8       	sbr	r8,0xc
800029cc:	ef 48 08 00 	st.w	r7[2048],r8
	otg_enable();
800029d0:	ee f8 08 00 	ld.w	r8,r7[2048]
800029d4:	af b8       	sbr	r8,0xf
800029d6:	ef 48 08 00 	st.w	r7[2048],r8
	otg_unfreeze_clock();
800029da:	ee f8 08 00 	ld.w	r8,r7[2048]
800029de:	af c8       	cbr	r8,0xe
800029e0:	ef 48 08 00 	st.w	r7[2048],r8
	(void)Is_otg_clock_frozen();
800029e4:	ee f8 08 00 	ld.w	r8,r7[2048]

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
800029e8:	4a 28       	lddpc	r8,80002a70 <udd_enable+0xf4>
800029ea:	70 0a       	ld.w	r10,r8[0x0]
800029ec:	30 09       	mov	r9,0
		udd_ep_job[i].stall_requested = false;
800029ee:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
800029f2:	f5 d9 d3 81 	bfins	r10,r9,0x1c,0x1
800029f6:	91 0a       	st.w	r8[0x0],r10

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
800029f8:	70 4a       	ld.w	r10,r8[0x10]
		udd_ep_job[i].stall_requested = false;
800029fa:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
800029fe:	f5 d9 d3 81 	bfins	r10,r9,0x1c,0x1
80002a02:	91 4a       	st.w	r8[0x10],r10

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
80002a04:	70 8a       	ld.w	r10,r8[0x20]
		udd_ep_job[i].stall_requested = false;
80002a06:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
80002a0a:	f5 d9 d3 81 	bfins	r10,r9,0x1c,0x1
80002a0e:	91 8a       	st.w	r8[0x20],r10

	// Set the USB speed requested by configuration file
#ifdef USB_DEVICE_LOW_SPEED
	udd_low_speed_enable();
#else
	udd_low_speed_disable();
80002a10:	6e 08       	ld.w	r8,r7[0x0]
80002a12:	ad c8       	cbr	r8,0xc
80002a14:	8f 08       	st.w	r7[0x0],r8
#  ifdef USB_DEVICE_HS_SUPPORT
	udd_high_speed_enable();
#  else
	udd_high_speed_disable();
80002a16:	6e 08       	ld.w	r8,r7[0x0]
80002a18:	e8 18 0c 00 	orl	r8,0xc00
80002a1c:	8f 08       	st.w	r7[0x0],r8
#  endif
#endif
	udd_enable_vbus_interrupt();
80002a1e:	ee f8 08 00 	ld.w	r8,r7[2048]
80002a22:	a1 b8       	sbr	r8,0x1
80002a24:	ef 48 08 00 	st.w	r7[2048],r8
	otg_freeze_clock();
80002a28:	ee f8 08 00 	ld.w	r8,r7[2048]
80002a2c:	af a8       	sbr	r8,0xe
80002a2e:	ef 48 08 00 	st.w	r7[2048],r8
	// Always authorize asynchrone USB interrupts to exit of sleep mode
	AVR32_PM.AWEN.usb_waken = 1;
80002a32:	fe 78 0c 00 	mov	r8,-62464
80002a36:	f0 fa 01 44 	ld.w	r10,r8[324]
80002a3a:	30 1b       	mov	r11,1
80002a3c:	f5 db d0 01 	bfins	r10,r11,0x0,0x1
80002a40:	f1 4a 01 44 	st.w	r8[324],r10

#ifndef UDD_NO_SLEEP_MGR
	// Initialize the sleep mode authorized for the USB suspend mode
	udd_b_idle = false;
80002a44:	48 c8       	lddpc	r8,80002a74 <udd_enable+0xf8>
80002a46:	b0 89       	st.b	r8[0x0],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002a48:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002a4c:	d3 03       	ssrf	0x10
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
80002a4e:	48 b8       	lddpc	r8,80002a78 <udd_enable+0xfc>
80002a50:	11 ba       	ld.ub	r10,r8[0x3]
80002a52:	2f fa       	sub	r10,-1
80002a54:	b0 ba       	st.b	r8[0x3],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002a56:	e3 b9 00 00 	mtsr	0x0,r9
80002a5a:	e3 b6 00 00 	mtsr	0x0,r6
	sleepmgr_lock_mode(USBB_SLEEP_MODE_USB_SUSPEND);
#endif

	cpu_irq_restore(flags);
}
80002a5e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a62:	00 00       	add	r0,r0
80002a64:	80 00       	ld.sh	r0,r0[0x0]
80002a66:	31 d8       	mov	r8,29
80002a68:	80 00       	ld.sh	r0,r0[0x0]
80002a6a:	2a 7c       	sub	r12,-89
80002a6c:	80 00       	ld.sh	r0,r0[0x0]
80002a6e:	21 70       	sub	r0,23
80002a70:	00 00       	add	r0,r0
80002a72:	06 e8       	st.h	--r3,r8
80002a74:	00 00       	add	r0,r0
80002a76:	07 18       	ld.sh	r8,r3++
80002a78:	00 00       	add	r0,r0
80002a7a:	0c b0       	st.h	r6++,r0

80002a7c <udd_interrupt>:
#define AVR32_USBB_IRQ_GROUP AVR32_USB_IRQ_GROUP
#endif
#endif
ISR(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
#endif
{
80002a7c:	eb cd 40 fc 	pushm	r2-r7,lr
	if (Is_udd_sof()) {
80002a80:	fe 68 00 00 	mov	r8,-131072
80002a84:	70 18       	ld.w	r8,r8[0x4]
80002a86:	e2 18 00 04 	andl	r8,0x4,COH
80002a8a:	c0 f0       	breq	80002aa8 <udd_interrupt+0x2c>
		udd_ack_sof();
80002a8c:	fe 68 00 00 	mov	r8,-131072
80002a90:	30 49       	mov	r9,4
80002a92:	91 29       	st.w	r8[0x8],r9
		if (Is_udd_full_speed_mode()) {
80002a94:	f0 f8 08 04 	ld.w	r8,r8[2052]
80002a98:	f1 d8 c1 82 	bfextu	r8,r8,0xc,0x2
80002a9c:	e0 81 02 ce 	brne	80003038 <udd_interrupt+0x5bc>
		udc_sof_notify();
80002aa0:	f0 1f 01 6f 	mcall	8000305c <udd_interrupt+0x5e0>
80002aa4:	e0 8f 02 ca 	bral	80003038 <udd_interrupt+0x5bc>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_end;
	}
	if (Is_udd_msof()) {
80002aa8:	fe 68 00 00 	mov	r8,-131072
80002aac:	70 18       	ld.w	r8,r8[0x4]
80002aae:	e2 18 00 02 	andl	r8,0x2,COH
80002ab2:	c0 90       	breq	80002ac4 <udd_interrupt+0x48>
		udd_ack_msof();
80002ab4:	30 29       	mov	r9,2
80002ab6:	fe 68 00 00 	mov	r8,-131072
80002aba:	91 29       	st.w	r8[0x8],r9
		udc_sof_notify();
80002abc:	f0 1f 01 68 	mcall	8000305c <udd_interrupt+0x5e0>
		goto udd_interrupt_end;
80002ac0:	e0 8f 02 bc 	bral	80003038 <udd_interrupt+0x5bc>


static bool udd_ctrl_interrupt(void)
{

	if (!Is_udd_endpoint_interrupt(0))
80002ac4:	fe 68 00 00 	mov	r8,-131072
80002ac8:	70 18       	ld.w	r8,r8[0x4]
80002aca:	e2 18 10 00 	andl	r8,0x1000,COH
80002ace:	e0 80 01 6f 	breq	80002dac <udd_interrupt+0x330>
		return false;	// No interrupt events on control endpoint

	// By default disable overflow and underflow interrupt
	udd_disable_nak_in_interrupt(0);
80002ad2:	fe 68 02 20 	mov	r8,-130528
80002ad6:	31 09       	mov	r9,16
80002ad8:	91 09       	st.w	r8[0x0],r9
	udd_disable_nak_out_interrupt(0);
80002ada:	30 89       	mov	r9,8
80002adc:	91 09       	st.w	r8[0x0],r9


	// Search event on control endpoint
	if (Is_udd_setup_received(0)) {
80002ade:	fe 68 01 30 	mov	r8,-130768
80002ae2:	70 08       	ld.w	r8,r8[0x0]
80002ae4:	e2 18 00 04 	andl	r8,0x4,COH
80002ae8:	e0 80 00 87 	breq	80002bf6 <udd_interrupt+0x17a>
static void udd_ctrl_setup_received(void)
{
	irqflags_t flags;
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
80002aec:	fe f8 05 74 	ld.w	r8,pc[1396]
80002af0:	70 08       	ld.w	r8,r8[0x0]
80002af2:	58 08       	cp.w	r8,0
80002af4:	c0 50       	breq	80002afe <udd_interrupt+0x82>
		// May be a hidden DATA or ZLP phase
		// or protocol abort
		udd_ctrl_endofrequest();
80002af6:	f0 1f 01 5c 	mcall	80003064 <udd_interrupt+0x5e8>
		// Reinitializes control endpoint management
		udd_ctrl_init();
80002afa:	f0 1f 01 5c 	mcall	80003068 <udd_interrupt+0x5ec>
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
80002afe:	fe 68 01 30 	mov	r8,-130768
80002b02:	70 08       	ld.w	r8,r8[0x0]
80002b04:	f1 d8 c2 8b 	bfextu	r8,r8,0x14,0xb
80002b08:	58 88       	cp.w	r8,8
80002b0a:	c0 90       	breq	80002b1c <udd_interrupt+0xa0>
		udd_ctrl_stall_data();
80002b0c:	f0 1f 01 58 	mcall	8000306c <udd_interrupt+0x5f0>
		udd_ack_setup_received(0);
80002b10:	30 49       	mov	r9,4
80002b12:	fe 68 01 60 	mov	r8,-130720
80002b16:	91 09       	st.w	r8[0x0],r9
80002b18:	e0 8f 02 90 	bral	80003038 <udd_interrupt+0x5bc>
80002b1c:	fc 18 e0 00 	movh	r8,0xe000
		return;	// Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
80002b20:	fe fc 05 50 	ld.w	r12,pc[1360]
80002b24:	fc 1b 20 00 	movh	r11,0x2000
80002b28:	f0 0c 00 09 	add	r9,r8,r12
80002b2c:	11 3a       	ld.ub	r10,r8++
80002b2e:	f2 0b 0b 0a 	st.b	r9[r11],r10
		udd_ctrl_stall_data();
		udd_ack_setup_received(0);
		return;	// Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
80002b32:	30 8a       	mov	r10,8
80002b34:	ea 1a e0 00 	orh	r10,0xe000
80002b38:	14 38       	cp.w	r8,r10
80002b3a:	cf 71       	brne	80002b28 <udd_interrupt+0xac>
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
	}
	// Manage LSB/MSB to fit with CPU usage
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
80002b3c:	fe f8 05 34 	ld.w	r8,pc[1332]
80002b40:	90 19       	ld.sh	r9,r8[0x2]
80002b42:	5c c9       	swap.bh	r9
80002b44:	b0 19       	st.h	r8[0x2],r9
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
80002b46:	90 29       	ld.sh	r9,r8[0x4]
80002b48:	5c c9       	swap.bh	r9
80002b4a:	b0 29       	st.h	r8[0x4],r9
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);
80002b4c:	90 39       	ld.sh	r9,r8[0x6]
80002b4e:	5c c9       	swap.bh	r9
80002b50:	b0 39       	st.h	r8[0x6],r9

	// Decode setup request
	if (udc_process_setup() == false) {
80002b52:	f0 1f 01 49 	mcall	80003074 <udd_interrupt+0x5f8>
80002b56:	c0 91       	brne	80002b68 <udd_interrupt+0xec>
		// Setup request unknow then stall it
		udd_ctrl_stall_data();
80002b58:	f0 1f 01 45 	mcall	8000306c <udd_interrupt+0x5f0>
		udd_ack_setup_received(0);
80002b5c:	30 49       	mov	r9,4
80002b5e:	fe 68 01 60 	mov	r8,-130720
80002b62:	91 09       	st.w	r8[0x0],r9
80002b64:	e0 8f 02 6a 	bral	80003038 <udd_interrupt+0x5bc>
		return;
	}
	udd_ack_setup_received(0);
80002b68:	30 49       	mov	r9,4
80002b6a:	fe 68 01 60 	mov	r8,-130720
80002b6e:	91 09       	st.w	r8[0x0],r9

	if (Udd_setup_is_in()) {
80002b70:	fe f8 05 00 	ld.w	r8,pc[1280]
80002b74:	11 89       	ld.ub	r9,r8[0x0]
80002b76:	30 08       	mov	r8,0
80002b78:	f0 09 18 00 	cp.b	r9,r8
80002b7c:	c1 94       	brge	80002bae <udd_interrupt+0x132>
		// Compute if an IN ZLP must be send after IN data
		udd_ctrl_payload_need_in_zlp =
80002b7e:	fe f8 04 f2 	ld.w	r8,pc[1266]
80002b82:	90 e8       	ld.uh	r8,r8[0xc]
80002b84:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
80002b88:	5f 09       	sreq	r9
80002b8a:	fe f8 04 ee 	ld.w	r8,pc[1262]
80002b8e:	b0 89       	st.b	r8[0x0],r9
				((udd_g_ctrlreq.payload_size %
						USB_DEVICE_EP_CTRL_SIZE) == 0);
		// IN data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
80002b90:	30 08       	mov	r8,0
80002b92:	fe f9 04 ea 	ld.w	r9,pc[1258]
80002b96:	b2 08       	st.h	r9[0x0],r8
		udd_ctrl_payload_nb_trans = 0;
80002b98:	fe f9 04 e8 	ld.w	r9,pc[1256]
80002b9c:	b2 08       	st.h	r9[0x0],r8
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
80002b9e:	30 29       	mov	r9,2
80002ba0:	fe f8 04 c0 	ld.w	r8,pc[1216]
80002ba4:	91 09       	st.w	r8[0x0],r9
		udd_ctrl_in_sent();	// Send first data transfer
80002ba6:	f0 1f 01 38 	mcall	80003084 <udd_interrupt+0x608>
80002baa:	e0 8f 02 47 	bral	80003038 <udd_interrupt+0x5bc>
	} else {
		if (0 == udd_g_ctrlreq.req.wLength) {
80002bae:	fe f8 04 c2 	ld.w	r8,pc[1218]
80002bb2:	90 39       	ld.sh	r9,r8[0x6]
80002bb4:	30 08       	mov	r8,0
80002bb6:	f0 09 19 00 	cp.h	r9,r8
80002bba:	c0 51       	brne	80002bc4 <udd_interrupt+0x148>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
80002bbc:	f0 1f 01 33 	mcall	80003088 <udd_interrupt+0x60c>
80002bc0:	e0 8f 02 3c 	bral	80003038 <udd_interrupt+0x5bc>
			return;
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
80002bc4:	30 08       	mov	r8,0
80002bc6:	fe f9 04 b6 	ld.w	r9,pc[1206]
80002bca:	b2 08       	st.h	r9[0x0],r8
		udd_ctrl_payload_nb_trans = 0;
80002bcc:	fe f9 04 b4 	ld.w	r9,pc[1204]
80002bd0:	b2 08       	st.h	r9[0x0],r8
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
80002bd2:	30 19       	mov	r9,1
80002bd4:	fe f8 04 8c 	ld.w	r8,pc[1164]
80002bd8:	91 09       	st.w	r8[0x0],r9
		// To detect a protocol error, enable nak interrupt on data IN phase
		udd_ack_nak_in(0);
80002bda:	31 08       	mov	r8,16
80002bdc:	fe 69 01 60 	mov	r9,-130720
80002be0:	93 08       	st.w	r9[0x0],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002be2:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002be6:	d3 03       	ssrf	0x10
		flags = cpu_irq_save();
		udd_enable_nak_in_interrupt(0);
80002be8:	fe 6a 01 f0 	mov	r10,-130576
80002bec:	95 08       	st.w	r10[0x0],r8
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002bee:	e3 b9 00 00 	mtsr	0x0,r9
#endif
	barrier();
80002bf2:	e0 8f 02 23 	bral	80003038 <udd_interrupt+0x5bc>
	if (Is_udd_setup_received(0)) {
		// SETUP packet received
		udd_ctrl_setup_received();
		return true;
	}
	if (Is_udd_in_send(0) && Is_udd_in_send_interrupt_enabled(0)) {
80002bf6:	fe 68 01 30 	mov	r8,-130768
80002bfa:	70 08       	ld.w	r8,r8[0x0]
80002bfc:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002c00:	c0 b0       	breq	80002c16 <udd_interrupt+0x19a>
80002c02:	fe 68 01 c0 	mov	r8,-130624
80002c06:	70 08       	ld.w	r8,r8[0x0]
80002c08:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002c0c:	c0 50       	breq	80002c16 <udd_interrupt+0x19a>
		// IN packet sent
		udd_ctrl_in_sent();
80002c0e:	f0 1f 01 1e 	mcall	80003084 <udd_interrupt+0x608>
80002c12:	e0 8f 02 13 	bral	80003038 <udd_interrupt+0x5bc>
		return true;
	}
	if (Is_udd_out_received(0)) {
80002c16:	fe 68 01 30 	mov	r8,-130768
80002c1a:	70 08       	ld.w	r8,r8[0x0]
80002c1c:	e2 18 00 02 	andl	r8,0x2,COH
80002c20:	e0 80 00 a3 	breq	80002d66 <udd_interrupt+0x2ea>
{
	irqflags_t flags;
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
80002c24:	fe f8 04 3c 	ld.w	r8,pc[1084]
80002c28:	70 08       	ld.w	r8,r8[0x0]
80002c2a:	58 18       	cp.w	r8,1
80002c2c:	c1 10       	breq	80002c4e <udd_interrupt+0x1d2>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
80002c2e:	58 28       	cp.w	r8,2
80002c30:	5f 09       	sreq	r9
80002c32:	58 48       	cp.w	r8,4
80002c34:	5f 08       	sreq	r8
80002c36:	f3 e8 10 08 	or	r8,r9,r8
80002c3a:	c0 40       	breq	80002c42 <udd_interrupt+0x1c6>
						udd_ep_control_state)) {
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quiclky,
			// - or ZLP OUT received normaly.
			udd_ctrl_endofrequest();
80002c3c:	f0 1f 01 0a 	mcall	80003064 <udd_interrupt+0x5e8>
80002c40:	c0 38       	rjmp	80002c46 <udd_interrupt+0x1ca>
		} else {
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
80002c42:	f0 1f 01 0b 	mcall	8000306c <udd_interrupt+0x5f0>
		}
		// Reinitializes control endpoint management
		udd_ctrl_init();
80002c46:	f0 1f 01 09 	mcall	80003068 <udd_interrupt+0x5ec>
80002c4a:	e0 8f 01 f7 	bral	80003038 <udd_interrupt+0x5bc>
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
80002c4e:	fe 68 01 30 	mov	r8,-130768
80002c52:	70 0b       	ld.w	r11,r8[0x0]
80002c54:	f7 db c2 8b 	bfextu	r11,r11,0x14,0xb
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
80002c58:	fe f8 04 18 	ld.w	r8,pc[1048]
80002c5c:	90 69       	ld.sh	r9,r8[0xc]
80002c5e:	fe f8 04 22 	ld.w	r8,pc[1058]
80002c62:	90 08       	ld.sh	r8,r8[0x0]
80002c64:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
80002c68:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80002c6c:	f6 0a 00 0a 	add	r10,r11,r10
80002c70:	14 3c       	cp.w	r12,r10
80002c72:	c0 44       	brge	80002c7a <udd_interrupt+0x1fe>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
80002c74:	10 19       	sub	r9,r8
80002c76:	f7 d9 b0 10 	bfexts	r11,r9,0x0,0x10
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
80002c7a:	fe f9 03 f6 	ld.w	r9,pc[1014]
80002c7e:	72 29       	ld.w	r9,r9[0x8]
	for (i = 0; i < nb_data; i++) {
80002c80:	58 0b       	cp.w	r11,0
80002c82:	e0 80 01 e2 	breq	80003046 <udd_interrupt+0x5ca>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
80002c86:	5c 78       	castu.h	r8
80002c88:	10 09       	add	r9,r8
80002c8a:	fc 18 e0 00 	movh	r8,0xe000
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
80002c8e:	11 3a       	ld.ub	r10,r8++
80002c90:	12 ca       	st.b	r9++,r10
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
80002c92:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
80002c96:	f6 0a 19 00 	cp.h	r10,r11
80002c9a:	cf a3       	brcs	80002c8e <udd_interrupt+0x212>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_data;
80002c9c:	fe f9 03 e4 	ld.w	r9,pc[996]
80002ca0:	92 08       	ld.sh	r8,r9[0x0]
80002ca2:	16 08       	add	r8,r11
80002ca4:	5c 88       	casts.h	r8
80002ca6:	b2 08       	st.h	r9[0x0],r8

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
80002ca8:	34 09       	mov	r9,64
80002caa:	f2 0b 19 00 	cp.h	r11,r9
80002cae:	c0 e1       	brne	80002cca <udd_interrupt+0x24e>
80002cb0:	fe f9 03 c0 	ld.w	r9,pc[960]
80002cb4:	92 ba       	ld.uh	r10,r9[0x6]
80002cb6:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
80002cba:	fe f9 03 c2 	ld.w	r9,pc[962]
80002cbe:	92 89       	ld.uh	r9,r9[0x0]
80002cc0:	f6 09 00 09 	add	r9,r11,r9
80002cc4:	12 3a       	cp.w	r10,r9
80002cc6:	e0 89 00 1a 	brgt	80002cfa <udd_interrupt+0x27e>
							udd_ctrl_payload_nb_trans)))
	{
		// End of reception because it is a short packet
		// Before send ZLP, call intermediat calback 
		// in case of data receiv generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
80002cca:	fe f9 03 a6 	ld.w	r9,pc[934]
80002cce:	b2 68       	st.h	r9[0xc],r8
		if (NULL != udd_g_ctrlreq.over_under_run) {
80002cd0:	72 5c       	ld.w	r12,r9[0x14]
80002cd2:	58 0c       	cp.w	r12,0
80002cd4:	c0 b0       	breq	80002cea <udd_interrupt+0x26e>
			if (!udd_g_ctrlreq.over_under_run()) {
80002cd6:	5d 1c       	icall	r12
80002cd8:	c0 91       	brne	80002cea <udd_interrupt+0x26e>
				// Stall ZLP
				udd_ctrl_stall_data();
80002cda:	f0 1f 00 e5 	mcall	8000306c <udd_interrupt+0x5f0>
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_out_received(0);
80002cde:	30 29       	mov	r9,2
80002ce0:	fe 68 01 60 	mov	r8,-130720
80002ce4:	91 09       	st.w	r8[0x0],r9
80002ce6:	e0 8f 01 a9 	bral	80003038 <udd_interrupt+0x5bc>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_out_received(0);
80002cea:	30 29       	mov	r9,2
80002cec:	fe 68 01 60 	mov	r8,-130720
80002cf0:	91 09       	st.w	r8[0x0],r9
		udd_ctrl_send_zlp_in();
80002cf2:	f0 1f 00 e6 	mcall	80003088 <udd_interrupt+0x60c>
80002cf6:	e0 8f 01 a1 	bral	80003038 <udd_interrupt+0x5bc>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
80002cfa:	fe f9 03 76 	ld.w	r9,pc[886]
80002cfe:	92 69       	ld.sh	r9,r9[0xc]
80002d00:	f0 09 19 00 	cp.h	r9,r8
80002d04:	c2 21       	brne	80002d48 <udd_interrupt+0x2cc>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
80002d06:	fe f8 03 6a 	ld.w	r8,pc[874]
80002d0a:	70 5c       	ld.w	r12,r8[0x14]
80002d0c:	58 0c       	cp.w	r12,0
80002d0e:	c0 91       	brne	80002d20 <udd_interrupt+0x2a4>
			// No callback availabled to request a new payload buffer
			udd_ctrl_stall_data();
80002d10:	f0 1f 00 d7 	mcall	8000306c <udd_interrupt+0x5f0>
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
80002d14:	30 29       	mov	r9,2
80002d16:	fe 68 01 60 	mov	r8,-130720
80002d1a:	91 09       	st.w	r8[0x0],r9
80002d1c:	e0 8f 01 8e 	bral	80003038 <udd_interrupt+0x5bc>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
80002d20:	5d 1c       	icall	r12
80002d22:	c0 81       	brne	80002d32 <udd_interrupt+0x2b6>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
80002d24:	f0 1f 00 d2 	mcall	8000306c <udd_interrupt+0x5f0>
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
80002d28:	30 29       	mov	r9,2
80002d2a:	fe 68 01 60 	mov	r8,-130720
80002d2e:	91 09       	st.w	r8[0x0],r9
80002d30:	c8 49       	rjmp	80003038 <udd_interrupt+0x5bc>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
80002d32:	fe f9 03 4a 	ld.w	r9,pc[842]
80002d36:	fe f8 03 4a 	ld.w	r8,pc[842]
80002d3a:	90 0b       	ld.sh	r11,r8[0x0]
80002d3c:	92 0a       	ld.sh	r10,r9[0x0]
80002d3e:	f6 0a 00 0a 	add	r10,r11,r10
80002d42:	b2 0a       	st.h	r9[0x0],r10
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
80002d44:	30 09       	mov	r9,0
80002d46:	b0 09       	st.h	r8[0x0],r9
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_out_received(0);
80002d48:	fe 69 01 60 	mov	r9,-130720
80002d4c:	30 28       	mov	r8,2
80002d4e:	93 08       	st.w	r9[0x0],r8
	// To detect a protocol error, enable nak interrupt on data IN phase
	udd_ack_nak_in(0);
80002d50:	31 08       	mov	r8,16
80002d52:	93 08       	st.w	r9[0x0],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002d54:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002d58:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_nak_in_interrupt(0);
80002d5a:	fe 6a 01 f0 	mov	r10,-130576
80002d5e:	95 08       	st.w	r10[0x0],r8
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80002d60:	e3 b9 00 00 	mtsr	0x0,r9
#endif
	barrier();
80002d64:	c6 a9       	rjmp	80003038 <udd_interrupt+0x5bc>
	if (Is_udd_out_received(0)) {
		// OUT packet received
		udd_ctrl_out_received();
		return true;
	}
	if (Is_udd_nak_out(0)) {
80002d66:	fe 68 01 30 	mov	r8,-130768
80002d6a:	70 08       	ld.w	r8,r8[0x0]
80002d6c:	e2 18 00 08 	andl	r8,0x8,COH
80002d70:	c1 80       	breq	80002da0 <udd_interrupt+0x324>
		// Overflow on OUT packet
		udd_ack_nak_out(0);
80002d72:	30 89       	mov	r9,8
80002d74:	fe 68 01 60 	mov	r8,-130720
80002d78:	91 09       	st.w	r8[0x0],r9
}


static void udd_ctrl_overflow(void)
{
	if (Is_udd_in_send(0))
80002d7a:	fe 68 01 30 	mov	r8,-130768
80002d7e:	70 08       	ld.w	r8,r8[0x0]
80002d80:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002d84:	e0 81 01 5a 	brne	80003038 <udd_interrupt+0x5bc>
		return;	// overflow ignored if IN data is received

	// The case of UDD_EPCTRL_DATA_IN is not managed
	// because the OUT endpoint is already free and OUT ZLP accepted

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
80002d88:	fe f8 02 d8 	ld.w	r8,pc[728]
80002d8c:	70 08       	ld.w	r8,r8[0x0]
80002d8e:	58 38       	cp.w	r8,3
80002d90:	e0 81 01 54 	brne	80003038 <udd_interrupt+0x5bc>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data
		udd_enable_stall_handshake(0);
80002d94:	e8 69 00 00 	mov	r9,524288
80002d98:	fe 68 01 f0 	mov	r8,-130576
80002d9c:	91 09       	st.w	r8[0x0],r9
80002d9e:	c4 d9       	rjmp	80003038 <udd_interrupt+0x5bc>
		// Overflow on OUT packet
		udd_ack_nak_out(0);
		udd_ctrl_overflow();
		return true;
	}
	if (Is_udd_nak_in(0)) {
80002da0:	fe 68 01 30 	mov	r8,-130768
80002da4:	70 08       	ld.w	r8,r8[0x0]
80002da6:	e2 18 00 10 	andl	r8,0x10,COH
80002daa:	c0 e1       	brne	80002dc6 <udd_interrupt+0x34a>
80002dac:	fe f7 02 e0 	ld.w	r7,pc[736]
80002db0:	0e 9a       	mov	r10,r7
80002db2:	fe 69 01 34 	mov	r9,-130764
80002db6:	30 0b       	mov	r11,0
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
		
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
80002db8:	fe 66 00 00 	mov	r6,-131072
80002dbc:	fc 14 02 00 	movh	r4,0x200
			// Call callback to signal end of transfer
			udd_ep_finish_job(ptr_job, false);
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
80002dc0:	e0 63 10 00 	mov	r3,4096
80002dc4:	c1 e8       	rjmp	80002e00 <udd_interrupt+0x384>
		udd_ctrl_overflow();
		return true;
	}
	if (Is_udd_nak_in(0)) {
		// Underflow on IN packet
		udd_ack_nak_in(0);
80002dc6:	31 09       	mov	r9,16
80002dc8:	fe 68 01 60 	mov	r8,-130720
80002dcc:	91 09       	st.w	r8[0x0],r9
}


static void udd_ctrl_underflow(void)
{
	if (Is_udd_out_received(0))
80002dce:	fe 68 01 30 	mov	r8,-130768
80002dd2:	70 08       	ld.w	r8,r8[0x0]
80002dd4:	e2 18 00 02 	andl	r8,0x2,COH
80002dd8:	e0 81 01 30 	brne	80003038 <udd_interrupt+0x5bc>
		return;	// underflow ignored if OUT data is received

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
80002ddc:	fe f8 02 84 	ld.w	r8,pc[644]
80002de0:	70 08       	ld.w	r8,r8[0x0]
80002de2:	58 18       	cp.w	r8,1
80002de4:	c0 41       	brne	80002dec <udd_interrupt+0x370>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
80002de6:	f0 1f 00 a9 	mcall	80003088 <udd_interrupt+0x60c>
80002dea:	c2 79       	rjmp	80003038 <udd_interrupt+0x5bc>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
80002dec:	58 48       	cp.w	r8,4
80002dee:	e0 81 01 25 	brne	80003038 <udd_interrupt+0x5bc>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data
		udd_enable_stall_handshake(0);
80002df2:	e8 69 00 00 	mov	r9,524288
80002df6:	fe 68 01 f0 	mov	r8,-130576
80002dfa:	91 09       	st.w	r8[0x0],r9
80002dfc:	c1 e9       	rjmp	80003038 <udd_interrupt+0x5bc>
80002dfe:	10 9b       	mov	r11,r8
80002e00:	f6 c8 ff ff 	sub	r8,r11,-1
80002e04:	14 9c       	mov	r12,r10
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
		
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
80002e06:	6c 45       	ld.w	r5,r6[0x10]
80002e08:	10 9e       	mov	lr,r8
80002e0a:	e8 0b 09 4b 	lsl	r11,r4,r11
80002e0e:	f7 e5 00 05 	and	r5,r11,r5
80002e12:	c4 b0       	breq	80002ea8 <udd_interrupt+0x42c>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
80002e14:	6c 15       	ld.w	r5,r6[0x4]
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
		
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
80002e16:	f7 e5 00 05 	and	r5,r11,r5
80002e1a:	c4 70       	breq	80002ea8 <udd_interrupt+0x42c>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
			uint32_t nb_remaining;
			udd_disable_endpoint_dma_interrupt(ep);
80002e1c:	fe 69 00 00 	mov	r9,-131072
80002e20:	93 5b       	st.w	r9[0x14],r11
			if (ptr_job->b_raise_dma) {
80002e22:	74 09       	ld.w	r9,r10[0x0]
80002e24:	e6 19 20 00 	andh	r9,0x2000,COH
80002e28:	c0 50       	breq	80002e32 <udd_interrupt+0x3b6>
				// In case of manual raise DMA interrupt
				// to process a ZLP packet
				udd_raise_endpoint_dma_interrupt(ep);
80002e2a:	fe 69 00 00 	mov	r9,-131072
80002e2e:	93 3b       	st.w	r9[0xc],r11
80002e30:	c0 a8       	rjmp	80002e44 <udd_interrupt+0x3c8>
			}else{
				// Save number of data no transfered
				nb_remaining = (udd_endpoint_dma_get_status(ep) &
80002e32:	f0 09 15 04 	lsl	r9,r8,0x4
80002e36:	e0 39 fd 00 	sub	r9,130304
80002e3a:	72 39       	ld.w	r9,r9[0xc]
						AVR32_USBB_UDDMA1_STATUS_CH_BYTE_CNT_MASK)
						>> AVR32_USBB_UDDMA1_STATUS_CH_BYTE_CNT_OFFSET;
				// Update number of data transfered
				ptr_job->buf_size -= nb_remaining;
80002e3c:	b1 89       	lsr	r9,0x10
80002e3e:	74 2a       	ld.w	r10,r10[0x8]
80002e40:	12 1a       	sub	r10,r9
80002e42:	99 2a       	st.w	r12[0x8],r10
			}

			if (Is_udd_endpoint_in(ep)) {
80002e44:	a3 68       	lsl	r8,0x2
80002e46:	fe 6b 01 00 	mov	r11,-130816
80002e4a:	f0 0b 00 09 	add	r9,r8,r11
80002e4e:	72 09       	ld.w	r9,r9[0x0]
80002e50:	e2 19 01 00 	andl	r9,0x100,COH
80002e54:	c2 60       	breq	80002ea0 <udd_interrupt+0x424>
				// Transfer complet on IN
				if (ptr_job->b_send_zlp) {
80002e56:	78 09       	ld.w	r9,r12[0x0]
80002e58:	e6 19 40 00 	andh	r9,0x4000,COH
80002e5c:	c2 20       	breq	80002ea0 <udd_interrupt+0x424>
					// Need to send a ZLP after data transfer
					// enable interrupt to wait a free bank to sent ZLP
					udd_ack_in_send(ep);
80002e5e:	fe 6a 01 60 	mov	r10,-130720
80002e62:	f0 0a 00 09 	add	r9,r8,r10
80002e66:	30 1a       	mov	r10,1
80002e68:	93 0a       	st.w	r9[0x0],r10
					if (Is_udd_write_enabled(ep)) {
80002e6a:	fe 6b 01 30 	mov	r11,-130768
80002e6e:	f0 0b 00 09 	add	r9,r8,r11
80002e72:	72 0a       	ld.w	r10,r9[0x0]
						udd_raise_in_send(ep);
80002e74:	fe 6b 01 90 	mov	r11,-130672
80002e78:	f0 0b 00 09 	add	r9,r8,r11
				// Transfer complet on IN
				if (ptr_job->b_send_zlp) {
					// Need to send a ZLP after data transfer
					// enable interrupt to wait a free bank to sent ZLP
					udd_ack_in_send(ep);
					if (Is_udd_write_enabled(ep)) {
80002e7c:	e6 1a 00 01 	andh	r10,0x1,COH
						udd_raise_in_send(ep);
80002e80:	f9 ba 01 01 	movne	r10,1
80002e84:	f3 fa 1a 00 	st.wne	r9[0x0],r10
					}
					udd_enable_in_send_interrupt(ep);
80002e88:	e0 38 fe 10 	sub	r8,130576
80002e8c:	30 19       	mov	r9,1
80002e8e:	91 09       	st.w	r8[0x0],r9
					udd_enable_endpoint_interrupt(ep);
80002e90:	e0 68 10 00 	mov	r8,4096
80002e94:	f0 0e 09 4e 	lsl	lr,r8,lr
80002e98:	fe 68 00 00 	mov	r8,-131072
80002e9c:	91 6e       	st.w	r8[0x18],lr
80002e9e:	cc d8       	rjmp	80003038 <udd_interrupt+0x5bc>
					return true;
				}
			}
			// Call callback to signal end of transfer
			udd_ep_finish_job(ptr_job, false);
80002ea0:	30 0b       	mov	r11,0
80002ea2:	f0 1f 00 7c 	mcall	80003090 <udd_interrupt+0x614>
80002ea6:	cc 98       	rjmp	80003038 <udd_interrupt+0x5bc>
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
80002ea8:	6c 4b       	ld.w	r11,r6[0x10]
80002eaa:	e6 0e 09 4e 	lsl	lr,r3,lr
80002eae:	fd eb 00 0b 	and	r11,lr,r11
80002eb2:	c4 60       	breq	80002f3e <udd_interrupt+0x4c2>
80002eb4:	e0 7b fe d0 	mov	r11,130768
80002eb8:	f2 0b 00 02 	add	r2,r9,r11
80002ebc:	f2 cb ff 70 	sub	r11,r9,-144
			if (Is_udd_in_send_interrupt_enabled(ep) && Is_udd_in_send(ep)) {
80002ec0:	76 05       	ld.w	r5,r11[0x0]
80002ec2:	eb d5 c0 01 	bfextu	r5,r5,0x0,0x1
80002ec6:	c1 50       	breq	80002ef0 <udd_interrupt+0x474>
80002ec8:	72 05       	ld.w	r5,r9[0x0]
80002eca:	eb d5 c0 01 	bfextu	r5,r5,0x0,0x1
80002ece:	c1 10       	breq	80002ef0 <udd_interrupt+0x474>
				udd_disable_in_send_interrupt(ep);
80002ed0:	fe 6a 02 20 	mov	r10,-130528
80002ed4:	e4 0a 00 08 	add	r8,r2,r10
80002ed8:	30 19       	mov	r9,1
80002eda:	91 09       	st.w	r8[0x0],r9
				// One bank is free then send a ZLP
				udd_ack_in_send(ep);
80002edc:	e0 32 fe a0 	sub	r2,130720
80002ee0:	85 09       	st.w	r2[0x0],r9
				udd_ack_fifocon(ep);
80002ee2:	e0 69 40 00 	mov	r9,16384
80002ee6:	91 09       	st.w	r8[0x0],r9
				udd_ep_finish_job(ptr_job, false);
80002ee8:	30 0b       	mov	r11,0
80002eea:	f0 1f 00 6a 	mcall	80003090 <udd_interrupt+0x614>
80002eee:	ca 58       	rjmp	80003038 <udd_interrupt+0x5bc>
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep) && (0==udd_nb_busy_bank(ep))) {
80002ef0:	76 0b       	ld.w	r11,r11[0x0]
80002ef2:	e2 1b 10 00 	andl	r11,0x1000,COH
80002ef6:	c2 40       	breq	80002f3e <udd_interrupt+0x4c2>
80002ef8:	72 0b       	ld.w	r11,r9[0x0]
80002efa:	f7 db c1 82 	bfextu	r11,r11,0xc,0x2
80002efe:	c2 01       	brne	80002f3e <udd_interrupt+0x4c2>
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
80002f00:	fe 69 02 20 	mov	r9,-130528
80002f04:	e4 09 00 08 	add	r8,r2,r9
80002f08:	e0 69 10 00 	mov	r9,4096
80002f0c:	91 09       	st.w	r8[0x0],r9
				udd_disable_endpoint_interrupt(ep);
80002f0e:	fe 68 00 00 	mov	r8,-131072
80002f12:	91 5e       	st.w	r8[0x14],lr

				Assert(ptr_job->stall_requested);
				// A stall has been requested during backgound transfer
				ptr_job->stall_requested = false;
80002f14:	78 08       	ld.w	r8,r12[0x0]
80002f16:	30 09       	mov	r9,0
80002f18:	f1 d9 d3 81 	bfins	r8,r9,0x1c,0x1
80002f1c:	99 08       	st.w	r12[0x0],r8
				udd_disable_endpoint_bank_autoswitch(ep);
80002f1e:	fe 6b 01 00 	mov	r11,-130816
80002f22:	e4 0b 00 08 	add	r8,r2,r11
80002f26:	70 09       	ld.w	r9,r8[0x0]
80002f28:	a9 d9       	cbr	r9,0x9
80002f2a:	91 09       	st.w	r8[0x0],r9
				udd_enable_stall_handshake(ep);
80002f2c:	e0 32 fe 10 	sub	r2,130576
80002f30:	e8 68 00 00 	mov	r8,524288
80002f34:	85 08       	st.w	r2[0x0],r8
				udd_reset_data_toggle(ep);
80002f36:	e4 68 00 00 	mov	r8,262144
80002f3a:	85 08       	st.w	r2[0x0],r8
80002f3c:	c7 e8       	rjmp	80003038 <udd_interrupt+0x5bc>
80002f3e:	2f 0a       	sub	r10,-16
80002f40:	2f c9       	sub	r9,-4
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
80002f42:	58 38       	cp.w	r8,3
80002f44:	fe 91 ff 5d 	brne	80002dfe <udd_interrupt+0x382>
80002f48:	c8 38       	rjmp	8000304e <udd_interrupt+0x5d2>
		goto udd_interrupt_end;	// Interrupt acked by bulk/interrupt/isochronous endpoint managed
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
		udd_ack_reset();
80002f4a:	30 89       	mov	r9,8
80002f4c:	fe 68 00 00 	mov	r8,-131072
80002f50:	91 29       	st.w	r8[0x8],r9
#if __ICCAVR32__
#if !defined(AVR32_USBB_IRQ_GROUP)
#define AVR32_USBB_IRQ_GROUP AVR32_USB_IRQ_GROUP
#endif
#endif
ISR(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
80002f52:	ee c6 ff d0 	sub	r6,r7,-48
static void udd_ep_job_table_kill(void)
{
	uint8_t i;
	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_finish_job(&udd_ep_job[i], true);
80002f56:	30 15       	mov	r5,1
80002f58:	0a 9b       	mov	r11,r5
80002f5a:	0e 9c       	mov	r12,r7
80002f5c:	f0 1f 00 4d 	mcall	80003090 <udd_interrupt+0x614>
80002f60:	2f 07       	sub	r7,-16

static void udd_ep_job_table_kill(void)
{
	uint8_t i;
	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
80002f62:	0c 37       	cp.w	r7,r6
80002f64:	cf a1       	brne	80002f58 <udd_interrupt+0x4dc>
		// Abort all jobs on-going
#if (0!=USB_DEVICE_MAX_EP)
		udd_ep_job_table_kill();
#endif
		// Reset USB Device Stack Core
		udc_reset();
80002f66:	f0 1f 00 4c 	mcall	80003094 <udd_interrupt+0x618>
		// Reset endpoint control
		udd_reset_ep_ctrl();
80002f6a:	f0 1f 00 4c 	mcall	80003098 <udd_interrupt+0x61c>
		// Reset endpoint control management
		udd_ctrl_init();
80002f6e:	f0 1f 00 3f 	mcall	80003068 <udd_interrupt+0x5ec>
		goto udd_interrupt_end;
80002f72:	c6 38       	rjmp	80003038 <udd_interrupt+0x5bc>
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
80002f74:	fe 68 00 00 	mov	r8,-131072
80002f78:	70 48       	ld.w	r8,r8[0x10]
80002f7a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002f7e:	c1 b0       	breq	80002fb4 <udd_interrupt+0x538>
80002f80:	fe 68 00 00 	mov	r8,-131072
80002f84:	70 18       	ld.w	r8,r8[0x4]
80002f86:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002f8a:	c1 50       	breq	80002fb4 <udd_interrupt+0x538>
		otg_unfreeze_clock();
80002f8c:	fe 68 00 00 	mov	r8,-131072
80002f90:	f0 f9 08 00 	ld.w	r9,r8[2048]
80002f94:	af c9       	cbr	r9,0xe
80002f96:	f1 49 08 00 	st.w	r8[2048],r9
		// The suspend interrupt is automatic acked when a wakeup occur
		udd_disable_suspend_interrupt();
80002f9a:	30 19       	mov	r9,1
80002f9c:	91 59       	st.w	r8[0x14],r9
		udd_enable_wake_up_interrupt();
80002f9e:	31 09       	mov	r9,16
80002fa0:	91 69       	st.w	r8[0x18],r9
		otg_freeze_clock();	// Mandatory to exit of sleep mode after a wakeup event
80002fa2:	f0 f9 08 00 	ld.w	r9,r8[2048]
80002fa6:	af a9       	sbr	r9,0xe
80002fa8:	f1 49 08 00 	st.w	r8[2048],r9
		udd_sleep_mode(false);	// Enter in SUSPEND mode
80002fac:	30 0c       	mov	r12,0
80002fae:	f0 1f 00 3c 	mcall	8000309c <udd_interrupt+0x620>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_end;
80002fb2:	c4 38       	rjmp	80003038 <udd_interrupt+0x5bc>
	}

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
80002fb4:	fe 68 00 00 	mov	r8,-131072
80002fb8:	70 48       	ld.w	r8,r8[0x10]
80002fba:	e2 18 00 10 	andl	r8,0x10,COH
80002fbe:	c2 10       	breq	80003000 <udd_interrupt+0x584>
80002fc0:	fe 68 00 00 	mov	r8,-131072
80002fc4:	70 18       	ld.w	r8,r8[0x4]
80002fc6:	e2 18 00 10 	andl	r8,0x10,COH
80002fca:	c1 b0       	breq	80003000 <udd_interrupt+0x584>
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
80002fcc:	fe 68 00 00 	mov	r8,-131072
80002fd0:	f0 f9 08 00 	ld.w	r9,r8[2048]
80002fd4:	af c9       	cbr	r9,0xe
80002fd6:	f1 49 08 00 	st.w	r8[2048],r9
		// Check USB clock ready after suspend and eventually sleep USB clock
		while( !Is_clock_usable() ) {
80002fda:	c0 58       	rjmp	80002fe4 <udd_interrupt+0x568>
			if(Is_udd_suspend()) break;   // In case of USB state change in HS
80002fdc:	70 19       	ld.w	r9,r8[0x4]
80002fde:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80002fe2:	c0 61       	brne	80002fee <udd_interrupt+0x572>

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
		// Check USB clock ready after suspend and eventually sleep USB clock
		while( !Is_clock_usable() ) {
80002fe4:	f0 f9 08 04 	ld.w	r9,r8[2052]
80002fe8:	e2 19 40 00 	andl	r9,0x4000,COH
80002fec:	cf 80       	breq	80002fdc <udd_interrupt+0x560>
			if(Is_udd_suspend()) break;   // In case of USB state change in HS
		};
		// The wakeup interrupt is automatic acked when a suspend occur
		udd_disable_wake_up_interrupt();
80002fee:	fe 68 00 00 	mov	r8,-131072
80002ff2:	31 09       	mov	r9,16
80002ff4:	91 59       	st.w	r8[0x14],r9
		udd_enable_suspend_interrupt();
80002ff6:	30 1c       	mov	r12,1
80002ff8:	91 6c       	st.w	r8[0x18],r12
		udd_sleep_mode(true);	// Enter in IDLE mode
80002ffa:	f0 1f 00 29 	mcall	8000309c <udd_interrupt+0x620>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
#endif
		goto udd_interrupt_end;
80002ffe:	c1 d8       	rjmp	80003038 <udd_interrupt+0x5bc>
	}

	if (Is_udd_vbus_transition()) {
80003000:	fe 68 00 00 	mov	r8,-131072
80003004:	f0 f8 08 04 	ld.w	r8,r8[2052]
80003008:	e2 18 00 02 	andl	r8,0x2,COH
8000300c:	c1 60       	breq	80003038 <udd_interrupt+0x5bc>
		// Ack VBus transition and send status to high level
		otg_unfreeze_clock();
8000300e:	fe 68 00 00 	mov	r8,-131072
80003012:	f0 f9 08 00 	ld.w	r9,r8[2048]
80003016:	af c9       	cbr	r9,0xe
80003018:	f1 49 08 00 	st.w	r8[2048],r9
		udd_ack_vbus_transition();
8000301c:	30 29       	mov	r9,2
8000301e:	f1 49 08 08 	st.w	r8[2056],r9
		otg_freeze_clock();
80003022:	f0 f9 08 00 	ld.w	r9,r8[2048]
80003026:	af a9       	sbr	r9,0xe
80003028:	f1 49 08 00 	st.w	r8[2048],r9
#ifdef UDC_VBUS_EVENT
		UDC_VBUS_EVENT(Is_udd_vbus_high());
8000302c:	f0 fc 08 04 	ld.w	r12,r8[2052]
80003030:	f9 dc c1 61 	bfextu	r12,r12,0xb,0x1
80003034:	f0 1f 00 1b 	mcall	800030a0 <udd_interrupt+0x624>
#endif
		goto udd_interrupt_end;
	}
udd_interrupt_end:
	otg_data_memory_barrier();
80003038:	fe 68 00 00 	mov	r8,-131072
8000303c:	f0 f8 08 18 	ld.w	r8,r8[2072]
	return;
}
80003040:	e3 cd 40 fc 	ldm	sp++,r2-r7,lr
80003044:	d6 03       	rete
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_data;
80003046:	48 f9       	lddpc	r9,80003080 <udd_interrupt+0x604>
80003048:	b2 08       	st.h	r9[0x0],r8
8000304a:	fe 9f fe 40 	bral	80002cca <udd_interrupt+0x24e>
	if (udd_ep_interrupt())
		goto udd_interrupt_end;	// Interrupt acked by bulk/interrupt/isochronous endpoint managed
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
8000304e:	fe 68 00 00 	mov	r8,-131072
80003052:	70 18       	ld.w	r8,r8[0x4]
80003054:	e2 18 00 08 	andl	r8,0x8,COH
80003058:	c8 e0       	breq	80002f74 <udd_interrupt+0x4f8>
8000305a:	c7 8b       	rjmp	80002f4a <udd_interrupt+0x4ce>
8000305c:	80 00       	ld.sh	r0,r0[0x0]
8000305e:	36 e8       	mov	r8,110
80003060:	00 00       	add	r0,r0
80003062:	07 1c       	ld.sh	r12,r3++
80003064:	80 00       	ld.sh	r0,r0[0x0]
80003066:	23 a0       	sub	r0,58
80003068:	80 00       	ld.sh	r0,r0[0x0]
8000306a:	25 e0       	sub	r0,94
8000306c:	80 00       	ld.sh	r0,r0[0x0]
8000306e:	23 88       	sub	r8,56
80003070:	00 00       	add	r0,r0
80003072:	0c 98       	mov	r8,r6
80003074:	80 00       	ld.sh	r0,r0[0x0]
80003076:	39 68       	mov	r8,-106
80003078:	00 00       	add	r0,r0
8000307a:	07 20       	ld.uh	r0,r3++
8000307c:	00 00       	add	r0,r0
8000307e:	06 e4       	st.h	--r3,r4
80003080:	00 00       	add	r0,r0
80003082:	07 1a       	ld.sh	r10,r3++
80003084:	80 00       	ld.sh	r0,r0[0x0]
80003086:	26 40       	sub	r0,100
80003088:	80 00       	ld.sh	r0,r0[0x0]
8000308a:	26 14       	sub	r4,97
8000308c:	00 00       	add	r0,r0
8000308e:	06 e8       	st.h	--r3,r8
80003090:	80 00       	ld.sh	r0,r0[0x0]
80003092:	23 b4       	sub	r4,59
80003094:	80 00       	ld.sh	r0,r0[0x0]
80003096:	39 08       	mov	r8,-112
80003098:	80 00       	ld.sh	r0,r0[0x0]
8000309a:	28 9e       	sub	lr,-119
8000309c:	80 00       	ld.sh	r0,r0[0x0]
8000309e:	25 6c       	sub	r12,86
800030a0:	80 00       	ld.sh	r0,r0[0x0]
800030a2:	3e 68       	mov	r8,-26

800030a4 <_stext>:
800030a4:	48 dd       	lddpc	sp,800030d8 <udata_clear_loop_end+0x4>
800030a6:	fe c0 e0 a6 	sub	r0,pc,-8026
800030aa:	e3 b0 00 01 	mtsr	0x4,r0
800030ae:	d5 53       	csrf	0x15
800030b0:	48 b0       	lddpc	r0,800030dc <udata_clear_loop_end+0x8>
800030b2:	48 c1       	lddpc	r1,800030e0 <udata_clear_loop_end+0xc>
800030b4:	02 30       	cp.w	r0,r1
800030b6:	c0 62       	brcc	800030c2 <idata_load_loop_end>
800030b8:	48 b2       	lddpc	r2,800030e4 <udata_clear_loop_end+0x10>

800030ba <idata_load_loop>:
800030ba:	a5 05       	ld.d	r4,r2++
800030bc:	a1 24       	st.d	r0++,r4
800030be:	02 30       	cp.w	r0,r1
800030c0:	cf d3       	brcs	800030ba <idata_load_loop>

800030c2 <idata_load_loop_end>:
800030c2:	48 a0       	lddpc	r0,800030e8 <udata_clear_loop_end+0x14>
800030c4:	48 a1       	lddpc	r1,800030ec <udata_clear_loop_end+0x18>
800030c6:	02 30       	cp.w	r0,r1
800030c8:	c0 62       	brcc	800030d4 <udata_clear_loop_end>
800030ca:	30 02       	mov	r2,0
800030cc:	30 03       	mov	r3,0

800030ce <udata_clear_loop>:
800030ce:	a1 22       	st.d	r0++,r2
800030d0:	02 30       	cp.w	r0,r1
800030d2:	cf e3       	brcs	800030ce <udata_clear_loop>

800030d4 <udata_clear_loop_end>:
800030d4:	fe cf f0 a0 	sub	pc,pc,-3936
800030d8:	00 01       	add	r1,r0
800030da:	00 00       	add	r0,r0
800030dc:	00 00       	add	r0,r0
800030de:	00 08       	add	r8,r0
800030e0:	00 00       	add	r0,r0
800030e2:	05 d8       	ld.ub	r8,r2[0x5]
800030e4:	80 00       	ld.sh	r0,r0[0x0]
800030e6:	53 58       	stdsp	sp[0xd4],r8
800030e8:	00 00       	add	r0,r0
800030ea:	05 d8       	ld.ub	r8,r2[0x5]
800030ec:	00 00       	add	r0,r0
800030ee:	0c c8       	st.b	r6++,r8

800030f0 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
800030f0:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800030f2:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800030f6:	d3 03       	ssrf	0x10
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
800030f8:	fe 78 0c 00 	mov	r8,-62464
800030fc:	e0 6a 03 07 	mov	r10,775
80003100:	91 aa       	st.w	r8[0x28],r10
		AVR32_PM.mcctrl |= 1U << AVR32_PM_MCCTRL_OSC0EN;
80003102:	70 0a       	ld.w	r10,r8[0x0]
80003104:	a3 aa       	sbr	r10,0x2
80003106:	91 0a       	st.w	r8[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003108:	e3 b9 00 00 	mtsr	0x0,r9
	cpu_irq_restore(flags);
}

static inline bool osc_is_ready(uint8_t id)
{
	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_OSC0RDY + id)));
8000310c:	71 59       	ld.w	r9,r8[0x54]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
8000310e:	e2 19 00 80 	andl	r9,0x80,COH
80003112:	cf d0       	breq	8000310c <sysclk_init+0x1c>
#ifdef BOARD_OSC0_HZ
	case SYSCLK_SRC_OSC0:
		osc_enable(0);
		osc_wait_ready(0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(BOARD_OSC0_HZ);
80003114:	e0 6c 1b 00 	mov	r12,6912
80003118:	ea 1c 00 b7 	orh	r12,0xb7
8000311c:	f0 1f 00 0e 	mcall	80003154 <sysclk_init+0x64>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003120:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003124:	d3 03       	ssrf	0x10
	uint32_t   mcctrl;

	Assert(src <= SYSCLK_SRC_PLL0);

	flags = cpu_irq_save();
	mcctrl = AVR32_PM.mcctrl & ~AVR32_PM_MCCTRL_MCSEL_MASK;
80003126:	fe 78 0c 00 	mov	r8,-62464
8000312a:	70 0a       	ld.w	r10,r8[0x0]
8000312c:	e0 1a ff fc 	andl	r10,0xfffc
	mcctrl |= src << AVR32_PM_MCCTRL_MCSEL;
80003130:	a1 aa       	sbr	r10,0x0
	AVR32_PM.mcctrl = mcctrl;
80003132:	91 0a       	st.w	r8[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003134:	e3 b9 00 00 	mtsr	0x0,r9
		break;
	}

	/* If the user has specified clock masks, enable only requested clocks */
#if defined(CONFIG_SYSCLK_INIT_CPUMASK)
	AVR32_PM.cpumask = SYSCLK_INIT_MINIMAL_CPUMASK | CONFIG_SYSCLK_INIT_CPUMASK;
80003138:	e0 79 00 02 	mov	r9,65538
8000313c:	91 29       	st.w	r8[0x8],r9
#endif
#if defined(CONFIG_SYSCLK_INIT_PBAMASK)
	AVR32_PM.pbamask = SYSCLK_INIT_MINIMAL_PBAMASK | CONFIG_SYSCLK_INIT_PBAMASK;
8000313e:	30 b9       	mov	r9,11
80003140:	ea 19 00 18 	orh	r9,0x18
80003144:	91 49       	st.w	r8[0x10],r9
#endif
#if defined(CONFIG_SYSCLK_INIT_PBBMASK)
	AVR32_PM.pbbmask = SYSCLK_INIT_MINIMAL_PBBMASK | CONFIG_SYSCLK_INIT_PBBMASK;
80003146:	30 09       	mov	r9,0
80003148:	91 59       	st.w	r8[0x14],r9
#endif
#if defined(CONFIG_SYSCLK_INIT_HSBMASK)
	AVR32_PM.hsbmask = SYSCLK_INIT_MINIMAL_HSBMASK | CONFIG_SYSCLK_INIT_HSBMASK;
8000314a:	e0 69 0e 03 	mov	r9,3587
8000314e:	91 39       	st.w	r8[0xc],r9

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80003150:	d8 02       	popm	pc
80003152:	00 00       	add	r0,r0
80003154:	80 00       	ld.sh	r0,r0[0x0]
80003156:	20 44       	sub	r4,4

80003158 <sysclk_priv_enable_module>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003158:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
8000315c:	d3 03       	ssrf	0x10

	/*
	 * Poll MSKRDY before changing mask rather than after, as it's
	 * highly unlikely to actually be cleared at this point.
	 */
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
8000315e:	fe 78 0c 00 	mov	r8,-62464
80003162:	71 59       	ld.w	r9,r8[0x54]
80003164:	e2 19 00 40 	andl	r9,0x40,COH
80003168:	cf d0       	breq	80003162 <sysclk_priv_enable_module+0xa>
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
8000316a:	a3 6c       	lsl	r12,0x2
8000316c:	e0 2c f3 f8 	sub	r12,62456
80003170:	78 08       	ld.w	r8,r12[0x0]
	mask |= 1U << module_index;
80003172:	30 19       	mov	r9,1
80003174:	f2 0b 09 4b 	lsl	r11,r9,r11
80003178:	10 4b       	or	r11,r8
	*(&AVR32_PM.cpumask + bus_id) = mask;
8000317a:	99 0b       	st.w	r12[0x0],r11
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
8000317c:	e3 ba 00 00 	mtsr	0x0,r10

	cpu_irq_restore(flags);
}
80003180:	5e fc       	retal	r12
80003182:	d7 03       	nop

80003184 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(unsigned int index)
{
80003184:	eb cd 40 e0 	pushm	r5-r7,lr
80003188:	18 96       	mov	r6,r12
8000318a:	58 9c       	cp.w	r12,9
8000318c:	5f 07       	sreq	r7

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000318e:	e1 b5 00 00 	mfsr	r5,0x0
	cpu_irq_disable();
80003192:	d3 03       	ssrf	0x10
		pbus_id = 1;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (!sysclk_bus_refcount[pbus_id])
80003194:	48 f8       	lddpc	r8,800031d0 <sysclk_enable_pbb_module+0x4c>
80003196:	f0 07 07 09 	ld.ub	r9,r8[r7]
8000319a:	30 08       	mov	r8,0
8000319c:	f0 09 18 00 	cp.b	r9,r8
800031a0:	c0 a1       	brne	800031b4 <sysclk_enable_pbb_module+0x30>
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
800031a2:	ee 0b 15 01 	lsl	r11,r7,0x1
800031a6:	f9 bb 01 06 	movne	r11,6
800031aa:	f9 bb 00 02 	moveq	r11,2
800031ae:	30 1c       	mov	r12,1
800031b0:	f0 1f 00 09 	mcall	800031d4 <sysclk_enable_pbb_module+0x50>
		sysclk_enable_hsb_module(2 + (4 * pbus_id));
	sysclk_bus_refcount[pbus_id]++;
800031b4:	48 78       	lddpc	r8,800031d0 <sysclk_enable_pbb_module+0x4c>
800031b6:	f0 07 07 09 	ld.ub	r9,r8[r7]
800031ba:	2f f9       	sub	r9,-1
800031bc:	f0 07 0b 09 	st.b	r8[r7],r9
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800031c0:	e3 b5 00 00 	mtsr	0x0,r5

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
800031c4:	0c 9b       	mov	r11,r6
800031c6:	30 3c       	mov	r12,3
800031c8:	f0 1f 00 03 	mcall	800031d4 <sysclk_enable_pbb_module+0x50>
}
800031cc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800031d0:	00 00       	add	r0,r0
800031d2:	07 24       	ld.uh	r4,r3++
800031d4:	80 00       	ld.sh	r0,r0[0x0]
800031d6:	31 58       	mov	r8,21

800031d8 <sysclk_enable_usb>:
 * \pre The USB generick clock must be configurated to 12MHz.
 * CONFIG_USBCLK_SOURCE and CONFIG_USBCLK_DIV must be defined with proper
 * configuration. The selected clock source must also be configured.
 */
void sysclk_enable_usb(void)
{
800031d8:	d4 01       	pushm	lr
	struct genclk_config gcfg;

	sysclk_enable_pbb_module(SYSCLK_USBB_REGS);
800031da:	30 1c       	mov	r12,1
800031dc:	f0 1f 00 0f 	mcall	80003218 <sysclk_enable_usb+0x40>
800031e0:	30 3b       	mov	r11,3
800031e2:	30 1c       	mov	r12,1
800031e4:	f0 1f 00 0e 	mcall	8000321c <sysclk_enable_usb+0x44>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800031e8:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800031ec:	d3 03       	ssrf	0x10
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
800031ee:	fe 78 0c 00 	mov	r8,-62464
800031f2:	e0 6a 03 07 	mov	r10,775
800031f6:	91 aa       	st.w	r8[0x28],r10
		AVR32_PM.mcctrl |= 1U << AVR32_PM_MCCTRL_OSC0EN;
800031f8:	70 0a       	ld.w	r10,r8[0x0]
800031fa:	a3 aa       	sbr	r10,0x2
800031fc:	91 0a       	st.w	r8[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800031fe:	e3 b9 00 00 	mtsr	0x0,r9
	cpu_irq_restore(flags);
}

static inline bool osc_is_ready(uint8_t id)
{
	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_OSC0RDY + id)));
80003202:	71 59       	ld.w	r9,r8[0x54]
80003204:	e2 19 00 80 	andl	r9,0x80,COH
80003208:	cf d0       	breq	80003202 <sysclk_enable_usb+0x2a>
}

static inline void genclk_enable(const struct genclk_config *cfg,
		unsigned int id)
{
	AVR32_PM.gcctrl[id] = cfg->ctrl | (1U << AVR32_PM_GCCTRL_CEN);
8000320a:	30 49       	mov	r9,4
8000320c:	fe 78 0c 00 	mov	r8,-62464
80003210:	f1 49 00 70 	st.w	r8[112],r9
		break;
	}

	genclk_config_set_divider(&gcfg, CONFIG_USBCLK_DIV);
	genclk_enable(&gcfg, AVR32_PM_GCLK_USBB);
}
80003214:	d8 02       	popm	pc
80003216:	00 00       	add	r0,r0
80003218:	80 00       	ld.sh	r0,r0[0x0]
8000321a:	31 84       	mov	r4,24
8000321c:	80 00       	ld.sh	r0,r0[0x0]
8000321e:	31 58       	mov	r8,21

80003220 <udi_cdc_data_disable>:
	UDI_CDC_DISABLE_EXT();
}

void udi_cdc_data_disable(void)
{
}
80003220:	5e fc       	retal	r12
80003222:	d7 03       	nop

80003224 <udi_cdc_comm_setup>:


bool udi_cdc_comm_setup(void)
{
	if (Udd_setup_is_in()) {
80003224:	49 e8       	lddpc	r8,8000329c <udi_cdc_comm_setup+0x78>
80003226:	11 88       	ld.ub	r8,r8[0x0]
80003228:	30 09       	mov	r9,0
8000322a:	f2 08 18 00 	cp.b	r8,r9
8000322e:	c1 84       	brge	8000325e <udi_cdc_comm_setup+0x3a>
		// GET Interface Requests 
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
80003230:	e2 18 00 60 	andl	r8,0x60,COH
80003234:	e0 48 00 20 	cp.w	r8,32
80003238:	c3 11       	brne	8000329a <udi_cdc_comm_setup+0x76>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
8000323a:	49 98       	lddpc	r8,8000329c <udi_cdc_comm_setup+0x78>
8000323c:	11 99       	ld.ub	r9,r8[0x1]
8000323e:	32 18       	mov	r8,33
80003240:	f0 09 18 00 	cp.b	r9,r8
80003244:	c2 b1       	brne	8000329a <udi_cdc_comm_setup+0x76>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
80003246:	49 68       	lddpc	r8,8000329c <udi_cdc_comm_setup+0x78>
80003248:	90 39       	ld.sh	r9,r8[0x6]
8000324a:	30 78       	mov	r8,7
8000324c:	f0 09 19 00 	cp.h	r9,r8
80003250:	c2 51       	brne	8000329a <udi_cdc_comm_setup+0x76>
						udd_g_ctrlreq.req.wLength)
					return false;	// Error for USB host
				udd_g_ctrlreq.payload =
80003252:	49 38       	lddpc	r8,8000329c <udi_cdc_comm_setup+0x78>
80003254:	49 39       	lddpc	r9,800032a0 <udi_cdc_comm_setup+0x7c>
80003256:	91 29       	st.w	r8[0x8],r9
						(uint8_t *) &
						udi_cdc_line_coding;
				udd_g_ctrlreq.payload_size =
80003258:	30 79       	mov	r9,7
8000325a:	b0 69       	st.h	r8[0xc],r9
8000325c:	5e ff       	retal	1
			}
		}
	}
	if (Udd_setup_is_out()) {
		// SET Interface Requests  
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
8000325e:	e2 18 00 60 	andl	r8,0x60,COH
80003262:	e0 48 00 20 	cp.w	r8,32
80003266:	c1 a1       	brne	8000329a <udi_cdc_comm_setup+0x76>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
80003268:	48 d8       	lddpc	r8,8000329c <udi_cdc_comm_setup+0x78>
8000326a:	11 98       	ld.ub	r8,r8[0x1]
8000326c:	32 09       	mov	r9,32
8000326e:	f2 08 18 00 	cp.b	r8,r9
80003272:	c0 60       	breq	8000327e <udi_cdc_comm_setup+0x5a>
80003274:	32 29       	mov	r9,34
80003276:	f2 08 18 00 	cp.b	r8,r9
8000327a:	c1 01       	brne	8000329a <udi_cdc_comm_setup+0x76>
8000327c:	5e ff       	retal	1
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
8000327e:	48 88       	lddpc	r8,8000329c <udi_cdc_comm_setup+0x78>
80003280:	90 39       	ld.sh	r9,r8[0x6]
80003282:	30 78       	mov	r8,7
80003284:	f0 09 19 00 	cp.h	r9,r8
80003288:	c0 91       	brne	8000329a <udi_cdc_comm_setup+0x76>
						udd_g_ctrlreq.req.wLength)
					return false;	// Error for USB host
				udd_g_ctrlreq.callback =
8000328a:	48 58       	lddpc	r8,8000329c <udi_cdc_comm_setup+0x78>
8000328c:	48 69       	lddpc	r9,800032a4 <udi_cdc_comm_setup+0x80>
8000328e:	91 49       	st.w	r8[0x10],r9
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
80003290:	48 49       	lddpc	r9,800032a0 <udi_cdc_comm_setup+0x7c>
80003292:	91 29       	st.w	r8[0x8],r9
						(uint8_t *) &
						udi_cdc_line_coding;
				udd_g_ctrlreq.payload_size =
80003294:	30 79       	mov	r9,7
80003296:	b0 69       	st.h	r8[0xc],r9
80003298:	5e ff       	retal	1
						sizeof(udi_cdc_line_coding);
				return true;
8000329a:	5e fd       	retal	0
8000329c:	00 00       	add	r0,r0
8000329e:	0c 98       	mov	r8,r6
800032a0:	00 00       	add	r0,r0
800032a2:	07 28       	ld.uh	r8,r3++
800032a4:	80 00       	ld.sh	r0,r0[0x0]
800032a6:	32 ac       	mov	r12,42

800032a8 <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
800032a8:	5e fd       	retal	0

800032aa <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
800032aa:	5e fd       	retal	0

800032ac <udi_cdc_line_coding_received>:

void udi_cdc_line_coding_received(void)
{
	// Send line coding to component associated to CDC
	UDI_CDC_SET_CODING_EXT((&udi_cdc_line_coding));
}
800032ac:	5e fc       	retal	r12
800032ae:	d7 03       	nop

800032b0 <udi_cdc_is_rx_ready>:
}


bool udi_cdc_is_rx_ready(void)
{
	return (udi_cdc_rx_pos < udi_cdc_rx_buf_nb[udi_cdc_rx_buf_sel]);
800032b0:	48 68       	lddpc	r8,800032c8 <udi_cdc_is_rx_ready+0x18>
800032b2:	11 8a       	ld.ub	r10,r8[0x0]
800032b4:	48 68       	lddpc	r8,800032cc <udi_cdc_is_rx_ready+0x1c>
800032b6:	90 08       	ld.sh	r8,r8[0x0]
800032b8:	48 69       	lddpc	r9,800032d0 <udi_cdc_is_rx_ready+0x20>
800032ba:	f2 0a 04 19 	ld.sh	r9,r9[r10<<0x1]
800032be:	f0 09 19 00 	cp.h	r9,r8
}
800032c2:	5f bc       	srhi	r12
800032c4:	5e fc       	retal	r12
800032c6:	00 00       	add	r0,r0
800032c8:	00 00       	add	r0,r0
800032ca:	09 bc       	ld.ub	r12,r4[0x3]
800032cc:	00 00       	add	r0,r0
800032ce:	09 b8       	ld.ub	r8,r4[0x3]
800032d0:	00 00       	add	r0,r0
800032d2:	09 b4       	ld.ub	r4,r4[0x3]

800032d4 <udi_cdc_is_tx_ready>:


bool udi_cdc_is_tx_ready(void)
{
	irqflags_t flags;
	if (udi_cdc_tx_buf_nb[udi_cdc_tx_buf_sel]!=UDI_CDC_TX_BUFFERS) {
800032d4:	49 68       	lddpc	r8,8000332c <udi_cdc_is_tx_ready+0x58>
800032d6:	11 89       	ld.ub	r9,r8[0x0]
800032d8:	49 68       	lddpc	r8,80003330 <udi_cdc_is_tx_ready+0x5c>
800032da:	f0 09 04 19 	ld.sh	r9,r8[r9<<0x1]
800032de:	e0 68 01 40 	mov	r8,320
800032e2:	f0 09 19 00 	cp.h	r9,r8
800032e6:	c0 20       	breq	800032ea <udi_cdc_is_tx_ready+0x16>
800032e8:	5e ff       	retal	1
		return true;
	}
	if (!udi_cdc_tx_both_buf_to_send) {
800032ea:	49 38       	lddpc	r8,80003334 <udi_cdc_is_tx_ready+0x60>
800032ec:	11 88       	ld.ub	r8,r8[0x0]
800032ee:	58 08       	cp.w	r8,0
800032f0:	c1 21       	brne	80003314 <udi_cdc_is_tx_ready+0x40>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800032f2:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800032f6:	d3 03       	ssrf	0x10
		flags = cpu_irq_save();	// to protect udi_cdc_tx_buf_sel
		if (!udi_cdc_tx_trans_ongoing) {
800032f8:	49 09       	lddpc	r9,80003338 <udi_cdc_is_tx_ready+0x64>
800032fa:	13 89       	ld.ub	r9,r9[0x0]
800032fc:	58 09       	cp.w	r9,0
800032fe:	c0 91       	brne	80003310 <udi_cdc_is_tx_ready+0x3c>
			// No transfer on-going
			// then use the other buffer to store data
			udi_cdc_tx_both_buf_to_send = true;
80003300:	30 1a       	mov	r10,1
80003302:	48 d9       	lddpc	r9,80003334 <udi_cdc_is_tx_ready+0x60>
80003304:	b2 8a       	st.b	r9[0x0],r10
			udi_cdc_tx_buf_sel = (udi_cdc_tx_buf_sel==0)?1:0;
80003306:	48 a9       	lddpc	r9,8000332c <udi_cdc_is_tx_ready+0x58>
80003308:	13 8a       	ld.ub	r10,r9[0x0]
8000330a:	58 0a       	cp.w	r10,0
8000330c:	5f 0a       	sreq	r10
8000330e:	b2 8a       	st.b	r9[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003310:	e3 b8 00 00 	mtsr	0x0,r8
		}
	  	cpu_irq_restore(flags);
	}
	return (udi_cdc_tx_buf_nb[udi_cdc_tx_buf_sel]!=UDI_CDC_TX_BUFFERS);
80003314:	48 68       	lddpc	r8,8000332c <udi_cdc_is_tx_ready+0x58>
80003316:	11 89       	ld.ub	r9,r8[0x0]
80003318:	48 68       	lddpc	r8,80003330 <udi_cdc_is_tx_ready+0x5c>
8000331a:	f0 09 04 19 	ld.sh	r9,r8[r9<<0x1]
8000331e:	e0 68 01 40 	mov	r8,320
80003322:	f0 09 19 00 	cp.h	r9,r8
80003326:	5f 1c       	srne	r12
}
80003328:	5e fc       	retal	r12
8000332a:	00 00       	add	r0,r0
8000332c:	00 00       	add	r0,r0
8000332e:	07 2f       	ld.uh	pc,r3++
80003330:	00 00       	add	r0,r0
80003332:	07 30       	ld.ub	r0,r3++
80003334:	00 00       	add	r0,r0
80003336:	0c 41       	or	r1,r6
80003338:	00 00       	add	r0,r0
8000333a:	09 be       	ld.ub	lr,r4[0x3]

8000333c <udi_cdc_putc>:


int udi_cdc_putc(int value)
{
8000333c:	eb cd 40 fe 	pushm	r1-r7,lr
80003340:	18 97       	mov	r7,r12
	irqflags_t flags;
	bool b_databit_9;
	uint8_t buf_sel;

	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);
80003342:	49 88       	lddpc	r8,800033a0 <udi_cdc_putc+0x64>
80003344:	11 e9       	ld.ub	r9,r8[0x6]
80003346:	30 98       	mov	r8,9
80003348:	f0 09 18 00 	cp.b	r9,r8
8000334c:	5f 04       	sreq	r4

udi_cdc_putc_process_one_byte:
	// Check avaliable space
	if (!udi_cdc_is_tx_ready()) {
		if (!udi_cdc_running) {
8000334e:	49 66       	lddpc	r6,800033a4 <udi_cdc_putc+0x68>
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel;
80003350:	49 63       	lddpc	r3,800033a8 <udi_cdc_putc+0x6c>
	udi_cdc_tx_buf[buf_sel][udi_cdc_tx_buf_nb[buf_sel]++] = value;
80003352:	49 75       	lddpc	r5,800033ac <udi_cdc_putc+0x70>
80003354:	49 72       	lddpc	r2,800033b0 <udi_cdc_putc+0x74>
	cpu_irq_restore(flags);

	if (b_databit_9) {
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
80003356:	30 01       	mov	r1,0

	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);

udi_cdc_putc_process_one_byte:
	// Check avaliable space
	if (!udi_cdc_is_tx_ready()) {
80003358:	f0 1f 00 17 	mcall	800033b4 <udi_cdc_putc+0x78>
8000335c:	c0 51       	brne	80003366 <udi_cdc_putc+0x2a>
		if (!udi_cdc_running) {
8000335e:	0d 88       	ld.ub	r8,r6[0x0]
80003360:	58 08       	cp.w	r8,0
80003362:	cf b1       	brne	80003358 <udi_cdc_putc+0x1c>
80003364:	c1 b8       	rjmp	8000339a <udi_cdc_putc+0x5e>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003366:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
8000336a:	d3 03       	ssrf	0x10
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel;
8000336c:	07 88       	ld.ub	r8,r3[0x0]
	udi_cdc_tx_buf[buf_sel][udi_cdc_tx_buf_nb[buf_sel]++] = value;
8000336e:	ea 08 04 19 	ld.sh	r9,r5[r8<<0x1]
80003372:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
80003376:	f0 08 00 2b 	add	r11,r8,r8<<0x2
8000337a:	a7 6b       	lsl	r11,0x6
8000337c:	18 0b       	add	r11,r12
8000337e:	e4 0b 0b 07 	st.b	r2[r11],r7
80003382:	2f f9       	sub	r9,-1
80003384:	ea 08 0a 19 	st.h	r5[r8<<0x1],r9
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003388:	e3 ba 00 00 	mtsr	0x0,r10
	cpu_irq_restore(flags);

	if (b_databit_9) {
8000338c:	58 04       	cp.w	r4,0
8000338e:	c0 31       	brne	80003394 <udi_cdc_putc+0x58>
80003390:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
80003394:	a9 47       	asr	r7,0x8
80003396:	02 94       	mov	r4,r1
80003398:	ce 0b       	rjmp	80003358 <udi_cdc_putc+0x1c>
		goto udi_cdc_putc_process_one_byte;
8000339a:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
8000339e:	00 00       	add	r0,r0
800033a0:	00 00       	add	r0,r0
800033a2:	07 28       	ld.uh	r8,r3++
800033a4:	00 00       	add	r0,r0
800033a6:	09 bd       	ld.ub	sp,r4[0x3]
800033a8:	00 00       	add	r0,r0
800033aa:	07 2f       	ld.uh	pc,r3++
800033ac:	00 00       	add	r0,r0
800033ae:	07 30       	ld.ub	r0,r3++
800033b0:	00 00       	add	r0,r0
800033b2:	07 34       	ld.ub	r4,r3++
800033b4:	80 00       	ld.sh	r0,r0[0x0]
800033b6:	32 d4       	mov	r4,45

800033b8 <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(void)
{
800033b8:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800033bc:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800033c0:	d3 03       	ssrf	0x10
	irqflags_t flags;
	uint8_t buf_sel_trans;

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel;
800033c2:	49 88       	lddpc	r8,80003420 <udi_cdc_rx_start+0x68>
800033c4:	11 87       	ld.ub	r7,r8[0x0]
	if (udi_cdc_rx_trans_ongoing ||
800033c6:	49 88       	lddpc	r8,80003424 <udi_cdc_rx_start+0x6c>
800033c8:	11 88       	ld.ub	r8,r8[0x0]
800033ca:	58 08       	cp.w	r8,0
800033cc:	c0 a1       	brne	800033e0 <udi_cdc_rx_start+0x28>
		(udi_cdc_rx_pos < udi_cdc_rx_buf_nb[buf_sel_trans])) {
800033ce:	49 78       	lddpc	r8,80003428 <udi_cdc_rx_start+0x70>
800033d0:	90 08       	ld.sh	r8,r8[0x0]
800033d2:	49 7a       	lddpc	r10,8000342c <udi_cdc_rx_start+0x74>
800033d4:	f4 07 04 1a 	ld.sh	r10,r10[r7<<0x1]
800033d8:	f0 0a 19 00 	cp.h	r10,r8
800033dc:	e0 88 00 06 	brls	800033e8 <udi_cdc_rx_start+0x30>
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800033e0:	e3 b9 00 00 	mtsr	0x0,r9
#endif
	barrier();
800033e4:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
		cpu_irq_restore(flags);
		return false;
	}

	// Change current buffer
	udi_cdc_rx_pos = 0;
800033e8:	30 0a       	mov	r10,0
800033ea:	49 08       	lddpc	r8,80003428 <udi_cdc_rx_start+0x70>
800033ec:	b0 0a       	st.h	r8[0x0],r10
	udi_cdc_rx_buf_sel = (buf_sel_trans==0)?1:0;
800033ee:	58 07       	cp.w	r7,0
800033f0:	5f 0a       	sreq	r10
800033f2:	48 c8       	lddpc	r8,80003420 <udi_cdc_rx_start+0x68>
800033f4:	b0 8a       	st.b	r8[0x0],r10

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing = true;
800033f6:	30 1a       	mov	r10,1
800033f8:	48 b8       	lddpc	r8,80003424 <udi_cdc_rx_start+0x6c>
800033fa:	b0 8a       	st.b	r8[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
800033fc:	e3 b9 00 00 	mtsr	0x0,r9
	cpu_irq_restore(flags);
	
	if (udi_cdc_is_rx_ready()) {
80003400:	f0 1f 00 0c 	mcall	80003430 <udi_cdc_rx_start+0x78>
		UDI_CDC_RX_NOTIFY();
	}

	return udd_ep_run( UDI_CDC_DATA_EP_OUT,
80003404:	ee 07 00 27 	add	r7,r7,r7<<0x2
80003408:	a7 67       	lsl	r7,0x6
8000340a:	48 b8       	lddpc	r8,80003434 <udi_cdc_rx_start+0x7c>
8000340c:	e0 69 01 40 	mov	r9,320
80003410:	48 aa       	lddpc	r10,80003438 <udi_cdc_rx_start+0x80>
80003412:	0e 0a       	add	r10,r7
80003414:	30 1b       	mov	r11,1
80003416:	30 2c       	mov	r12,2
80003418:	f0 1f 00 09 	mcall	8000343c <udi_cdc_rx_start+0x84>
					true,
					udi_cdc_rx_buf[buf_sel_trans],
					UDI_CDC_RX_BUFFERS,
					udi_cdc_data_recevied);
}
8000341c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003420:	00 00       	add	r0,r0
80003422:	09 bc       	ld.ub	r12,r4[0x3]
80003424:	00 00       	add	r0,r0
80003426:	0c 40       	or	r0,r6
80003428:	00 00       	add	r0,r0
8000342a:	09 b8       	ld.ub	r8,r4[0x3]
8000342c:	00 00       	add	r0,r0
8000342e:	09 b4       	ld.ub	r4,r4[0x3]
80003430:	80 00       	ld.sh	r0,r0[0x0]
80003432:	32 b0       	mov	r0,43
80003434:	80 00       	ld.sh	r0,r0[0x0]
80003436:	34 c0       	mov	r0,76
80003438:	00 00       	add	r0,r0
8000343a:	09 c0       	ld.ub	r0,r4[0x4]
8000343c:	80 00       	ld.sh	r0,r0[0x0]
8000343e:	24 24       	sub	r4,66

80003440 <udi_cdc_getc>:
	return (udi_cdc_rx_pos < udi_cdc_rx_buf_nb[udi_cdc_rx_buf_sel]);
}


int udi_cdc_getc(void)
{
80003440:	d4 31       	pushm	r0-r7,lr
	int rx_data = 0;
	bool b_databit_9;

	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);
80003442:	49 98       	lddpc	r8,800034a4 <udi_cdc_getc+0x64>
80003444:	11 e9       	ld.ub	r9,r8[0x6]
80003446:	30 98       	mov	r8,9
80003448:	f0 09 18 00 	cp.b	r9,r8
8000344c:	5f 02       	sreq	r2
8000344e:	30 03       	mov	r3,0

udi_cdc_getc_process_one_byte:
	// Check avaliable data
	while (udi_cdc_rx_pos >= udi_cdc_rx_buf_nb[udi_cdc_rx_buf_sel]) {
80003450:	49 66       	lddpc	r6,800034a8 <udi_cdc_getc+0x68>
80003452:	49 77       	lddpc	r7,800034ac <udi_cdc_getc+0x6c>
80003454:	49 75       	lddpc	r5,800034b0 <udi_cdc_getc+0x70>
		if (!udi_cdc_running) {
80003456:	49 84       	lddpc	r4,800034b4 <udi_cdc_getc+0x74>
		}
		goto udi_cdc_getc_process_one_byte;
	}

	// Read data
	rx_data |= udi_cdc_rx_buf[udi_cdc_rx_buf_sel][udi_cdc_rx_pos];
80003458:	49 81       	lddpc	r1,800034b8 <udi_cdc_getc+0x78>
	udi_cdc_rx_start();

	if (b_databit_9) {
		// Receive MSB
		b_databit_9 = false;
		rx_data = rx_data << 8;
8000345a:	06 90       	mov	r0,r3
8000345c:	c0 48       	rjmp	80003464 <udi_cdc_getc+0x24>
	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);

udi_cdc_getc_process_one_byte:
	// Check avaliable data
	while (udi_cdc_rx_pos >= udi_cdc_rx_buf_nb[udi_cdc_rx_buf_sel]) {
		if (!udi_cdc_running) {
8000345e:	09 88       	ld.ub	r8,r4[0x0]
80003460:	58 08       	cp.w	r8,0
80003462:	c1 d0       	breq	8000349c <udi_cdc_getc+0x5c>

	b_databit_9 = (9 == udi_cdc_line_coding.bDataBits);

udi_cdc_getc_process_one_byte:
	// Check avaliable data
	while (udi_cdc_rx_pos >= udi_cdc_rx_buf_nb[udi_cdc_rx_buf_sel]) {
80003464:	0d 89       	ld.ub	r9,r6[0x0]
80003466:	8e 08       	ld.sh	r8,r7[0x0]
80003468:	ea 09 04 19 	ld.sh	r9,r5[r9<<0x1]
8000346c:	f0 09 19 00 	cp.h	r9,r8
80003470:	fe 98 ff f7 	brls	8000345e <udi_cdc_getc+0x1e>
		}
		goto udi_cdc_getc_process_one_byte;
	}

	// Read data
	rx_data |= udi_cdc_rx_buf[udi_cdc_rx_buf_sel][udi_cdc_rx_pos];
80003474:	0d 88       	ld.ub	r8,r6[0x0]
80003476:	8e 09       	ld.sh	r9,r7[0x0]
80003478:	5c 79       	castu.h	r9
8000347a:	f0 08 00 28 	add	r8,r8,r8<<0x2
8000347e:	a7 68       	lsl	r8,0x6
80003480:	12 08       	add	r8,r9
80003482:	e2 08 07 08 	ld.ub	r8,r1[r8]
80003486:	10 43       	or	r3,r8
	udi_cdc_rx_pos++;
80003488:	8e 08       	ld.sh	r8,r7[0x0]
8000348a:	2f f8       	sub	r8,-1
8000348c:	ae 08       	st.h	r7[0x0],r8

	udi_cdc_rx_start();
8000348e:	f0 1f 00 0c 	mcall	800034bc <udi_cdc_getc+0x7c>

	if (b_databit_9) {
80003492:	58 02       	cp.w	r2,0
80003494:	c0 50       	breq	8000349e <udi_cdc_getc+0x5e>
		// Receive MSB
		b_databit_9 = false;
		rx_data = rx_data << 8;
80003496:	a9 63       	lsl	r3,0x8
80003498:	00 92       	mov	r2,r0
8000349a:	ce 5b       	rjmp	80003464 <udi_cdc_getc+0x24>
		goto udi_cdc_getc_process_one_byte;
8000349c:	30 03       	mov	r3,0
	}
	return rx_data;
}
8000349e:	06 9c       	mov	r12,r3
800034a0:	d8 32       	popm	r0-r7,pc
800034a2:	00 00       	add	r0,r0
800034a4:	00 00       	add	r0,r0
800034a6:	07 28       	ld.uh	r8,r3++
800034a8:	00 00       	add	r0,r0
800034aa:	09 bc       	ld.ub	r12,r4[0x3]
800034ac:	00 00       	add	r0,r0
800034ae:	09 b8       	ld.ub	r8,r4[0x3]
800034b0:	00 00       	add	r0,r0
800034b2:	09 b4       	ld.ub	r4,r4[0x3]
800034b4:	00 00       	add	r0,r0
800034b6:	09 bd       	ld.ub	sp,r4[0x3]
800034b8:	00 00       	add	r0,r0
800034ba:	09 c0       	ld.ub	r0,r4[0x4]
800034bc:	80 00       	ld.sh	r0,r0[0x0]
800034be:	33 b8       	mov	r8,59

800034c0 <udi_cdc_data_recevied>:
					udi_cdc_data_recevied);
}


void udi_cdc_data_recevied(udd_ep_status_t status, iram_size_t n)
{
800034c0:	d4 01       	pushm	lr
	uint8_t buf_sel_trans;

	if (UDD_EP_TRANSFER_OK != status) {
800034c2:	58 0c       	cp.w	r12,0
800034c4:	c1 01       	brne	800034e4 <udi_cdc_data_recevied+0x24>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel==0)?1:0;
800034c6:	48 98       	lddpc	r8,800034e8 <udi_cdc_data_recevied+0x28>
800034c8:	11 88       	ld.ub	r8,r8[0x0]
	udi_cdc_rx_buf_nb[buf_sel_trans] = n;
800034ca:	58 08       	cp.w	r8,0
800034cc:	f9 b8 01 00 	movne	r8,0
800034d0:	f9 b8 00 02 	moveq	r8,2
800034d4:	48 69       	lddpc	r9,800034ec <udi_cdc_data_recevied+0x2c>
800034d6:	f2 08 0a 0b 	st.h	r9[r8],r11
	udi_cdc_rx_trans_ongoing = false;
800034da:	30 09       	mov	r9,0
800034dc:	48 58       	lddpc	r8,800034f0 <udi_cdc_data_recevied+0x30>
800034de:	b0 89       	st.b	r8[0x0],r9
	udi_cdc_rx_start();
800034e0:	f0 1f 00 05 	mcall	800034f4 <udi_cdc_data_recevied+0x34>
800034e4:	d8 02       	popm	pc
800034e6:	00 00       	add	r0,r0
800034e8:	00 00       	add	r0,r0
800034ea:	09 bc       	ld.ub	r12,r4[0x3]
800034ec:	00 00       	add	r0,r0
800034ee:	09 b4       	ld.ub	r4,r4[0x3]
800034f0:	00 00       	add	r0,r0
800034f2:	0c 40       	or	r0,r6
800034f4:	80 00       	ld.sh	r0,r0[0x0]
800034f6:	33 b8       	mov	r8,59

800034f8 <udi_cdc_tx_send>:
	udi_cdc_tx_send();
}


static void udi_cdc_tx_send(void)
{
800034f8:	eb cd 40 e0 	pushm	r5-r7,lr
	irqflags_t flags;
	uint8_t buf_sel_trans;
	bool b_short_packet;

	if (udi_cdc_tx_trans_ongoing) {
800034fc:	4a c8       	lddpc	r8,800035ac <udi_cdc_tx_send+0xb4>
800034fe:	11 88       	ld.ub	r8,r8[0x0]
80003500:	58 08       	cp.w	r8,0
80003502:	c5 21       	brne	800035a6 <udi_cdc_tx_send+0xae>
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
80003504:	f0 1f 00 2b 	mcall	800035b0 <udi_cdc_tx_send+0xb8>
80003508:	c0 a0       	breq	8000351c <udi_cdc_tx_send+0x24>
		if (udi_cdc_tx_sof_num == udd_get_micro_frame_number()) {
8000350a:	f0 1f 00 2b 	mcall	800035b4 <udi_cdc_tx_send+0xbc>
8000350e:	4a b8       	lddpc	r8,800035b8 <udi_cdc_tx_send+0xc0>
80003510:	90 08       	ld.sh	r8,r8[0x0]
80003512:	f8 08 19 00 	cp.h	r8,r12
80003516:	c0 a1       	brne	8000352a <udi_cdc_tx_send+0x32>
80003518:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
			return; // Wait next SOF to send next data
		}
	}else{
		if (udi_cdc_tx_sof_num == udd_get_frame_number()) {
8000351c:	f0 1f 00 28 	mcall	800035bc <udi_cdc_tx_send+0xc4>
80003520:	4a 68       	lddpc	r8,800035b8 <udi_cdc_tx_send+0xc0>
80003522:	90 08       	ld.sh	r8,r8[0x0]
80003524:	f8 08 19 00 	cp.h	r8,r12
80003528:	c3 f0       	breq	800035a6 <udi_cdc_tx_send+0xae>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000352a:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
8000352e:	d3 03       	ssrf	0x10
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save();	// to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel;
80003530:	4a 49       	lddpc	r9,800035c0 <udi_cdc_tx_send+0xc8>
80003532:	13 87       	ld.ub	r7,r9[0x0]
	if (!udi_cdc_tx_both_buf_to_send) {
80003534:	4a 49       	lddpc	r9,800035c4 <udi_cdc_tx_send+0xcc>
80003536:	13 89       	ld.ub	r9,r9[0x0]
80003538:	58 09       	cp.w	r9,0
8000353a:	c0 61       	brne	80003546 <udi_cdc_tx_send+0x4e>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel = (buf_sel_trans==0)?1:0;
8000353c:	58 07       	cp.w	r7,0
8000353e:	5f 0a       	sreq	r10
80003540:	4a 09       	lddpc	r9,800035c0 <udi_cdc_tx_send+0xc8>
80003542:	b2 8a       	st.b	r9[0x0],r10
80003544:	c0 38       	rjmp	8000354a <udi_cdc_tx_send+0x52>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
80003546:	58 07       	cp.w	r7,0
80003548:	5f 07       	sreq	r7
	}
	udi_cdc_tx_trans_ongoing = true;
8000354a:	30 1a       	mov	r10,1
8000354c:	49 89       	lddpc	r9,800035ac <udi_cdc_tx_send+0xb4>
8000354e:	b2 8a       	st.b	r9[0x0],r10
   // Don't work with sysreg_write(AVR32_SR, flags)
   if( cpu_irq_is_enabled_flags(flags) ) {
      cpu_irq_enable();
   }
#else
	sysreg_write(AVR32_SR, flags);
80003550:	e3 b8 00 00 	mtsr	0x0,r8
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[buf_sel_trans] != UDI_CDC_TX_BUFFERS);
80003554:	0e 95       	mov	r5,r7
80003556:	49 d8       	lddpc	r8,800035c8 <udi_cdc_tx_send+0xd0>
80003558:	f0 07 04 19 	ld.sh	r9,r8[r7<<0x1]
8000355c:	e0 68 01 40 	mov	r8,320
80003560:	f0 09 19 00 	cp.h	r9,r8
80003564:	5f 16       	srne	r6
	if (b_short_packet) {
80003566:	58 06       	cp.w	r6,0
80003568:	c0 e0       	breq	80003584 <udi_cdc_tx_send+0x8c>
		if (udd_is_high_speed()) {
8000356a:	f0 1f 00 12 	mcall	800035b0 <udi_cdc_tx_send+0xb8>
8000356e:	c0 60       	breq	8000357a <udi_cdc_tx_send+0x82>
			udi_cdc_tx_sof_num = udd_get_micro_frame_number();
80003570:	f0 1f 00 11 	mcall	800035b4 <udi_cdc_tx_send+0xbc>
80003574:	49 18       	lddpc	r8,800035b8 <udi_cdc_tx_send+0xc0>
80003576:	b0 0c       	st.h	r8[0x0],r12
80003578:	c0 98       	rjmp	8000358a <udi_cdc_tx_send+0x92>
		}else{
			udi_cdc_tx_sof_num = udd_get_frame_number();
8000357a:	f0 1f 00 11 	mcall	800035bc <udi_cdc_tx_send+0xc4>
8000357e:	48 f8       	lddpc	r8,800035b8 <udi_cdc_tx_send+0xc0>
80003580:	b0 0c       	st.h	r8[0x0],r12
80003582:	c0 48       	rjmp	8000358a <udi_cdc_tx_send+0x92>
		}
	}else{
		udi_cdc_tx_sof_num = 0; // Force next transfer without wait SOF
80003584:	30 09       	mov	r9,0
80003586:	48 d8       	lddpc	r8,800035b8 <udi_cdc_tx_send+0xc0>
80003588:	b0 09       	st.h	r8[0x0],r9
	}

	// Send the buffer with enable of short packet
	udd_ep_run( UDI_CDC_DATA_EP_IN,
8000358a:	ee 07 00 27 	add	r7,r7,r7<<0x2
8000358e:	a7 67       	lsl	r7,0x6
80003590:	48 f8       	lddpc	r8,800035cc <udi_cdc_tx_send+0xd4>
80003592:	48 e9       	lddpc	r9,800035c8 <udi_cdc_tx_send+0xd0>
80003594:	f2 05 05 19 	ld.uh	r9,r9[r5<<0x1]
80003598:	48 ea       	lddpc	r10,800035d0 <udi_cdc_tx_send+0xd8>
8000359a:	0e 0a       	add	r10,r7
8000359c:	0c 9b       	mov	r11,r6
8000359e:	e0 6c 00 81 	mov	r12,129
800035a2:	f0 1f 00 0d 	mcall	800035d4 <udi_cdc_tx_send+0xdc>
800035a6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800035aa:	00 00       	add	r0,r0
800035ac:	00 00       	add	r0,r0
800035ae:	09 be       	ld.ub	lr,r4[0x3]
800035b0:	80 00       	ld.sh	r0,r0[0x0]
800035b2:	22 2e       	sub	lr,34
800035b4:	80 00       	ld.sh	r0,r0[0x0]
800035b6:	22 6a       	sub	r10,38
800035b8:	00 00       	add	r0,r0
800035ba:	09 ba       	ld.ub	r10,r4[0x3]
800035bc:	80 00       	ld.sh	r0,r0[0x0]
800035be:	22 5e       	sub	lr,37
800035c0:	00 00       	add	r0,r0
800035c2:	07 2f       	ld.uh	pc,r3++
800035c4:	00 00       	add	r0,r0
800035c6:	0c 41       	or	r1,r6
800035c8:	00 00       	add	r0,r0
800035ca:	07 30       	ld.ub	r0,r3++
800035cc:	80 00       	ld.sh	r0,r0[0x0]
800035ce:	35 d8       	mov	r8,93
800035d0:	00 00       	add	r0,r0
800035d2:	07 34       	ld.ub	r4,r3++
800035d4:	80 00       	ld.sh	r0,r0[0x0]
800035d6:	24 24       	sub	r4,66

800035d8 <udi_cdc_data_sent>:
	udi_cdc_rx_start();
}


void udi_cdc_data_sent(udd_ep_status_t status, iram_size_t n)
{
800035d8:	d4 01       	pushm	lr
	if (UDD_EP_TRANSFER_OK != status) {
800035da:	58 0c       	cp.w	r12,0
800035dc:	c1 21       	brne	80003600 <udi_cdc_data_sent+0x28>
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[(udi_cdc_tx_buf_sel==0)?1:0] = 0;
800035de:	48 a8       	lddpc	r8,80003604 <udi_cdc_data_sent+0x2c>
800035e0:	11 88       	ld.ub	r8,r8[0x0]
800035e2:	58 08       	cp.w	r8,0
800035e4:	f9 b9 01 00 	movne	r9,0
800035e8:	f9 b9 00 02 	moveq	r9,2
800035ec:	30 08       	mov	r8,0
800035ee:	48 7a       	lddpc	r10,80003608 <udi_cdc_data_sent+0x30>
800035f0:	f4 09 0a 08 	st.h	r10[r9],r8
	udi_cdc_tx_both_buf_to_send = false;
800035f4:	48 69       	lddpc	r9,8000360c <udi_cdc_data_sent+0x34>
800035f6:	b2 88       	st.b	r9[0x0],r8
	udi_cdc_tx_trans_ongoing = false;
800035f8:	48 69       	lddpc	r9,80003610 <udi_cdc_data_sent+0x38>
800035fa:	b2 88       	st.b	r9[0x0],r8
	udi_cdc_tx_send();
800035fc:	f0 1f 00 06 	mcall	80003614 <udi_cdc_data_sent+0x3c>
80003600:	d8 02       	popm	pc
80003602:	00 00       	add	r0,r0
80003604:	00 00       	add	r0,r0
80003606:	07 2f       	ld.uh	pc,r3++
80003608:	00 00       	add	r0,r0
8000360a:	07 30       	ld.ub	r0,r3++
8000360c:	00 00       	add	r0,r0
8000360e:	0c 41       	or	r1,r6
80003610:	00 00       	add	r0,r0
80003612:	09 be       	ld.ub	lr,r4[0x3]
80003614:	80 00       	ld.sh	r0,r0[0x0]
80003616:	34 f8       	mov	r8,79

80003618 <udi_cdc_data_sof_notify>:
{
	return 0;      // CDC don't have multiple alternate setting
}

void udi_cdc_data_sof_notify(void)
{
80003618:	d4 01       	pushm	lr
	udi_cdc_tx_send();
8000361a:	f0 1f 00 02 	mcall	80003620 <udi_cdc_data_sof_notify+0x8>
}
8000361e:	d8 02       	popm	pc
80003620:	80 00       	ld.sh	r0,r0[0x0]
80003622:	34 f8       	mov	r8,79

80003624 <udi_cdc_data_enable>:
	// to initialize memories or indicate that interface is enabled
	return UDI_CDC_ENABLE_EXT();
}

bool udi_cdc_data_enable(void)
{
80003624:	eb cd 40 c0 	pushm	r6-r7,lr
	// Initialize TX management
	udi_cdc_tx_trans_ongoing = false;
80003628:	30 06       	mov	r6,0
8000362a:	48 f8       	lddpc	r8,80003664 <udi_cdc_data_enable+0x40>
8000362c:	b0 86       	st.b	r8[0x0],r6
	udi_cdc_tx_both_buf_to_send = false;
8000362e:	48 f8       	lddpc	r8,80003668 <udi_cdc_data_enable+0x44>
80003630:	b0 86       	st.b	r8[0x0],r6
	udi_cdc_tx_buf_sel = 0;
80003632:	48 f8       	lddpc	r8,8000366c <udi_cdc_data_enable+0x48>
80003634:	b0 86       	st.b	r8[0x0],r6
	udi_cdc_tx_buf_nb[0] = 0;
80003636:	48 f8       	lddpc	r8,80003670 <udi_cdc_data_enable+0x4c>
80003638:	30 07       	mov	r7,0
8000363a:	b0 07       	st.h	r8[0x0],r7
	udi_cdc_tx_buf_nb[1] = 0;
8000363c:	b0 17       	st.h	r8[0x2],r7
	udi_cdc_tx_sof_num = 0;
8000363e:	48 e8       	lddpc	r8,80003674 <udi_cdc_data_enable+0x50>
80003640:	b0 07       	st.h	r8[0x0],r7
	udi_cdc_tx_send();
80003642:	f0 1f 00 0e 	mcall	80003678 <udi_cdc_data_enable+0x54>

	// Initialize RX management
	udi_cdc_rx_trans_ongoing = false;
80003646:	48 e8       	lddpc	r8,8000367c <udi_cdc_data_enable+0x58>
80003648:	b0 86       	st.b	r8[0x0],r6
	udi_cdc_rx_buf_sel = 0;
8000364a:	48 e8       	lddpc	r8,80003680 <udi_cdc_data_enable+0x5c>
8000364c:	b0 86       	st.b	r8[0x0],r6
	udi_cdc_rx_buf_nb[0] = 0;
8000364e:	48 e8       	lddpc	r8,80003684 <udi_cdc_data_enable+0x60>
80003650:	b0 07       	st.h	r8[0x0],r7
	udi_cdc_rx_pos = 0;
80003652:	48 e8       	lddpc	r8,80003688 <udi_cdc_data_enable+0x64>
80003654:	b0 07       	st.h	r8[0x0],r7
	udi_cdc_running = udi_cdc_rx_start();
80003656:	f0 1f 00 0e 	mcall	8000368c <udi_cdc_data_enable+0x68>
8000365a:	48 e8       	lddpc	r8,80003690 <udi_cdc_data_enable+0x6c>
8000365c:	b0 8c       	st.b	r8[0x0],r12
	return udi_cdc_running;
8000365e:	11 8c       	ld.ub	r12,r8[0x0]
}
80003660:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003664:	00 00       	add	r0,r0
80003666:	09 be       	ld.ub	lr,r4[0x3]
80003668:	00 00       	add	r0,r0
8000366a:	0c 41       	or	r1,r6
8000366c:	00 00       	add	r0,r0
8000366e:	07 2f       	ld.uh	pc,r3++
80003670:	00 00       	add	r0,r0
80003672:	07 30       	ld.ub	r0,r3++
80003674:	00 00       	add	r0,r0
80003676:	09 ba       	ld.ub	r10,r4[0x3]
80003678:	80 00       	ld.sh	r0,r0[0x0]
8000367a:	34 f8       	mov	r8,79
8000367c:	00 00       	add	r0,r0
8000367e:	0c 40       	or	r0,r6
80003680:	00 00       	add	r0,r0
80003682:	09 bc       	ld.ub	r12,r4[0x3]
80003684:	00 00       	add	r0,r0
80003686:	09 b4       	ld.ub	r4,r4[0x3]
80003688:	00 00       	add	r0,r0
8000368a:	09 b8       	ld.ub	r8,r4[0x3]
8000368c:	80 00       	ld.sh	r0,r0[0x0]
8000368e:	33 b8       	mov	r8,59
80003690:	00 00       	add	r0,r0
80003692:	09 bd       	ld.ub	sp,r4[0x3]

80003694 <udi_cdc_comm_disable>:


void udi_cdc_comm_disable(void)
{
80003694:	d4 01       	pushm	lr
	udi_cdc_running = false;
80003696:	30 09       	mov	r9,0
80003698:	48 38       	lddpc	r8,800036a4 <udi_cdc_comm_disable+0x10>
8000369a:	b0 89       	st.b	r8[0x0],r9
	UDI_CDC_DISABLE_EXT();
8000369c:	f0 1f 00 03 	mcall	800036a8 <udi_cdc_comm_disable+0x14>
}
800036a0:	d8 02       	popm	pc
800036a2:	00 00       	add	r0,r0
800036a4:	00 00       	add	r0,r0
800036a6:	09 bd       	ld.ub	sp,r4[0x3]
800036a8:	80 00       	ld.sh	r0,r0[0x0]
800036aa:	3e 5c       	mov	r12,-27

800036ac <udi_cdc_comm_enable>:

//@}


bool udi_cdc_comm_enable(void)
{
800036ac:	d4 01       	pushm	lr
	// Initialize control signal management
	udi_cdc_state = CPU_TO_LE16(0);
800036ae:	30 0a       	mov	r10,0
800036b0:	48 a8       	lddpc	r8,800036d8 <udi_cdc_comm_enable+0x2c>
800036b2:	b0 0a       	st.h	r8[0x0],r10
	uid_cdc_state_msg.value = CPU_TO_LE16(0);
800036b4:	48 a8       	lddpc	r8,800036dc <udi_cdc_comm_enable+0x30>
800036b6:	b0 4a       	st.h	r8[0x8],r10

	udi_cdc_line_coding.dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
800036b8:	48 a8       	lddpc	r8,800036e0 <udi_cdc_comm_enable+0x34>
800036ba:	30 09       	mov	r9,0
800036bc:	b0 8a       	st.b	r8[0x0],r10
800036be:	3c 2a       	mov	r10,-62
800036c0:	b0 9a       	st.b	r8[0x1],r10
800036c2:	30 1a       	mov	r10,1
800036c4:	b0 aa       	st.b	r8[0x2],r10
800036c6:	b0 b9       	st.b	r8[0x3],r9
	udi_cdc_line_coding.bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
800036c8:	b0 c9       	st.b	r8[0x4],r9
	udi_cdc_line_coding.bParityType = UDI_CDC_DEFAULT_PARITY;
800036ca:	b0 d9       	st.b	r8[0x5],r9
	udi_cdc_line_coding.bDataBits = UDI_CDC_DEFAULT_DATABITS;
800036cc:	30 89       	mov	r9,8
800036ce:	b0 e9       	st.b	r8[0x6],r9
	UDI_CDC_SET_CODING_EXT((&udi_cdc_line_coding));

	// Call application callback
	// to initialize memories or indicate that interface is enabled
	return UDI_CDC_ENABLE_EXT();
800036d0:	f0 1f 00 05 	mcall	800036e4 <udi_cdc_comm_enable+0x38>
}
800036d4:	d8 02       	popm	pc
800036d6:	00 00       	add	r0,r0
800036d8:	00 00       	add	r0,r0
800036da:	0c 42       	or	r2,r6
800036dc:	00 00       	add	r0,r0
800036de:	00 30       	cp.w	r0,r0
800036e0:	00 00       	add	r0,r0
800036e2:	07 28       	ld.uh	r8,r3++
800036e4:	80 00       	ld.sh	r0,r0[0x0]
800036e6:	3e 50       	mov	r0,-27

800036e8 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
800036e8:	eb cd 40 c0 	pushm	r6-r7,lr
	uint8_t iface_num;

	if (udc_num_configuration) {
800036ec:	49 18       	lddpc	r8,80003730 <udc_sof_notify+0x48>
800036ee:	11 89       	ld.ub	r9,r8[0x0]
800036f0:	30 08       	mov	r8,0
800036f2:	f0 09 18 00 	cp.b	r9,r8
800036f6:	c1 b0       	breq	8000372c <udc_sof_notify+0x44>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
800036f8:	48 f8       	lddpc	r8,80003734 <udc_sof_notify+0x4c>
800036fa:	70 08       	ld.w	r8,r8[0x0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
800036fc:	70 09       	ld.w	r9,r8[0x0]
800036fe:	13 ca       	ld.ub	r10,r9[0x4]
80003700:	30 09       	mov	r9,0
80003702:	f2 0a 18 00 	cp.b	r10,r9
80003706:	c1 30       	breq	8000372c <udc_sof_notify+0x44>
80003708:	30 07       	mov	r7,0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
8000370a:	48 b6       	lddpc	r6,80003734 <udc_sof_notify+0x4c>
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
8000370c:	70 18       	ld.w	r8,r8[0x4]
8000370e:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
80003712:	70 48       	ld.w	r8,r8[0x10]
80003714:	58 08       	cp.w	r8,0
80003716:	c0 20       	breq	8000371a <udc_sof_notify+0x32>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
80003718:	5d 18       	icall	r8
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
8000371a:	2f f7       	sub	r7,-1
8000371c:	5c 57       	castu.b	r7
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
8000371e:	6c 08       	ld.w	r8,r6[0x0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
80003720:	70 09       	ld.w	r9,r8[0x0]
80003722:	13 c9       	ld.ub	r9,r9[0x4]
80003724:	ee 09 18 00 	cp.b	r9,r7
80003728:	fe 9b ff f2 	brhi	8000370c <udc_sof_notify+0x24>
8000372c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003730:	00 00       	add	r0,r0
80003732:	0c 4e       	or	lr,r6
80003734:	00 00       	add	r0,r0
80003736:	0c 48       	or	r8,r6

80003738 <udc_get_eof_conf>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
80003738:	48 78       	lddpc	r8,80003754 <udc_get_eof_conf+0x1c>
8000373a:	70 08       	ld.w	r8,r8[0x0]
8000373c:	70 08       	ld.w	r8,r8[0x0]
8000373e:	11 aa       	ld.ub	r10,r8[0x2]
80003740:	11 b9       	ld.ub	r9,r8[0x3]
80003742:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80003746:	5c c9       	swap.bh	r9
80003748:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
}
8000374c:	f0 0c 00 0c 	add	r12,r8,r12
80003750:	5e fc       	retal	r12
80003752:	00 00       	add	r0,r0
80003754:	00 00       	add	r0,r0
80003756:	0c 48       	or	r8,r6

80003758 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
80003758:	eb cd 40 e0 	pushm	r5-r7,lr
8000375c:	18 97       	mov	r7,r12
8000375e:	16 96       	mov	r6,r11
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration)
80003760:	49 b8       	lddpc	r8,800037cc <udc_update_iface_desc+0x74>
80003762:	11 89       	ld.ub	r9,r8[0x0]
80003764:	30 08       	mov	r8,0
80003766:	f0 09 18 00 	cp.b	r9,r8
8000376a:	c2 f0       	breq	800037c8 <udc_update_iface_desc+0x70>
		return false;

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces)
8000376c:	49 98       	lddpc	r8,800037d0 <udc_update_iface_desc+0x78>
8000376e:	70 08       	ld.w	r8,r8[0x0]
80003770:	70 08       	ld.w	r8,r8[0x0]
80003772:	11 c9       	ld.ub	r9,r8[0x4]
80003774:	18 9e       	mov	lr,r12
80003776:	f8 09 18 00 	cp.b	r9,r12
8000377a:	e0 88 00 27 	brls	800037c8 <udc_update_iface_desc+0x70>
		return false;

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
8000377e:	49 65       	lddpc	r5,800037d4 <udc_update_iface_desc+0x7c>
80003780:	8b 08       	st.w	r5[0x0],r8
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
80003782:	f0 1f 00 16 	mcall	800037d8 <udc_update_iface_desc+0x80>
	while (ptr_end_desc >
80003786:	6a 08       	ld.w	r8,r5[0x0]
80003788:	10 3c       	cp.w	r12,r8
8000378a:	e0 88 00 1f 	brls	800037c8 <udc_update_iface_desc+0x70>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
8000378e:	30 4b       	mov	r11,4
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
80003790:	10 99       	mov	r9,r8
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
80003792:	11 9a       	ld.ub	r10,r8[0x1]
80003794:	f6 0a 18 00 	cp.b	r10,r11
80003798:	c0 a1       	brne	800037ac <udc_update_iface_desc+0x54>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber)
8000379a:	11 aa       	ld.ub	r10,r8[0x2]
8000379c:	0e 9e       	mov	lr,r7
8000379e:	ee 0a 18 00 	cp.b	r10,r7
800037a2:	c0 51       	brne	800037ac <udc_update_iface_desc+0x54>
					&& (setting_num ==
							udc_ptr_iface->
800037a4:	11 ba       	ld.ub	r10,r8[0x3]
800037a6:	ec 0a 18 00 	cp.b	r10,r6
800037aa:	c0 b0       	breq	800037c0 <udc_update_iface_desc+0x68>
							bAlternateSetting))
				return true;	// Interface found
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) ((uint8_t
800037ac:	13 88       	ld.ub	r8,r9[0x0]
800037ae:	f2 08 00 08 	add	r8,r9,r8
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
800037b2:	10 3c       	cp.w	r12,r8
800037b4:	fe 9b ff ee 	brhi	80003790 <udc_update_iface_desc+0x38>
800037b8:	48 79       	lddpc	r9,800037d4 <udc_update_iface_desc+0x7c>
800037ba:	93 08       	st.w	r9[0x0],r8
800037bc:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800037c0:	48 59       	lddpc	r9,800037d4 <udc_update_iface_desc+0x7c>
800037c2:	93 08       	st.w	r9[0x0],r8
800037c4:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
800037c8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800037cc:	00 00       	add	r0,r0
800037ce:	0c 4e       	or	lr,r6
800037d0:	00 00       	add	r0,r0
800037d2:	0c 48       	or	r8,r6
800037d4:	00 00       	add	r0,r0
800037d6:	0c 54       	eor	r4,r6
800037d8:	80 00       	ld.sh	r0,r0[0x0]
800037da:	37 38       	mov	r8,115

800037dc <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
800037dc:	eb cd 40 c0 	pushm	r6-r7,lr
800037e0:	18 96       	mov	r6,r12
800037e2:	16 97       	mov	r7,r11
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
800037e4:	f0 1f 00 11 	mcall	80003828 <udc_next_desc_in_iface+0x4c>
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
800037e8:	0d 88       	ld.ub	r8,r6[0x0]
800037ea:	10 06       	add	r6,r8
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
800037ec:	0c 3c       	cp.w	r12,r6
800037ee:	e0 88 00 19 	brls	80003820 <udc_next_desc_in_iface+0x44>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType)
800037f2:	0d 98       	ld.ub	r8,r6[0x1]
800037f4:	30 49       	mov	r9,4
800037f6:	f2 08 18 00 	cp.b	r8,r9
800037fa:	c1 30       	breq	80003820 <udc_next_desc_in_iface+0x44>
			break;	// End of global interface descriptor
		if (desc_id == desc->bDescriptorType)
800037fc:	ee 08 18 00 	cp.b	r8,r7
80003800:	c0 a1       	brne	80003814 <udc_next_desc_in_iface+0x38>
80003802:	c1 08       	rjmp	80003822 <udc_next_desc_in_iface+0x46>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType)
80003804:	0d 98       	ld.ub	r8,r6[0x1]
80003806:	f2 08 18 00 	cp.b	r8,r9
8000380a:	c0 b0       	breq	80003820 <udc_next_desc_in_iface+0x44>
			break;	// End of global interface descriptor
		if (desc_id == desc->bDescriptorType)
8000380c:	ee 08 18 00 	cp.b	r8,r7
80003810:	c0 31       	brne	80003816 <udc_next_desc_in_iface+0x3a>
80003812:	c0 88       	rjmp	80003822 <udc_next_desc_in_iface+0x46>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType)
80003814:	30 49       	mov	r9,4
			break;	// End of global interface descriptor
		if (desc_id == desc->bDescriptorType)
			return desc;	// Specific descriptor found
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
80003816:	0d 88       	ld.ub	r8,r6[0x0]
80003818:	10 06       	add	r6,r8
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
8000381a:	0c 3c       	cp.w	r12,r6
8000381c:	fe 9b ff f4 	brhi	80003804 <udc_next_desc_in_iface+0x28>
80003820:	30 06       	mov	r6,0
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL;	// No specific descriptor found
}
80003822:	0c 9c       	mov	r12,r6
80003824:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003828:	80 00       	ld.sh	r0,r0[0x0]
8000382a:	37 38       	mov	r8,115

8000382c <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
8000382c:	d4 01       	pushm	lr
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
8000382e:	48 48       	lddpc	r8,8000383c <udc_valid_address+0x10>
80003830:	11 bc       	ld.ub	r12,r8[0x3]
80003832:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80003836:	f0 1f 00 03 	mcall	80003840 <udc_valid_address+0x14>
}
8000383a:	d8 02       	popm	pc
8000383c:	00 00       	add	r0,r0
8000383e:	0c 98       	mov	r8,r6
80003840:	80 00       	ld.sh	r0,r0[0x0]
80003842:	22 30       	sub	r0,35

80003844 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
80003844:	eb cd 40 e0 	pushm	r5-r7,lr
80003848:	18 95       	mov	r5,r12
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num))
8000384a:	f0 1f 00 12 	mcall	80003890 <udc_iface_enable+0x4c>
8000384e:	c1 f0       	breq	8000388c <udc_iface_enable+0x48>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
80003850:	49 18       	lddpc	r8,80003894 <udc_iface_enable+0x50>
80003852:	70 07       	ld.w	r7,r8[0x0]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
80003854:	30 56       	mov	r6,5
80003856:	0c 9b       	mov	r11,r6
80003858:	0e 9c       	mov	r12,r7
8000385a:	f0 1f 00 10 	mcall	80003898 <udc_iface_enable+0x54>
8000385e:	18 97       	mov	r7,r12
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
80003860:	c0 d0       	breq	8000387a <udc_iface_enable+0x36>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
						ep_desc->bmAttributes,
						le16_to_cpu
80003862:	19 ca       	ld.ub	r10,r12[0x4]
80003864:	19 d8       	ld.ub	r8,r12[0x5]
80003866:	f1 ea 10 8a 	or	r10,r8,r10<<0x8
8000386a:	5c ca       	swap.bh	r10
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
8000386c:	5c 7a       	castu.h	r10
8000386e:	19 bb       	ld.ub	r11,r12[0x3]
80003870:	19 ac       	ld.ub	r12,r12[0x2]
80003872:	f0 1f 00 0b 	mcall	8000389c <udc_iface_enable+0x58>
80003876:	cf 01       	brne	80003856 <udc_iface_enable+0x12>
80003878:	c0 a8       	rjmp	8000388c <udc_iface_enable+0x48>
						(ep_desc->wMaxPacketSize)))
			return false;
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
8000387a:	48 a8       	lddpc	r8,800038a0 <udc_iface_enable+0x5c>
8000387c:	70 08       	ld.w	r8,r8[0x0]
8000387e:	70 18       	ld.w	r8,r8[0x4]
80003880:	f0 05 03 28 	ld.w	r8,r8[r5<<0x2]
80003884:	70 0c       	ld.w	r12,r8[0x0]
80003886:	5d 1c       	icall	r12
80003888:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000388c:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003890:	80 00       	ld.sh	r0,r0[0x0]
80003892:	37 58       	mov	r8,117
80003894:	00 00       	add	r0,r0
80003896:	0c 54       	eor	r4,r6
80003898:	80 00       	ld.sh	r0,r0[0x0]
8000389a:	37 dc       	mov	r12,125
8000389c:	80 00       	ld.sh	r0,r0[0x0]
8000389e:	27 7c       	sub	r12,119
800038a0:	00 00       	add	r0,r0
800038a2:	0c 48       	or	r8,r6

800038a4 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
800038a4:	eb cd 40 e0 	pushm	r5-r7,lr
800038a8:	18 96       	mov	r6,r12
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0))
800038aa:	18 97       	mov	r7,r12
800038ac:	30 0b       	mov	r11,0
800038ae:	f0 1f 00 12 	mcall	800038f4 <udc_iface_disable+0x50>
800038b2:	c1 e0       	breq	800038ee <udc_iface_disable+0x4a>
		return false;

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
800038b4:	49 18       	lddpc	r8,800038f8 <udc_iface_disable+0x54>
800038b6:	70 08       	ld.w	r8,r8[0x0]
800038b8:	70 18       	ld.w	r8,r8[0x4]
800038ba:	f0 06 03 25 	ld.w	r5,r8[r6<<0x2]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting()))
800038be:	6a 3c       	ld.w	r12,r5[0xc]
800038c0:	5d 1c       	icall	r12
800038c2:	18 9b       	mov	r11,r12
800038c4:	0c 9c       	mov	r12,r6
800038c6:	f0 1f 00 0c 	mcall	800038f4 <udc_iface_disable+0x50>
800038ca:	c1 20       	breq	800038ee <udc_iface_disable+0x4a>
		return false;

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
800038cc:	48 c8       	lddpc	r8,800038fc <udc_iface_disable+0x58>
800038ce:	70 07       	ld.w	r7,r8[0x0]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
800038d0:	30 56       	mov	r6,5
800038d2:	0c 9b       	mov	r11,r6
800038d4:	0e 9c       	mov	r12,r7
800038d6:	f0 1f 00 0b 	mcall	80003900 <udc_iface_disable+0x5c>
800038da:	18 97       	mov	r7,r12
					udc_next_desc_in_iface((UDC_DESC_STORAGE
							usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc)
800038dc:	c0 50       	breq	800038e6 <udc_iface_disable+0x42>
				break;
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
800038de:	19 ac       	ld.ub	r12,r12[0x2]
800038e0:	f0 1f 00 09 	mcall	80003904 <udc_iface_disable+0x60>
		}
800038e4:	cf 7b       	rjmp	800038d2 <udc_iface_disable+0x2e>
	}
#endif

	// Disable interface
	udi_api->disable();
800038e6:	6a 18       	ld.w	r8,r5[0x4]
800038e8:	5d 18       	icall	r8
800038ea:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
	return true;
800038ee:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800038f2:	00 00       	add	r0,r0
800038f4:	80 00       	ld.sh	r0,r0[0x0]
800038f6:	37 58       	mov	r8,117
800038f8:	00 00       	add	r0,r0
800038fa:	0c 48       	or	r8,r6
800038fc:	00 00       	add	r0,r0
800038fe:	0c 54       	eor	r4,r6
80003900:	80 00       	ld.sh	r0,r0[0x0]
80003902:	37 dc       	mov	r12,125
80003904:	80 00       	ld.sh	r0,r0[0x0]
80003906:	23 f4       	sub	r4,63

80003908 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device, 
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
80003908:	eb cd 40 c0 	pushm	r6-r7,lr
	uint8_t iface_num;

	if (udc_num_configuration) {
8000390c:	49 38       	lddpc	r8,80003958 <udc_reset+0x50>
8000390e:	11 89       	ld.ub	r9,r8[0x0]
80003910:	30 08       	mov	r8,0
80003912:	f0 09 18 00 	cp.b	r9,r8
80003916:	c1 70       	breq	80003944 <udc_reset+0x3c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
80003918:	49 18       	lddpc	r8,8000395c <udc_reset+0x54>
8000391a:	70 08       	ld.w	r8,r8[0x0]
8000391c:	70 08       	ld.w	r8,r8[0x0]
8000391e:	11 c9       	ld.ub	r9,r8[0x4]
80003920:	30 08       	mov	r8,0
80003922:	f0 09 18 00 	cp.b	r9,r8
80003926:	c0 f0       	breq	80003944 <udc_reset+0x3c>
80003928:	30 07       	mov	r7,0
8000392a:	48 d6       	lddpc	r6,8000395c <udc_reset+0x54>
				iface_num++) {
			udc_iface_disable(iface_num);
8000392c:	0e 9c       	mov	r12,r7
8000392e:	f0 1f 00 0d 	mcall	80003960 <udc_reset+0x58>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
80003932:	2f f7       	sub	r7,-1
80003934:	5c 57       	castu.b	r7
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
80003936:	6c 08       	ld.w	r8,r6[0x0]
80003938:	70 08       	ld.w	r8,r8[0x0]
8000393a:	11 c8       	ld.ub	r8,r8[0x4]
8000393c:	ee 08 18 00 	cp.b	r8,r7
80003940:	fe 9b ff f6 	brhi	8000392c <udc_reset+0x24>
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
80003944:	30 09       	mov	r9,0
80003946:	48 58       	lddpc	r8,80003958 <udc_reset+0x50>
80003948:	b0 89       	st.b	r8[0x0],r9
	if (0 != (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status)) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
8000394a:	e0 69 01 00 	mov	r9,256
8000394e:	48 68       	lddpc	r8,80003964 <udc_reset+0x5c>
80003950:	b0 09       	st.h	r8[0x0],r9
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
80003952:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003956:	00 00       	add	r0,r0
80003958:	00 00       	add	r0,r0
8000395a:	0c 4e       	or	lr,r6
8000395c:	00 00       	add	r0,r0
8000395e:	0c 48       	or	r8,r6
80003960:	80 00       	ld.sh	r0,r0[0x0]
80003962:	38 a4       	mov	r4,-118
80003964:	00 00       	add	r0,r0
80003966:	0c 4c       	or	r12,r6

80003968 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
80003968:	eb cd 40 e0 	pushm	r5-r7,lr
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
8000396c:	fe f8 04 3c 	ld.w	r8,pc[1084]
80003970:	30 09       	mov	r9,0
80003972:	b0 69       	st.h	r8[0xc],r9
	udd_g_ctrlreq.callback = NULL;
80003974:	30 0a       	mov	r10,0
80003976:	91 4a       	st.w	r8[0x10],r10
	udd_g_ctrlreq.over_under_run = NULL;
80003978:	91 5a       	st.w	r8[0x14],r10

	if (Udd_setup_is_in()) {
8000397a:	11 88       	ld.ub	r8,r8[0x0]
8000397c:	10 9a       	mov	r10,r8
8000397e:	f2 08 18 00 	cp.b	r8,r9
80003982:	c0 94       	brge	80003994 <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0)
80003984:	fe f9 04 24 	ld.w	r9,pc[1060]
80003988:	92 3b       	ld.sh	r11,r9[0x6]
8000398a:	30 09       	mov	r9,0
8000398c:	f2 0b 19 00 	cp.h	r11,r9
80003990:	e0 80 02 0a 	breq	80003da4 <udc_process_setup+0x43c>
			return false;	// Error from USB host
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
80003994:	10 99       	mov	r9,r8
80003996:	e2 19 00 60 	andl	r9,0x60,COH
8000399a:	e0 81 01 d9 	brne	80003d4c <udc_process_setup+0x3e4>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
8000399e:	f2 0a 18 00 	cp.b	r10,r9
800039a2:	e0 84 01 01 	brge	80003ba4 <udc_process_setup+0x23c>
		// GET Standard Requests 
		if (udd_g_ctrlreq.req.wLength == 0)
800039a6:	fe f9 04 02 	ld.w	r9,pc[1026]
800039aa:	92 39       	ld.sh	r9,r9[0x6]
800039ac:	58 09       	cp.w	r9,0
800039ae:	e0 80 01 cf 	breq	80003d4c <udc_process_setup+0x3e4>
			return false;	// Error for USB host

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
800039b2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800039b6:	e0 81 00 9e 	brne	80003af2 <udc_process_setup+0x18a>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
800039ba:	fe fa 03 ee 	ld.w	r10,pc[1006]
800039be:	15 9a       	ld.ub	r10,r10[0x1]
800039c0:	30 6b       	mov	r11,6
800039c2:	f6 0a 18 00 	cp.b	r10,r11
800039c6:	c1 a0       	breq	800039fa <udc_process_setup+0x92>
800039c8:	30 8b       	mov	r11,8
800039ca:	f6 0a 18 00 	cp.b	r10,r11
800039ce:	e0 80 00 85 	breq	80003ad8 <udc_process_setup+0x170>
800039d2:	30 0b       	mov	r11,0
800039d4:	f6 0a 18 00 	cp.b	r10,r11
800039d8:	e0 81 00 8d 	brne	80003af2 <udc_process_setup+0x18a>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status))
800039dc:	30 28       	mov	r8,2
800039de:	f0 09 19 00 	cp.h	r9,r8
800039e2:	c0 40       	breq	800039ea <udc_process_setup+0x82>
800039e4:	30 0c       	mov	r12,0
800039e6:	e0 8f 01 af 	bral	80003d44 <udc_process_setup+0x3dc>
		return false;

	udd_set_setup_payload(
800039ea:	30 2b       	mov	r11,2
800039ec:	fe fc 03 c0 	ld.w	r12,pc[960]
800039f0:	f0 1f 00 f0 	mcall	80003db0 <udc_process_setup+0x448>
800039f4:	30 1c       	mov	r12,1
800039f6:	e0 8f 01 a7 	bral	80003d44 <udc_process_setup+0x3dc>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
800039fa:	fe f8 03 ae 	ld.w	r8,pc[942]
800039fe:	90 19       	ld.sh	r9,r8[0x2]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
80003a00:	f2 08 16 08 	lsr	r8,r9,0x8
80003a04:	30 2a       	mov	r10,2
80003a06:	f4 08 18 00 	cp.b	r8,r10
80003a0a:	c1 00       	breq	80003a2a <udc_process_setup+0xc2>
80003a0c:	30 3a       	mov	r10,3
80003a0e:	f4 08 18 00 	cp.b	r8,r10
80003a12:	c2 a0       	breq	80003a66 <udc_process_setup+0xfe>
80003a14:	30 19       	mov	r9,1
80003a16:	f2 08 18 00 	cp.b	r8,r9
80003a1a:	c5 d1       	brne	80003ad4 <udc_process_setup+0x16c>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
80003a1c:	fe f8 03 98 	ld.w	r8,pc[920]
80003a20:	70 0c       	ld.w	r12,r8[0x0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
80003a22:	19 8b       	ld.ub	r11,r12[0x0]
80003a24:	f0 1f 00 e3 	mcall	80003db0 <udc_process_setup+0x448>
80003a28:	c4 78       	rjmp	80003ab6 <udc_process_setup+0x14e>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
80003a2a:	5c 59       	castu.b	r9
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
80003a2c:	fe f8 03 88 	ld.w	r8,pc[904]
80003a30:	70 08       	ld.w	r8,r8[0x0]
80003a32:	f1 38 00 11 	ld.ub	r8,r8[17]
80003a36:	f2 08 18 00 	cp.b	r8,r9
80003a3a:	e0 88 00 4d 	brls	80003ad4 <udc_process_setup+0x16c>
					bNumConfigurations)
				return false;
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
80003a3e:	fe f8 03 76 	ld.w	r8,pc[886]
80003a42:	70 18       	ld.w	r8,r8[0x4]
80003a44:	f0 09 03 3c 	ld.w	r12,r8[r9<<0x3]
80003a48:	19 a9       	ld.ub	r9,r12[0x2]
80003a4a:	19 b8       	ld.ub	r8,r12[0x3]
80003a4c:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80003a50:	5c c8       	swap.bh	r8
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations)
				return false;
			udd_set_setup_payload(
80003a52:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
80003a56:	f0 1f 00 d7 	mcall	80003db0 <udc_process_setup+0x448>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
80003a5a:	fe f8 03 4e 	ld.w	r8,pc[846]
80003a5e:	70 28       	ld.w	r8,r8[0x8]
80003a60:	30 29       	mov	r9,2
80003a62:	b0 99       	st.b	r8[0x1],r9
80003a64:	c2 98       	rjmp	80003ab6 <udc_process_setup+0x14e>
	uint8_t i;
	uint8_t *str;
	uint8_t str_lgt=0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
80003a66:	5c 59       	castu.b	r9
80003a68:	58 19       	cp.w	r9,1
80003a6a:	c1 00       	breq	80003a8a <udc_process_setup+0x122>
80003a6c:	58 29       	cp.w	r9,2
80003a6e:	c0 40       	breq	80003a76 <udc_process_setup+0x10e>
80003a70:	58 09       	cp.w	r9,0
80003a72:	c0 60       	breq	80003a7e <udc_process_setup+0x116>
80003a74:	c3 08       	rjmp	80003ad4 <udc_process_setup+0x16c>
80003a76:	fe fc 03 42 	ld.w	r12,pc[834]
80003a7a:	30 3b       	mov	r11,3
80003a7c:	c0 a8       	rjmp	80003a90 <udc_process_setup+0x128>
	case 0:
		udd_set_setup_payload(
80003a7e:	30 4b       	mov	r11,4
80003a80:	fe fc 03 3c 	ld.w	r12,pc[828]
80003a84:	f0 1f 00 cb 	mcall	80003db0 <udc_process_setup+0x448>
80003a88:	c1 78       	rjmp	80003ab6 <udc_process_setup+0x14e>
80003a8a:	fe fc 03 36 	ld.w	r12,pc[822]
80003a8e:	30 9b       	mov	r11,9
80003a90:	fe fa 03 34 	ld.w	r10,pc[820]
80003a94:	2f ea       	sub	r10,-2
80003a96:	18 98       	mov	r8,r12
		return false;
	}

	if (str_lgt != 0) {
		for(i = 0; i < str_lgt; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
80003a98:	11 39       	ld.ub	r9,r8++
80003a9a:	5c c9       	swap.bh	r9
80003a9c:	14 b9       	st.h	r10++,r9
#endif
		return false;
	}

	if (str_lgt != 0) {
		for(i = 0; i < str_lgt; i++) {
80003a9e:	f0 0c 01 09 	sub	r9,r8,r12
80003aa2:	f6 09 18 00 	cp.b	r9,r11
80003aa6:	cf 93       	brcs	80003a98 <udc_process_setup+0x130>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}
		
		udc_string_desc.header.bLength = 2 + (str_lgt) * 2;
80003aa8:	a1 7b       	lsl	r11,0x1
80003aaa:	2f eb       	sub	r11,-2
80003aac:	fe fc 03 18 	ld.w	r12,pc[792]
80003ab0:	b8 8b       	st.b	r12[0x0],r11
		udd_set_setup_payload(
80003ab2:	f0 1f 00 c0 	mcall	80003db0 <udc_process_setup+0x448>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size)
80003ab6:	fe f8 02 f2 	ld.w	r8,pc[754]
80003aba:	90 39       	ld.sh	r9,r8[0x6]
80003abc:	90 68       	ld.sh	r8,r8[0xc]
80003abe:	f2 08 19 00 	cp.h	r8,r9
80003ac2:	e0 8b 00 04 	brhi	80003aca <udc_process_setup+0x162>
80003ac6:	30 1c       	mov	r12,1
80003ac8:	c3 e9       	rjmp	80003d44 <udc_process_setup+0x3dc>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
80003aca:	fe f8 02 de 	ld.w	r8,pc[734]
80003ace:	b0 69       	st.h	r8[0xc],r9
80003ad0:	30 1c       	mov	r12,1
80003ad2:	c3 99       	rjmp	80003d44 <udc_process_setup+0x3dc>
80003ad4:	30 0c       	mov	r12,0
80003ad6:	c3 79       	rjmp	80003d44 <udc_process_setup+0x3dc>
 *
 * \return true if success 
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1)
80003ad8:	30 18       	mov	r8,1
80003ada:	f0 09 19 00 	cp.h	r9,r8
80003ade:	c0 30       	breq	80003ae4 <udc_process_setup+0x17c>
80003ae0:	30 0c       	mov	r12,0
80003ae2:	c3 19       	rjmp	80003d44 <udc_process_setup+0x3dc>
		return false;

	udd_set_setup_payload(&udc_num_configuration,1);
80003ae4:	30 1b       	mov	r11,1
80003ae6:	fe fc 02 e2 	ld.w	r12,pc[738]
80003aea:	f0 1f 00 b2 	mcall	80003db0 <udc_process_setup+0x448>
80003aee:	30 1c       	mov	r12,1
80003af0:	c2 a9       	rjmp	80003d44 <udc_process_setup+0x3dc>
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
80003af2:	58 18       	cp.w	r8,1
80003af4:	c3 61       	brne	80003b60 <udc_process_setup+0x1f8>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
80003af6:	fe fa 02 b2 	ld.w	r10,pc[690]
80003afa:	15 9b       	ld.ub	r11,r10[0x1]
80003afc:	30 aa       	mov	r10,10
80003afe:	f4 0b 18 00 	cp.b	r11,r10
80003b02:	c2 f1       	brne	80003b60 <udc_process_setup+0x1f8>
{
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1)
80003b04:	f0 09 19 00 	cp.h	r9,r8
80003b08:	c2 a1       	brne	80003b5c <udc_process_setup+0x1f4>
		return false;	// Error in request
	if (!udc_num_configuration)
80003b0a:	fe f8 02 be 	ld.w	r8,pc[702]
80003b0e:	11 89       	ld.ub	r9,r8[0x0]
80003b10:	30 08       	mov	r8,0
80003b12:	f0 09 18 00 	cp.b	r9,r8
80003b16:	c2 30       	breq	80003b5c <udc_process_setup+0x1f4>
		return false;	// The device is not is configured state yet

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
80003b18:	fe f8 02 90 	ld.w	r8,pc[656]
80003b1c:	11 d7       	ld.ub	r7,r8[0x5]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces)
80003b1e:	fe f8 02 ae 	ld.w	r8,pc[686]
80003b22:	70 08       	ld.w	r8,r8[0x0]
80003b24:	70 08       	ld.w	r8,r8[0x0]
80003b26:	11 c8       	ld.ub	r8,r8[0x4]
80003b28:	ee 08 18 00 	cp.b	r8,r7
80003b2c:	e0 88 00 18 	brls	80003b5c <udc_process_setup+0x1f4>
		return false;

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0))
80003b30:	30 0b       	mov	r11,0
80003b32:	0e 9c       	mov	r12,r7
80003b34:	f0 1f 00 a7 	mcall	80003dd0 <udc_process_setup+0x468>
80003b38:	c1 20       	breq	80003b5c <udc_process_setup+0x1f4>
		return false;
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
	udc_iface_setting = udi_api->getsetting();
80003b3a:	fe f8 02 92 	ld.w	r8,pc[658]
80003b3e:	70 08       	ld.w	r8,r8[0x0]
80003b40:	70 18       	ld.w	r8,r8[0x4]
80003b42:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
80003b46:	70 3c       	ld.w	r12,r8[0xc]
80003b48:	5d 1c       	icall	r12
80003b4a:	fe f8 02 8a 	ld.w	r8,pc[650]
80003b4e:	b0 8c       	st.b	r8[0x0],r12
	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
80003b50:	30 1b       	mov	r11,1
80003b52:	10 9c       	mov	r12,r8
80003b54:	f0 1f 00 97 	mcall	80003db0 <udc_process_setup+0x448>
80003b58:	30 1c       	mov	r12,1
80003b5a:	cf 58       	rjmp	80003d44 <udc_process_setup+0x3dc>
80003b5c:	30 0c       	mov	r12,0
80003b5e:	cf 38       	rjmp	80003d44 <udc_process_setup+0x3dc>
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
80003b60:	58 28       	cp.w	r8,2
80003b62:	e0 81 00 f5 	brne	80003d4c <udc_process_setup+0x3e4>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
80003b66:	fe f8 02 42 	ld.w	r8,pc[578]
80003b6a:	11 9a       	ld.ub	r10,r8[0x1]
80003b6c:	30 08       	mov	r8,0
80003b6e:	f0 0a 18 00 	cp.b	r10,r8
80003b72:	e0 81 00 e8 	brne	80003d42 <udc_process_setup+0x3da>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status))
80003b76:	30 28       	mov	r8,2
80003b78:	f0 09 19 00 	cp.h	r9,r8
80003b7c:	c0 30       	breq	80003b82 <udc_process_setup+0x21a>
80003b7e:	30 0c       	mov	r12,0
80003b80:	ce 28       	rjmp	80003d44 <udc_process_setup+0x3dc>
		return false;

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
80003b82:	fe f8 02 26 	ld.w	r8,pc[550]
80003b86:	11 dc       	ld.ub	r12,r8[0x5]
80003b88:	f0 1f 00 94 	mcall	80003dd8 <udc_process_setup+0x470>
80003b8c:	e0 68 01 00 	mov	r8,256
80003b90:	f9 b8 00 00 	moveq	r8,0
80003b94:	fe fc 02 48 	ld.w	r12,pc[584]
80003b98:	b8 08       	st.h	r12[0x0],r8
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload(
80003b9a:	30 2b       	mov	r11,2
80003b9c:	f0 1f 00 85 	mcall	80003db0 <udc_process_setup+0x448>
80003ba0:	30 1c       	mov	r12,1
80003ba2:	cd 18       	rjmp	80003d44 <udc_process_setup+0x3dc>
			}
		}
#endif
	} else {
		// SET Standard Requests  
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
80003ba4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80003ba8:	c7 71       	brne	80003c96 <udc_process_setup+0x32e>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
80003baa:	fe f9 01 fe 	ld.w	r9,pc[510]
80003bae:	13 99       	ld.ub	r9,r9[0x1]
80003bb0:	30 3a       	mov	r10,3
80003bb2:	f4 09 18 00 	cp.b	r9,r10
80003bb6:	e0 80 00 c6 	breq	80003d42 <udc_process_setup+0x3da>
80003bba:	e0 8b 00 07 	brhi	80003bc8 <udc_process_setup+0x260>
80003bbe:	30 1a       	mov	r10,1
80003bc0:	f4 09 18 00 	cp.b	r9,r10
80003bc4:	c6 91       	brne	80003c96 <udc_process_setup+0x32e>
80003bc6:	c1 78       	rjmp	80003bf4 <udc_process_setup+0x28c>
80003bc8:	30 5a       	mov	r10,5
80003bca:	f4 09 18 00 	cp.b	r9,r10
80003bce:	c0 60       	breq	80003bda <udc_process_setup+0x272>
80003bd0:	30 9a       	mov	r10,9
80003bd2:	f4 09 18 00 	cp.b	r9,r10
80003bd6:	c6 01       	brne	80003c96 <udc_process_setup+0x32e>
80003bd8:	c2 28       	rjmp	80003c1c <udc_process_setup+0x2b4>
 *
 * \return true if success 
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength != 0)
80003bda:	4f 48       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003bdc:	90 39       	ld.sh	r9,r8[0x6]
80003bde:	30 08       	mov	r8,0
80003be0:	f0 09 19 00 	cp.h	r9,r8
80003be4:	c0 30       	breq	80003bea <udc_process_setup+0x282>
80003be6:	30 0c       	mov	r12,0
80003be8:	ca e8       	rjmp	80003d44 <udc_process_setup+0x3dc>
		return false;

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
80003bea:	4f e9       	lddpc	r9,80003de0 <udc_process_setup+0x478>
80003bec:	4e f8       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003bee:	91 49       	st.w	r8[0x10],r9
80003bf0:	30 1c       	mov	r12,1
80003bf2:	ca 98       	rjmp	80003d44 <udc_process_setup+0x3dc>
 *
 * \return true if success 
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength != 0)
80003bf4:	4e d8       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003bf6:	90 39       	ld.sh	r9,r8[0x6]
80003bf8:	30 08       	mov	r8,0
80003bfa:	f0 09 19 00 	cp.h	r9,r8
80003bfe:	c0 d1       	brne	80003c18 <udc_process_setup+0x2b0>
		return false;

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
80003c00:	4e a8       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003c02:	90 19       	ld.sh	r9,r8[0x2]
80003c04:	30 18       	mov	r8,1
80003c06:	f0 09 19 00 	cp.h	r9,r8
80003c0a:	c0 71       	brne	80003c18 <udc_process_setup+0x2b0>
		udc_device_status &= CPU_TO_LE16(~USB_DEV_STATUS_REMOTEWAKEUP);
80003c0c:	4e 88       	lddpc	r8,80003dac <udc_process_setup+0x444>
80003c0e:	90 09       	ld.sh	r9,r8[0x0]
80003c10:	a9 d9       	cbr	r9,0x9
80003c12:	b0 09       	st.h	r8[0x0],r9
80003c14:	30 1c       	mov	r12,1
80003c16:	c9 78       	rjmp	80003d44 <udc_process_setup+0x3dc>
80003c18:	30 0c       	mov	r12,0
80003c1a:	c9 58       	rjmp	80003d44 <udc_process_setup+0x3dc>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength != 0)
80003c1c:	4e 38       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003c1e:	90 39       	ld.sh	r9,r8[0x6]
80003c20:	30 08       	mov	r8,0
80003c22:	f0 09 19 00 	cp.h	r9,r8
80003c26:	c3 41       	brne	80003c8e <udc_process_setup+0x326>
		return false;
	// Authorize configuration only if the address is valid
	if (!udd_getaddress())
80003c28:	f0 1f 00 6f 	mcall	80003de4 <udc_process_setup+0x47c>
80003c2c:	c3 10       	breq	80003c8e <udc_process_setup+0x326>
			return false;
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
80003c2e:	4d f8       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003c30:	11 b9       	ld.ub	r9,r8[0x3]
80003c32:	4e 18       	lddpc	r8,80003db4 <udc_process_setup+0x44c>
80003c34:	70 08       	ld.w	r8,r8[0x0]
80003c36:	f1 38 00 11 	ld.ub	r8,r8[17]
80003c3a:	10 39       	cp.w	r9,r8
80003c3c:	e0 89 00 29 	brgt	80003c8e <udc_process_setup+0x326>
				udc_config.confdev_lsfs->bNumConfigurations)
			return false;
	}

	// Reset current configuration
	udc_reset();
80003c40:	f0 1f 00 6a 	mcall	80003de8 <udc_process_setup+0x480>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
80003c44:	4d 98       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003c46:	11 b8       	ld.ub	r8,r8[0x3]
80003c48:	4e 09       	lddpc	r9,80003dc8 <udc_process_setup+0x460>
80003c4a:	b2 88       	st.b	r9[0x0],r8
	if (udc_num_configuration == 0) {
80003c4c:	58 08       	cp.w	r8,0
80003c4e:	c2 20       	breq	80003c92 <udc_process_setup+0x32a>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
80003c50:	20 18       	sub	r8,1
80003c52:	4d 99       	lddpc	r9,80003db4 <udc_process_setup+0x44c>
80003c54:	72 19       	ld.w	r9,r9[0x4]
80003c56:	f2 08 00 38 	add	r8,r9,r8<<0x3
80003c5a:	4d d9       	lddpc	r9,80003dcc <udc_process_setup+0x464>
80003c5c:	93 08       	st.w	r9[0x0],r8
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80003c5e:	70 08       	ld.w	r8,r8[0x0]
80003c60:	11 c9       	ld.ub	r9,r8[0x4]
80003c62:	30 08       	mov	r8,0
80003c64:	f0 09 18 00 	cp.b	r9,r8
80003c68:	c1 50       	breq	80003c92 <udc_process_setup+0x32a>
80003c6a:	30 07       	mov	r7,0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0))
80003c6c:	0e 95       	mov	r5,r7
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80003c6e:	4d 86       	lddpc	r6,80003dcc <udc_process_setup+0x464>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0))
80003c70:	0a 9b       	mov	r11,r5
80003c72:	0e 9c       	mov	r12,r7
80003c74:	f0 1f 00 5e 	mcall	80003dec <udc_process_setup+0x484>
80003c78:	c0 b0       	breq	80003c8e <udc_process_setup+0x326>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
80003c7a:	2f f7       	sub	r7,-1
80003c7c:	5c 57       	castu.b	r7
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80003c7e:	6c 08       	ld.w	r8,r6[0x0]
80003c80:	70 08       	ld.w	r8,r8[0x0]
80003c82:	11 c8       	ld.ub	r8,r8[0x4]
80003c84:	ee 08 18 00 	cp.b	r8,r7
80003c88:	fe 9b ff f4 	brhi	80003c70 <udc_process_setup+0x308>
80003c8c:	c0 38       	rjmp	80003c92 <udc_process_setup+0x32a>
80003c8e:	30 0c       	mov	r12,0
80003c90:	c5 a8       	rjmp	80003d44 <udc_process_setup+0x3dc>
80003c92:	30 1c       	mov	r12,1
80003c94:	c5 88       	rjmp	80003d44 <udc_process_setup+0x3dc>
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
80003c96:	58 18       	cp.w	r8,1
80003c98:	c2 21       	brne	80003cdc <udc_process_setup+0x374>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
80003c9a:	4c 49       	lddpc	r9,80003da8 <udc_process_setup+0x440>
80003c9c:	13 9a       	ld.ub	r10,r9[0x1]
80003c9e:	30 b9       	mov	r9,11
80003ca0:	f2 0a 18 00 	cp.b	r10,r9
80003ca4:	c1 c1       	brne	80003cdc <udc_process_setup+0x374>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength != 0)
80003ca6:	4c 18       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003ca8:	90 39       	ld.sh	r9,r8[0x6]
80003caa:	30 08       	mov	r8,0
80003cac:	f0 09 19 00 	cp.h	r9,r8
80003cb0:	c1 41       	brne	80003cd8 <udc_process_setup+0x370>
		return false;	// Error in request
	if (!udc_num_configuration)
80003cb2:	4c 68       	lddpc	r8,80003dc8 <udc_process_setup+0x460>
80003cb4:	11 89       	ld.ub	r9,r8[0x0]
80003cb6:	30 08       	mov	r8,0
80003cb8:	f0 09 18 00 	cp.b	r9,r8
80003cbc:	c0 e0       	breq	80003cd8 <udc_process_setup+0x370>
		return false;	// The device is not is configured state yet


	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
80003cbe:	4b b8       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003cc0:	90 16       	ld.sh	r6,r8[0x2]

	// Disable current setting
	if (!udc_iface_disable(iface_num))
80003cc2:	11 d7       	ld.ub	r7,r8[0x5]
80003cc4:	0e 9c       	mov	r12,r7
80003cc6:	f0 1f 00 4b 	mcall	80003df0 <udc_process_setup+0x488>
80003cca:	c0 70       	breq	80003cd8 <udc_process_setup+0x370>
		return false;

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
80003ccc:	f7 d6 c0 08 	bfextu	r11,r6,0x0,0x8
80003cd0:	0e 9c       	mov	r12,r7
80003cd2:	f0 1f 00 47 	mcall	80003dec <udc_process_setup+0x484>
80003cd6:	c3 78       	rjmp	80003d44 <udc_process_setup+0x3dc>
80003cd8:	30 0c       	mov	r12,0
80003cda:	c3 58       	rjmp	80003d44 <udc_process_setup+0x3dc>
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
80003cdc:	58 28       	cp.w	r8,2
80003cde:	c3 71       	brne	80003d4c <udc_process_setup+0x3e4>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
80003ce0:	4b 28       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003ce2:	11 98       	ld.ub	r8,r8[0x1]
80003ce4:	30 19       	mov	r9,1
80003ce6:	f2 08 18 00 	cp.b	r8,r9
80003cea:	c0 60       	breq	80003cf6 <udc_process_setup+0x38e>
80003cec:	30 39       	mov	r9,3
80003cee:	f2 08 18 00 	cp.b	r8,r9
80003cf2:	c2 81       	brne	80003d42 <udc_process_setup+0x3da>
80003cf4:	c1 48       	rjmp	80003d1c <udc_process_setup+0x3b4>
 *
 * \return true if success 
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength != 0)
80003cf6:	4a d8       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003cf8:	90 39       	ld.sh	r9,r8[0x6]
80003cfa:	30 08       	mov	r8,0
80003cfc:	f0 09 19 00 	cp.h	r9,r8
80003d00:	c0 c1       	brne	80003d18 <udc_process_setup+0x3b0>
		return false;

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
80003d02:	4a a8       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003d04:	90 19       	ld.sh	r9,r8[0x2]
80003d06:	30 08       	mov	r8,0
80003d08:	f0 09 19 00 	cp.h	r9,r8
80003d0c:	c0 61       	brne	80003d18 <udc_process_setup+0x3b0>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
80003d0e:	4a 78       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003d10:	11 dc       	ld.ub	r12,r8[0x5]
80003d12:	f0 1f 00 39 	mcall	80003df4 <udc_process_setup+0x48c>
80003d16:	c1 78       	rjmp	80003d44 <udc_process_setup+0x3dc>
80003d18:	30 0c       	mov	r12,0
80003d1a:	c1 58       	rjmp	80003d44 <udc_process_setup+0x3dc>
 * \return true if success 
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_epset_feature(void)
{
	if (udd_g_ctrlreq.req.wLength != 0)
80003d1c:	4a 38       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003d1e:	90 39       	ld.sh	r9,r8[0x6]
80003d20:	30 08       	mov	r8,0
80003d22:	f0 09 19 00 	cp.h	r9,r8
80003d26:	c0 c1       	brne	80003d3e <udc_process_setup+0x3d6>
		return false;
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
80003d28:	4a 08       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003d2a:	90 19       	ld.sh	r9,r8[0x2]
80003d2c:	30 08       	mov	r8,0
80003d2e:	f0 09 19 00 	cp.h	r9,r8
80003d32:	c0 61       	brne	80003d3e <udc_process_setup+0x3d6>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
80003d34:	49 d8       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003d36:	11 dc       	ld.ub	r12,r8[0x5]
80003d38:	f0 1f 00 30 	mcall	80003df8 <udc_process_setup+0x490>
80003d3c:	c0 48       	rjmp	80003d44 <udc_process_setup+0x3dc>
80003d3e:	30 0c       	mov	r12,0
80003d40:	c0 28       	rjmp	80003d44 <udc_process_setup+0x3dc>
80003d42:	30 0c       	mov	r12,0
			return false;	// Error from USB host
	}
	
	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd())
80003d44:	58 0c       	cp.w	r12,0
80003d46:	c0 30       	breq	80003d4c <udc_process_setup+0x3e4>
80003d48:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
			return true;
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
80003d4c:	49 78       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003d4e:	11 88       	ld.ub	r8,r8[0x0]
80003d50:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80003d54:	58 18       	cp.w	r8,1
80003d56:	c2 71       	brne	80003da4 <udc_process_setup+0x43c>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration)
80003d58:	49 c8       	lddpc	r8,80003dc8 <udc_process_setup+0x460>
80003d5a:	11 89       	ld.ub	r9,r8[0x0]
80003d5c:	30 08       	mov	r8,0
80003d5e:	f0 09 18 00 	cp.b	r9,r8
80003d62:	c2 10       	breq	80003da4 <udc_process_setup+0x43c>
		return false;	// The device is not is configured state yet
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
80003d64:	49 18       	lddpc	r8,80003da8 <udc_process_setup+0x440>
80003d66:	11 d7       	ld.ub	r7,r8[0x5]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces)
80003d68:	49 98       	lddpc	r8,80003dcc <udc_process_setup+0x464>
80003d6a:	70 08       	ld.w	r8,r8[0x0]
80003d6c:	70 08       	ld.w	r8,r8[0x0]
80003d6e:	11 c8       	ld.ub	r8,r8[0x4]
80003d70:	ee 08 18 00 	cp.b	r8,r7
80003d74:	e0 88 00 18 	brls	80003da4 <udc_process_setup+0x43c>
		return false;

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0))
80003d78:	0e 96       	mov	r6,r7
80003d7a:	30 0b       	mov	r11,0
80003d7c:	0e 9c       	mov	r12,r7
80003d7e:	f0 1f 00 15 	mcall	80003dd0 <udc_process_setup+0x468>
80003d82:	c1 10       	breq	80003da4 <udc_process_setup+0x43c>
		return false;
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
80003d84:	49 28       	lddpc	r8,80003dcc <udc_process_setup+0x464>
80003d86:	70 08       	ld.w	r8,r8[0x0]
80003d88:	70 18       	ld.w	r8,r8[0x4]
80003d8a:	f0 07 03 27 	ld.w	r7,r8[r7<<0x2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting()))
80003d8e:	6e 3c       	ld.w	r12,r7[0xc]
80003d90:	5d 1c       	icall	r12
80003d92:	18 9b       	mov	r11,r12
80003d94:	0c 9c       	mov	r12,r6
80003d96:	f0 1f 00 0f 	mcall	80003dd0 <udc_process_setup+0x468>
80003d9a:	c0 50       	breq	80003da4 <udc_process_setup+0x43c>
		return false;

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
80003d9c:	6e 2c       	ld.w	r12,r7[0x8]
80003d9e:	5d 1c       	icall	r12
80003da0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003da4:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003da8:	00 00       	add	r0,r0
80003daa:	0c 98       	mov	r8,r6
80003dac:	00 00       	add	r0,r0
80003dae:	0c 4c       	or	r12,r6
80003db0:	80 00       	ld.sh	r0,r0[0x0]
80003db2:	22 78       	sub	r8,39
80003db4:	00 00       	add	r0,r0
80003db6:	00 90       	mov	r0,r0
80003db8:	00 00       	add	r0,r0
80003dba:	00 ac       	st.w	r0++,r12
80003dbc:	00 00       	add	r0,r0
80003dbe:	00 d0       	st.w	--r0,r0
80003dc0:	00 00       	add	r0,r0
80003dc2:	00 b0       	st.h	r0++,r0
80003dc4:	00 00       	add	r0,r0
80003dc6:	00 bc       	st.h	r0++,r12
80003dc8:	00 00       	add	r0,r0
80003dca:	0c 4e       	or	lr,r6
80003dcc:	00 00       	add	r0,r0
80003dce:	0c 48       	or	r8,r6
80003dd0:	80 00       	ld.sh	r0,r0[0x0]
80003dd2:	37 58       	mov	r8,117
80003dd4:	00 00       	add	r0,r0
80003dd6:	0c 44       	or	r4,r6
80003dd8:	80 00       	ld.sh	r0,r0[0x0]
80003dda:	22 84       	sub	r4,40
80003ddc:	00 00       	add	r0,r0
80003dde:	0c 50       	eor	r0,r6
80003de0:	80 00       	ld.sh	r0,r0[0x0]
80003de2:	38 2c       	mov	r12,-126
80003de4:	80 00       	ld.sh	r0,r0[0x0]
80003de6:	22 52       	sub	r2,37
80003de8:	80 00       	ld.sh	r0,r0[0x0]
80003dea:	39 08       	mov	r8,-112
80003dec:	80 00       	ld.sh	r0,r0[0x0]
80003dee:	38 44       	mov	r4,-124
80003df0:	80 00       	ld.sh	r0,r0[0x0]
80003df2:	38 a4       	mov	r4,-118
80003df4:	80 00       	ld.sh	r0,r0[0x0]
80003df6:	23 14       	sub	r4,49
80003df8:	80 00       	ld.sh	r0,r0[0x0]
80003dfa:	22 98       	sub	r8,41

80003dfc <_read>:
#elif (defined(__GNUC__) && !defined(XMEGA))


int __attribute__((weak))
_read (int file, char * ptr, int len)
{
80003dfc:	eb cd 40 fc 	pushm	r2-r7,lr
80003e00:	20 1d       	sub	sp,4
80003e02:	16 94       	mov	r4,r11
80003e04:	14 95       	mov	r5,r10
	int nChars = 0;

	if (file != 0)
80003e06:	58 0c       	cp.w	r12,0
80003e08:	c0 30       	breq	80003e0e <_read+0x12>
80003e0a:	3f f7       	mov	r7,-1
80003e0c:	c1 98       	rjmp	80003e3e <_read+0x42>
		return -1;

	for (; len > 0; --len) {
80003e0e:	58 0a       	cp.w	r10,0
80003e10:	e0 89 00 04 	brgt	80003e18 <_read+0x1c>
80003e14:	30 07       	mov	r7,0
80003e16:	c1 48       	rjmp	80003e3e <_read+0x42>
80003e18:	30 07       	mov	r7,0
		int c;
		ptr_get(stdio_base,&c);
80003e1a:	48 c3       	lddpc	r3,80003e48 <_read+0x4c>
80003e1c:	48 c6       	lddpc	r6,80003e4c <_read+0x50>
80003e1e:	1a 92       	mov	r2,sp
80003e20:	66 0c       	ld.w	r12,r3[0x0]
80003e22:	6c 08       	ld.w	r8,r6[0x0]
80003e24:	1a 9b       	mov	r11,sp
80003e26:	5d 18       	icall	r8
		if (c < 0)
80003e28:	40 08       	lddsp	r8,sp[0x0]
80003e2a:	58 08       	cp.w	r8,0
80003e2c:	c0 95       	brlt	80003e3e <_read+0x42>
		break;
		*ptr++ = c;
80003e2e:	e8 07 0b 08 	st.b	r4[r7],r8
		++nChars;
80003e32:	2f f7       	sub	r7,-1
// GCC AVR32 implementation
#elif (defined(__GNUC__) && !defined(XMEGA))


int __attribute__((weak))
_read (int file, char * ptr, int len)
80003e34:	ea 07 01 08 	sub	r8,r5,r7
	int nChars = 0;

	if (file != 0)
		return -1;

	for (; len > 0; --len) {
80003e38:	58 08       	cp.w	r8,0
80003e3a:	fe 99 ff f3 	brgt	80003e20 <_read+0x24>
		break;
		*ptr++ = c;
		++nChars;
	}
	return nChars;
}
80003e3e:	0e 9c       	mov	r12,r7
80003e40:	2f fd       	sub	sp,-4
80003e42:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80003e46:	00 00       	add	r0,r0
80003e48:	00 00       	add	r0,r0
80003e4a:	0c c0       	st.b	r6++,r0
80003e4c:	00 00       	add	r0,r0
80003e4e:	0c b8       	st.h	r6++,r8

80003e50 <stdio_usb_enable>:
	}
}

bool stdio_usb_enable(void)
{
	stdio_usb_interface_enable = true;
80003e50:	30 19       	mov	r9,1
80003e52:	48 28       	lddpc	r8,80003e58 <stdio_usb_enable+0x8>
80003e54:	b0 89       	st.b	r8[0x0],r9
	return true;
}
80003e56:	5e ff       	retal	1
80003e58:	00 00       	add	r0,r0
80003e5a:	0c 58       	eor	r8,r6

80003e5c <stdio_usb_disable>:

void stdio_usb_disable(void)
{
	stdio_usb_interface_enable = false;
80003e5c:	30 09       	mov	r9,0
80003e5e:	48 28       	lddpc	r8,80003e64 <stdio_usb_disable+0x8>
80003e60:	b0 89       	st.b	r8[0x0],r9
}
80003e62:	5e fc       	retal	r12
80003e64:	00 00       	add	r0,r0
80003e66:	0c 58       	eor	r8,r6

80003e68 <stdio_usb_vbus_event>:
	
	*data = udi_cdc_getc ();
}

void stdio_usb_vbus_event(bool b_high)
{
80003e68:	d4 01       	pushm	lr
	if (b_high) {
80003e6a:	58 0c       	cp.w	r12,0
80003e6c:	c0 40       	breq	80003e74 <stdio_usb_vbus_event+0xc>
 * then it will attach device when an acceptable Vbus
 * level from the host is detected.
 */
static inline void udc_attach(void)
{
	udd_attach();
80003e6e:	f0 1f 00 04 	mcall	80003e7c <stdio_usb_vbus_event+0x14>
80003e72:	d8 02       	popm	pc
 *
 * The driver must remove pull-up on USB line D- or D+.
 */
static inline void udc_detach(void)
{
	udd_detach();
80003e74:	f0 1f 00 03 	mcall	80003e80 <stdio_usb_vbus_event+0x18>
80003e78:	d8 02       	popm	pc
80003e7a:	00 00       	add	r0,r0
80003e7c:	80 00       	ld.sh	r0,r0[0x0]
80003e7e:	29 0c       	sub	r12,-112
80003e80:	80 00       	ld.sh	r0,r0[0x0]
80003e82:	25 bc       	sub	r12,91

80003e84 <stdio_usb_init>:
{
	stdio_usb_interface_enable = false;
}

void stdio_usb_init (volatile void * usart)
{
80003e84:	d4 01       	pushm	lr
	stdio_base = usart;
80003e86:	48 98       	lddpc	r8,80003ea8 <stdio_usb_init+0x24>
80003e88:	91 0c       	st.w	r8[0x0],r12
	ptr_put = stdio_usb_putchar;
80003e8a:	48 99       	lddpc	r9,80003eac <stdio_usb_init+0x28>
80003e8c:	48 98       	lddpc	r8,80003eb0 <stdio_usb_init+0x2c>
80003e8e:	91 09       	st.w	r8[0x0],r9
	ptr_get = stdio_usb_getchar;
80003e90:	48 99       	lddpc	r9,80003eb4 <stdio_usb_init+0x30>
80003e92:	48 a8       	lddpc	r8,80003eb8 <stdio_usb_init+0x34>
80003e94:	91 09       	st.w	r8[0x0],r9

/*! \brief Start the USB Device stack
 */
static inline void udc_start(void)
{
	udd_enable();
80003e96:	f0 1f 00 0a 	mcall	80003ebc <stdio_usb_init+0x38>
 *        udc_attach(); \n
 *     }  \n
 */
static inline bool udc_include_vbus_monitoring(void)
{
	return udd_include_vbus_monitoring();
80003e9a:	f0 1f 00 0a 	mcall	80003ec0 <stdio_usb_init+0x3c>
	 * integrated USB interfaces.  Assume the VBUS is present if
	 * VBUS monitoring is not available.
	 */
	udc_start ();

	if (! udc_include_vbus_monitoring ()) {
80003e9e:	c0 41       	brne	80003ea6 <stdio_usb_init+0x22>
		stdio_usb_vbus_event (true);
80003ea0:	30 1c       	mov	r12,1
80003ea2:	f0 1f 00 09 	mcall	80003ec4 <stdio_usb_init+0x40>
80003ea6:	d8 02       	popm	pc
80003ea8:	00 00       	add	r0,r0
80003eaa:	0c c0       	st.b	r6++,r0
80003eac:	80 00       	ld.sh	r0,r0[0x0]
80003eae:	3e f4       	mov	r4,-17
80003eb0:	00 00       	add	r0,r0
80003eb2:	0c bc       	st.h	r6++,r12
80003eb4:	80 00       	ld.sh	r0,r0[0x0]
80003eb6:	3e c8       	mov	r8,-20
80003eb8:	00 00       	add	r0,r0
80003eba:	0c b8       	st.h	r6++,r8
80003ebc:	80 00       	ld.sh	r0,r0[0x0]
80003ebe:	29 7c       	sub	r12,-105
80003ec0:	80 00       	ld.sh	r0,r0[0x0]
80003ec2:	22 2c       	sub	r12,34
80003ec4:	80 00       	ld.sh	r0,r0[0x0]
80003ec6:	3e 68       	mov	r8,-26

80003ec8 <stdio_usb_getchar>:

	return udi_cdc_putc (data) ? 0 : -1;
}

void stdio_usb_getchar (void volatile * usart, int * data)
{
80003ec8:	eb cd 40 80 	pushm	r7,lr
80003ecc:	16 97       	mov	r7,r11
	/* A negative return value should be used to indicate that data
	 * was not read, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
80003ece:	48 88       	lddpc	r8,80003eec <stdio_usb_getchar+0x24>
80003ed0:	11 89       	ld.ub	r9,r8[0x0]
80003ed2:	30 08       	mov	r8,0
80003ed4:	f0 09 18 00 	cp.b	r9,r8
80003ed8:	c0 51       	brne	80003ee2 <stdio_usb_getchar+0x1a>
		*data = 0;  // -1
80003eda:	30 08       	mov	r8,0
80003edc:	97 08       	st.w	r11[0x0],r8
		return;
80003ede:	e3 cd 80 80 	ldm	sp++,r7,pc
	}
	
	*data = udi_cdc_getc ();
80003ee2:	f0 1f 00 04 	mcall	80003ef0 <stdio_usb_getchar+0x28>
80003ee6:	8f 0c       	st.w	r7[0x0],r12
80003ee8:	e3 cd 80 80 	ldm	sp++,r7,pc
80003eec:	00 00       	add	r0,r0
80003eee:	0c 58       	eor	r8,r6
80003ef0:	80 00       	ld.sh	r0,r0[0x0]
80003ef2:	34 40       	mov	r0,68

80003ef4 <stdio_usb_putchar>:
#include "stdio_usb.h"

static bool stdio_usb_interface_enable = false;

int stdio_usb_putchar (volatile void * usart, int data)
{
80003ef4:	d4 01       	pushm	lr
	/* A negative return value should be used to indicate that data
	 * was not written, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
80003ef6:	48 78       	lddpc	r8,80003f10 <stdio_usb_putchar+0x1c>
80003ef8:	11 89       	ld.ub	r9,r8[0x0]
80003efa:	30 08       	mov	r8,0
80003efc:	f0 09 18 00 	cp.b	r9,r8
80003f00:	c0 60       	breq	80003f0c <stdio_usb_putchar+0x18>
		return 0;  // -1
	}

	return udi_cdc_putc (data) ? 0 : -1;
80003f02:	16 9c       	mov	r12,r11
80003f04:	f0 1f 00 04 	mcall	80003f14 <stdio_usb_putchar+0x20>
80003f08:	c0 21       	brne	80003f0c <stdio_usb_putchar+0x18>
80003f0a:	dc 0a       	popm	pc,r12=-1
80003f0c:	d8 0a       	popm	pc,r12=0
80003f0e:	00 00       	add	r0,r0
80003f10:	00 00       	add	r0,r0
80003f12:	0c 58       	eor	r8,r6
80003f14:	80 00       	ld.sh	r0,r0[0x0]
80003f16:	33 3c       	mov	r12,51

80003f18 <_write>:

#elif (defined(__GNUC__) && !defined(XMEGA))

	int __attribute__((weak))
	_write (int file, char * ptr, int len)
	{
80003f18:	eb cd 40 f8 	pushm	r3-r7,lr
80003f1c:	16 94       	mov	r4,r11
80003f1e:	14 95       	mov	r5,r10
		int nChars = 0;
	
		if ( (file != 1)
80003f20:	20 1c       	sub	r12,1
80003f22:	58 2c       	cp.w	r12,2
80003f24:	e0 8b 00 13 	brhi	80003f4a <_write+0x32>
			&& (file != 2) && (file!=3))
		return -1;
	
		for (; len != 0; --len) {
80003f28:	58 0a       	cp.w	r10,0
80003f2a:	c0 31       	brne	80003f30 <_write+0x18>
80003f2c:	30 07       	mov	r7,0
80003f2e:	c0 f8       	rjmp	80003f4c <_write+0x34>
80003f30:	30 07       	mov	r7,0
			if (ptr_put(stdio_base, *ptr++) < 0) {
80003f32:	48 93       	lddpc	r3,80003f54 <_write+0x3c>
80003f34:	48 96       	lddpc	r6,80003f58 <_write+0x40>
80003f36:	66 0c       	ld.w	r12,r3[0x0]
80003f38:	6c 08       	ld.w	r8,r6[0x0]
80003f3a:	e8 07 07 0b 	ld.ub	r11,r4[r7]
80003f3e:	5d 18       	icall	r8
80003f40:	c0 55       	brlt	80003f4a <_write+0x32>
				return -1;
			}
			++nChars;
80003f42:	2f f7       	sub	r7,-1
	
		if ( (file != 1)
			&& (file != 2) && (file!=3))
		return -1;
	
		for (; len != 0; --len) {
80003f44:	0e 35       	cp.w	r5,r7
80003f46:	cf 81       	brne	80003f36 <_write+0x1e>
80003f48:	c0 28       	rjmp	80003f4c <_write+0x34>
80003f4a:	3f f7       	mov	r7,-1
				return -1;
			}
			++nChars;
		}
		return nChars;
	}
80003f4c:	0e 9c       	mov	r12,r7
80003f4e:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003f52:	00 00       	add	r0,r0
80003f54:	00 00       	add	r0,r0
80003f56:	0c c0       	st.b	r6++,r0
80003f58:	00 00       	add	r0,r0
80003f5a:	0c bc       	st.h	r6++,r12

80003f5c <busy_delay_init>:

//_____ D E C L A R A T I O N S ____________________________________________

void busy_delay_init(unsigned long fcpu_hz)
{
	s_fcpu_hz = fcpu_hz;
80003f5c:	48 28       	lddpc	r8,80003f64 <busy_delay_init+0x8>
80003f5e:	91 0c       	st.w	r8[0x0],r12
}
80003f60:	5e fc       	retal	r12
80003f62:	00 00       	add	r0,r0
80003f64:	00 00       	add	r0,r0
80003f66:	0c 5c       	eor	r12,r6

80003f68 <busy_delay_us>:
{
	cpu_delay_ms(delay, s_fcpu_hz);
}

void busy_delay_us(unsigned long delay)
{
80003f68:	eb cd 40 c0 	pushm	r6-r7,lr
#if (defined __GNUC__)
__attribute__((__always_inline__))
#endif
static inline uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80003f6c:	49 38       	lddpc	r8,80003fb8 <busy_delay_us+0x50>
80003f6e:	70 07       	ld.w	r7,r8[0x0]
80003f70:	f8 07 06 46 	mulu.d	r6,r12,r7
80003f74:	ee 78 42 40 	mov	r8,1000000
80003f78:	30 09       	mov	r9,0
80003f7a:	ee 7a 42 3f 	mov	r10,999999
80003f7e:	30 0b       	mov	r11,0
80003f80:	ec 0a 00 0a 	add	r10,r6,r10
80003f84:	ee 0b 00 4b 	adc	r11,r7,r11
80003f88:	f0 1f 00 0d 	mcall	80003fbc <busy_delay_us+0x54>
#if (defined __GNUC__)
__attribute__((__always_inline__))
#endif
static inline void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003f8c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003f90:	f0 0a 00 0a 	add	r10,r8,r10
#if (defined __GNUC__)
__attribute__((__always_inline__))
#endif
static inline unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003f94:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occured.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003f98:	14 38       	cp.w	r8,r10
80003f9a:	e0 88 00 08 	brls	80003faa <busy_delay_us+0x42>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003f9e:	12 38       	cp.w	r8,r9
80003fa0:	fe 98 ff fa 	brls	80003f94 <busy_delay_us+0x2c>
80003fa4:	12 3a       	cp.w	r10,r9
80003fa6:	c0 73       	brcs	80003fb4 <busy_delay_us+0x4c>
80003fa8:	cf 6b       	rjmp	80003f94 <busy_delay_us+0x2c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003faa:	12 38       	cp.w	r8,r9
80003fac:	e0 8b 00 04 	brhi	80003fb4 <busy_delay_us+0x4c>
80003fb0:	12 3a       	cp.w	r10,r9
80003fb2:	cf 12       	brcc	80003f94 <busy_delay_us+0x2c>
80003fb4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003fb8:	00 00       	add	r0,r0
80003fba:	0c 5c       	eor	r12,r6
80003fbc:	80 00       	ld.sh	r0,r0[0x0]
80003fbe:	40 c0       	lddsp	r0,sp[0x30]

80003fc0 <interrupt_J3>:
*********************************************************************/
__attribute__((__interrupt__)) 
static void interrupt_J3(void) 
{ 

}
80003fc0:	d6 03       	rete
80003fc2:	d7 03       	nop

80003fc4 <init>:
// declare interrupts
__attribute__((__interrupt__)) 
static void interrupt_J3(void);

void init()
{
80003fc4:	eb cd 40 80 	pushm	r7,lr
	// board init
	sysclk_init();
80003fc8:	f0 1f 00 12 	mcall	80004010 <init+0x4c>
	board_init();
80003fcc:	f0 1f 00 12 	mcall	80004014 <init+0x50>
	busy_delay_init(BOARD_OSC0_HZ);
80003fd0:	e0 6c 1b 00 	mov	r12,6912
80003fd4:	ea 1c 00 b7 	orh	r12,0xb7
80003fd8:	f0 1f 00 10 	mcall	80004018 <init+0x54>
	
	// interrupts init
	cpu_irq_disable();
80003fdc:	d3 03       	ssrf	0x10
    INTC_init_interrupts();
80003fde:	f0 1f 00 10 	mcall	8000401c <init+0x58>
	INTC_register_interrupt(&interrupt_J3,   AVR32_GPIO_IRQ_3, AVR32_INTC_INT1);
80003fe2:	30 1a       	mov	r10,1
80003fe4:	34 3b       	mov	r11,67
80003fe6:	48 fc       	lddpc	r12,80004020 <init+0x5c>
80003fe8:	f0 1f 00 0f 	mcall	80004024 <init+0x60>
	cpu_irq_enable();
80003fec:	d5 03       	csrf	0x10

	//  stdio init
	stdio_usb_init(&CONFIG_USART_IF);
80003fee:	fe 7c 1c 00 	mov	r12,-58368
80003ff2:	f0 1f 00 0e 	mcall	80004028 <init+0x64>

	// Specify that stdout and stdin should not be buffered.

#if defined(__GNUC__) && defined(__AVR32__)
	setbuf(stdout, NULL);
80003ff6:	48 e7       	lddpc	r7,8000402c <init+0x68>
80003ff8:	6e 08       	ld.w	r8,r7[0x0]
80003ffa:	30 0b       	mov	r11,0
80003ffc:	70 1c       	ld.w	r12,r8[0x4]
80003ffe:	f0 1f 00 0d 	mcall	80004030 <init+0x6c>
	setbuf(stdin,  NULL);
80004002:	6e 08       	ld.w	r8,r7[0x0]
80004004:	30 0b       	mov	r11,0
80004006:	70 0c       	ld.w	r12,r8[0x0]
80004008:	f0 1f 00 0a 	mcall	80004030 <init+0x6c>
#endif
}
8000400c:	e3 cd 80 80 	ldm	sp++,r7,pc
80004010:	80 00       	ld.sh	r0,r0[0x0]
80004012:	30 f0       	mov	r0,15
80004014:	80 00       	ld.sh	r0,r0[0x0]
80004016:	20 04       	sub	r4,0
80004018:	80 00       	ld.sh	r0,r0[0x0]
8000401a:	3f 5c       	mov	r12,-11
8000401c:	80 00       	ld.sh	r0,r0[0x0]
8000401e:	21 a0       	sub	r0,26
80004020:	80 00       	ld.sh	r0,r0[0x0]
80004022:	3f c0       	mov	r0,-4
80004024:	80 00       	ld.sh	r0,r0[0x0]
80004026:	21 70       	sub	r0,23
80004028:	80 00       	ld.sh	r0,r0[0x0]
8000402a:	3e 84       	mov	r4,-24
8000402c:	00 00       	add	r0,r0
8000402e:	01 c4       	ld.ub	r4,r0[0x4]
80004030:	80 00       	ld.sh	r0,r0[0x0]
80004032:	43 24       	lddsp	r4,sp[0xc8]

80004034 <main>:
}

/*********************************************************************
Functions
*********************************************************************/
int main (void){
80004034:	eb cd 40 fe 	pushm	r1-r7,lr
	
	// initialize
	init();
80004038:	f0 1f 00 1d 	mcall	800040ac <main+0x78>
	
	// start code from here
	gpio_set_gpio_pin(RESPONSE_A);
8000403c:	31 ec       	mov	r12,30
8000403e:	f0 1f 00 1d 	mcall	800040b0 <main+0x7c>
	gpio_set_gpio_pin(RESPONSE_B);
80004042:	31 cc       	mov	r12,28
80004044:	f0 1f 00 1b 	mcall	800040b0 <main+0x7c>
	gpio_set_gpio_pin(RESPONSE_C);
80004048:	32 0c       	mov	r12,32
8000404a:	f0 1f 00 1a 	mcall	800040b0 <main+0x7c>
	while(1){
		while (gpio_get_pin_value(TEST_A));
8000404e:	31 f6       	mov	r6,31
		
		gpio_clr_gpio_pin(RESPONSE_A);
80004050:	31 e3       	mov	r3,30
		busy_delay_us(5);
80004052:	30 54       	mov	r4,5
		gpio_set_gpio_pin(RESPONSE_A);
		
				
		while (gpio_get_pin_value(TEST_B));
80004054:	31 d7       	mov	r7,29
		
		gpio_clr_gpio_pin(RESPONSE_B);
80004056:	31 c2       	mov	r2,28
		busy_delay_us(5);
		gpio_set_gpio_pin(RESPONSE_B);
		
				
		while (gpio_get_pin_value(TEST_C));
80004058:	31 b5       	mov	r5,27
		
		gpio_clr_gpio_pin(RESPONSE_C);
8000405a:	32 01       	mov	r1,32
	// start code from here
	gpio_set_gpio_pin(RESPONSE_A);
	gpio_set_gpio_pin(RESPONSE_B);
	gpio_set_gpio_pin(RESPONSE_C);
	while(1){
		while (gpio_get_pin_value(TEST_A));
8000405c:	0c 9c       	mov	r12,r6
8000405e:	f0 1f 00 16 	mcall	800040b4 <main+0x80>
80004062:	cf d1       	brne	8000405c <main+0x28>
		
		gpio_clr_gpio_pin(RESPONSE_A);
80004064:	06 9c       	mov	r12,r3
80004066:	f0 1f 00 15 	mcall	800040b8 <main+0x84>
		busy_delay_us(5);
8000406a:	08 9c       	mov	r12,r4
8000406c:	f0 1f 00 14 	mcall	800040bc <main+0x88>
		gpio_set_gpio_pin(RESPONSE_A);
80004070:	06 9c       	mov	r12,r3
80004072:	f0 1f 00 10 	mcall	800040b0 <main+0x7c>
		
				
		while (gpio_get_pin_value(TEST_B));
80004076:	0e 9c       	mov	r12,r7
80004078:	f0 1f 00 0f 	mcall	800040b4 <main+0x80>
8000407c:	cf d1       	brne	80004076 <main+0x42>
		
		gpio_clr_gpio_pin(RESPONSE_B);
8000407e:	04 9c       	mov	r12,r2
80004080:	f0 1f 00 0e 	mcall	800040b8 <main+0x84>
		busy_delay_us(5);
80004084:	08 9c       	mov	r12,r4
80004086:	f0 1f 00 0e 	mcall	800040bc <main+0x88>
		gpio_set_gpio_pin(RESPONSE_B);
8000408a:	04 9c       	mov	r12,r2
8000408c:	f0 1f 00 09 	mcall	800040b0 <main+0x7c>
		
				
		while (gpio_get_pin_value(TEST_C));
80004090:	0a 9c       	mov	r12,r5
80004092:	f0 1f 00 09 	mcall	800040b4 <main+0x80>
80004096:	cf d1       	brne	80004090 <main+0x5c>
		
		gpio_clr_gpio_pin(RESPONSE_C);
80004098:	02 9c       	mov	r12,r1
8000409a:	f0 1f 00 08 	mcall	800040b8 <main+0x84>
		busy_delay_us(5);
8000409e:	08 9c       	mov	r12,r4
800040a0:	f0 1f 00 07 	mcall	800040bc <main+0x88>
		gpio_set_gpio_pin(RESPONSE_C);
800040a4:	02 9c       	mov	r12,r1
800040a6:	f0 1f 00 03 	mcall	800040b0 <main+0x7c>
800040aa:	cd 9b       	rjmp	8000405c <main+0x28>
800040ac:	80 00       	ld.sh	r0,r0[0x0]
800040ae:	3f c4       	mov	r4,-4
800040b0:	80 00       	ld.sh	r0,r0[0x0]
800040b2:	21 36       	sub	r6,19
800040b4:	80 00       	ld.sh	r0,r0[0x0]
800040b6:	21 20       	sub	r0,18
800040b8:	80 00       	ld.sh	r0,r0[0x0]
800040ba:	21 52       	sub	r2,21
800040bc:	80 00       	ld.sh	r0,r0[0x0]
800040be:	3f 68       	mov	r8,-10

800040c0 <__avr32_udiv64>:
800040c0:	d4 31       	pushm	r0-r7,lr
800040c2:	1a 97       	mov	r7,sp
800040c4:	20 3d       	sub	sp,12
800040c6:	10 9c       	mov	r12,r8
800040c8:	12 9e       	mov	lr,r9
800040ca:	14 93       	mov	r3,r10
800040cc:	58 09       	cp.w	r9,0
800040ce:	e0 81 00 bd 	brne	80004248 <__avr32_udiv64+0x188>
800040d2:	16 38       	cp.w	r8,r11
800040d4:	e0 88 00 40 	brls	80004154 <__avr32_udiv64+0x94>
800040d8:	f0 08 12 00 	clz	r8,r8
800040dc:	c0 d0       	breq	800040f6 <__avr32_udiv64+0x36>
800040de:	f6 08 09 4b 	lsl	r11,r11,r8
800040e2:	f0 09 11 20 	rsub	r9,r8,32
800040e6:	f8 08 09 4c 	lsl	r12,r12,r8
800040ea:	f4 09 0a 49 	lsr	r9,r10,r9
800040ee:	f4 08 09 43 	lsl	r3,r10,r8
800040f2:	f3 eb 10 0b 	or	r11,r9,r11
800040f6:	f8 0e 16 10 	lsr	lr,r12,0x10
800040fa:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800040fe:	f6 0e 0d 00 	divu	r0,r11,lr
80004102:	e6 0b 16 10 	lsr	r11,r3,0x10
80004106:	00 99       	mov	r9,r0
80004108:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000410c:	e0 0a 02 48 	mul	r8,r0,r10
80004110:	10 3b       	cp.w	r11,r8
80004112:	c0 a2       	brcc	80004126 <__avr32_udiv64+0x66>
80004114:	20 19       	sub	r9,1
80004116:	18 0b       	add	r11,r12
80004118:	18 3b       	cp.w	r11,r12
8000411a:	c0 63       	brcs	80004126 <__avr32_udiv64+0x66>
8000411c:	10 3b       	cp.w	r11,r8
8000411e:	f7 b9 03 01 	sublo	r9,1
80004122:	f7 dc e3 0b 	addcs	r11,r11,r12
80004126:	f6 08 01 01 	sub	r1,r11,r8
8000412a:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000412e:	e2 0e 0d 00 	divu	r0,r1,lr
80004132:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80004136:	00 98       	mov	r8,r0
80004138:	e0 0a 02 4a 	mul	r10,r0,r10
8000413c:	14 33       	cp.w	r3,r10
8000413e:	c0 82       	brcc	8000414e <__avr32_udiv64+0x8e>
80004140:	20 18       	sub	r8,1
80004142:	18 03       	add	r3,r12
80004144:	18 33       	cp.w	r3,r12
80004146:	c0 43       	brcs	8000414e <__avr32_udiv64+0x8e>
80004148:	14 33       	cp.w	r3,r10
8000414a:	f7 b8 03 01 	sublo	r8,1
8000414e:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80004152:	cd f8       	rjmp	80004310 <__avr32_udiv64+0x250>
80004154:	58 08       	cp.w	r8,0
80004156:	c0 51       	brne	80004160 <__avr32_udiv64+0xa0>
80004158:	30 19       	mov	r9,1
8000415a:	f2 08 0d 08 	divu	r8,r9,r8
8000415e:	10 9c       	mov	r12,r8
80004160:	f8 06 12 00 	clz	r6,r12
80004164:	c0 41       	brne	8000416c <__avr32_udiv64+0xac>
80004166:	18 1b       	sub	r11,r12
80004168:	30 19       	mov	r9,1
8000416a:	c4 08       	rjmp	800041ea <__avr32_udiv64+0x12a>
8000416c:	ec 01 11 20 	rsub	r1,r6,32
80004170:	f4 01 0a 49 	lsr	r9,r10,r1
80004174:	f8 06 09 4c 	lsl	r12,r12,r6
80004178:	f6 06 09 48 	lsl	r8,r11,r6
8000417c:	f6 01 0a 41 	lsr	r1,r11,r1
80004180:	f3 e8 10 08 	or	r8,r9,r8
80004184:	f8 03 16 10 	lsr	r3,r12,0x10
80004188:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000418c:	e2 03 0d 00 	divu	r0,r1,r3
80004190:	f0 0b 16 10 	lsr	r11,r8,0x10
80004194:	00 9e       	mov	lr,r0
80004196:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000419a:	e0 05 02 49 	mul	r9,r0,r5
8000419e:	12 3b       	cp.w	r11,r9
800041a0:	c0 a2       	brcc	800041b4 <__avr32_udiv64+0xf4>
800041a2:	20 1e       	sub	lr,1
800041a4:	18 0b       	add	r11,r12
800041a6:	18 3b       	cp.w	r11,r12
800041a8:	c0 63       	brcs	800041b4 <__avr32_udiv64+0xf4>
800041aa:	12 3b       	cp.w	r11,r9
800041ac:	f7 be 03 01 	sublo	lr,1
800041b0:	f7 dc e3 0b 	addcs	r11,r11,r12
800041b4:	12 1b       	sub	r11,r9
800041b6:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
800041ba:	f6 03 0d 02 	divu	r2,r11,r3
800041be:	f1 e3 11 08 	or	r8,r8,r3<<0x10
800041c2:	04 99       	mov	r9,r2
800041c4:	e4 05 02 4b 	mul	r11,r2,r5
800041c8:	16 38       	cp.w	r8,r11
800041ca:	c0 a2       	brcc	800041de <__avr32_udiv64+0x11e>
800041cc:	20 19       	sub	r9,1
800041ce:	18 08       	add	r8,r12
800041d0:	18 38       	cp.w	r8,r12
800041d2:	c0 63       	brcs	800041de <__avr32_udiv64+0x11e>
800041d4:	16 38       	cp.w	r8,r11
800041d6:	f7 b9 03 01 	sublo	r9,1
800041da:	f1 dc e3 08 	addcs	r8,r8,r12
800041de:	f4 06 09 43 	lsl	r3,r10,r6
800041e2:	f0 0b 01 0b 	sub	r11,r8,r11
800041e6:	f3 ee 11 09 	or	r9,r9,lr<<0x10
800041ea:	f8 06 16 10 	lsr	r6,r12,0x10
800041ee:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
800041f2:	f6 06 0d 00 	divu	r0,r11,r6
800041f6:	e6 0b 16 10 	lsr	r11,r3,0x10
800041fa:	00 9a       	mov	r10,r0
800041fc:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004200:	e0 0e 02 48 	mul	r8,r0,lr
80004204:	10 3b       	cp.w	r11,r8
80004206:	c0 a2       	brcc	8000421a <__avr32_udiv64+0x15a>
80004208:	20 1a       	sub	r10,1
8000420a:	18 0b       	add	r11,r12
8000420c:	18 3b       	cp.w	r11,r12
8000420e:	c0 63       	brcs	8000421a <__avr32_udiv64+0x15a>
80004210:	10 3b       	cp.w	r11,r8
80004212:	f7 ba 03 01 	sublo	r10,1
80004216:	f7 dc e3 0b 	addcs	r11,r11,r12
8000421a:	f6 08 01 01 	sub	r1,r11,r8
8000421e:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80004222:	e2 06 0d 00 	divu	r0,r1,r6
80004226:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000422a:	00 98       	mov	r8,r0
8000422c:	e0 0e 02 4b 	mul	r11,r0,lr
80004230:	16 33       	cp.w	r3,r11
80004232:	c0 82       	brcc	80004242 <__avr32_udiv64+0x182>
80004234:	20 18       	sub	r8,1
80004236:	18 03       	add	r3,r12
80004238:	18 33       	cp.w	r3,r12
8000423a:	c0 43       	brcs	80004242 <__avr32_udiv64+0x182>
8000423c:	16 33       	cp.w	r3,r11
8000423e:	f7 b8 03 01 	sublo	r8,1
80004242:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80004246:	c6 98       	rjmp	80004318 <__avr32_udiv64+0x258>
80004248:	16 39       	cp.w	r9,r11
8000424a:	e0 8b 00 65 	brhi	80004314 <__avr32_udiv64+0x254>
8000424e:	f2 09 12 00 	clz	r9,r9
80004252:	c0 b1       	brne	80004268 <__avr32_udiv64+0x1a8>
80004254:	10 3a       	cp.w	r10,r8
80004256:	5f 2a       	srhs	r10
80004258:	1c 3b       	cp.w	r11,lr
8000425a:	5f b8       	srhi	r8
8000425c:	10 4a       	or	r10,r8
8000425e:	f2 0a 18 00 	cp.b	r10,r9
80004262:	c5 90       	breq	80004314 <__avr32_udiv64+0x254>
80004264:	30 18       	mov	r8,1
80004266:	c5 98       	rjmp	80004318 <__avr32_udiv64+0x258>
80004268:	f0 09 09 46 	lsl	r6,r8,r9
8000426c:	f2 03 11 20 	rsub	r3,r9,32
80004270:	fc 09 09 4e 	lsl	lr,lr,r9
80004274:	f0 03 0a 48 	lsr	r8,r8,r3
80004278:	f6 09 09 4c 	lsl	r12,r11,r9
8000427c:	f4 03 0a 42 	lsr	r2,r10,r3
80004280:	ef 46 ff f4 	st.w	r7[-12],r6
80004284:	f6 03 0a 43 	lsr	r3,r11,r3
80004288:	18 42       	or	r2,r12
8000428a:	f1 ee 10 0c 	or	r12,r8,lr
8000428e:	f8 01 16 10 	lsr	r1,r12,0x10
80004292:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80004296:	e6 01 0d 04 	divu	r4,r3,r1
8000429a:	e4 03 16 10 	lsr	r3,r2,0x10
8000429e:	08 9e       	mov	lr,r4
800042a0:	e7 e5 11 03 	or	r3,r3,r5<<0x10
800042a4:	e8 06 02 48 	mul	r8,r4,r6
800042a8:	10 33       	cp.w	r3,r8
800042aa:	c0 a2       	brcc	800042be <__avr32_udiv64+0x1fe>
800042ac:	20 1e       	sub	lr,1
800042ae:	18 03       	add	r3,r12
800042b0:	18 33       	cp.w	r3,r12
800042b2:	c0 63       	brcs	800042be <__avr32_udiv64+0x1fe>
800042b4:	10 33       	cp.w	r3,r8
800042b6:	f7 be 03 01 	sublo	lr,1
800042ba:	e7 dc e3 03 	addcs	r3,r3,r12
800042be:	10 13       	sub	r3,r8
800042c0:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
800042c4:	e6 01 0d 00 	divu	r0,r3,r1
800042c8:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800042cc:	00 98       	mov	r8,r0
800042ce:	e0 06 02 46 	mul	r6,r0,r6
800042d2:	0c 3b       	cp.w	r11,r6
800042d4:	c0 a2       	brcc	800042e8 <__avr32_udiv64+0x228>
800042d6:	20 18       	sub	r8,1
800042d8:	18 0b       	add	r11,r12
800042da:	18 3b       	cp.w	r11,r12
800042dc:	c0 63       	brcs	800042e8 <__avr32_udiv64+0x228>
800042de:	0c 3b       	cp.w	r11,r6
800042e0:	f7 dc e3 0b 	addcs	r11,r11,r12
800042e4:	f7 b8 03 01 	sublo	r8,1
800042e8:	f1 ee 11 08 	or	r8,r8,lr<<0x10
800042ec:	ee f4 ff f4 	ld.w	r4,r7[-12]
800042f0:	0c 1b       	sub	r11,r6
800042f2:	f0 04 06 42 	mulu.d	r2,r8,r4
800042f6:	06 95       	mov	r5,r3
800042f8:	16 35       	cp.w	r5,r11
800042fa:	e0 8b 00 0a 	brhi	8000430e <__avr32_udiv64+0x24e>
800042fe:	5f 0b       	sreq	r11
80004300:	f4 09 09 49 	lsl	r9,r10,r9
80004304:	12 32       	cp.w	r2,r9
80004306:	5f b9       	srhi	r9
80004308:	f7 e9 00 09 	and	r9,r11,r9
8000430c:	c0 60       	breq	80004318 <__avr32_udiv64+0x258>
8000430e:	20 18       	sub	r8,1
80004310:	30 09       	mov	r9,0
80004312:	c0 38       	rjmp	80004318 <__avr32_udiv64+0x258>
80004314:	30 09       	mov	r9,0
80004316:	12 98       	mov	r8,r9
80004318:	10 9a       	mov	r10,r8
8000431a:	12 93       	mov	r3,r9
8000431c:	10 92       	mov	r2,r8
8000431e:	12 9b       	mov	r11,r9
80004320:	2f dd       	sub	sp,-12
80004322:	d8 32       	popm	r0-r7,pc

80004324 <setbuf>:
80004324:	d4 01       	pushm	lr
80004326:	e0 69 04 00 	mov	r9,1024
8000432a:	58 0b       	cp.w	r11,0
8000432c:	f9 ba 00 02 	moveq	r10,2
80004330:	f9 ba 01 00 	movne	r10,0
80004334:	c0 2c       	rcall	80004338 <setvbuf>
80004336:	d8 02       	popm	pc

80004338 <setvbuf>:
80004338:	d4 31       	pushm	r0-r7,lr
8000433a:	4b e8       	lddpc	r8,80004430 <setvbuf+0xf8>
8000433c:	18 97       	mov	r7,r12
8000433e:	16 96       	mov	r6,r11
80004340:	14 95       	mov	r5,r10
80004342:	12 94       	mov	r4,r9
80004344:	70 0c       	ld.w	r12,r8[0x0]
80004346:	58 0c       	cp.w	r12,0
80004348:	c0 50       	breq	80004352 <setvbuf+0x1a>
8000434a:	78 68       	ld.w	r8,r12[0x18]
8000434c:	58 08       	cp.w	r8,0
8000434e:	c0 21       	brne	80004352 <setvbuf+0x1a>
80004350:	c5 4d       	rcall	800045f8 <__sinit>
80004352:	4b 98       	lddpc	r8,80004434 <setvbuf+0xfc>
80004354:	10 37       	cp.w	r7,r8
80004356:	c0 51       	brne	80004360 <setvbuf+0x28>
80004358:	4b 68       	lddpc	r8,80004430 <setvbuf+0xf8>
8000435a:	70 08       	ld.w	r8,r8[0x0]
8000435c:	70 07       	ld.w	r7,r8[0x0]
8000435e:	c0 e8       	rjmp	8000437a <setvbuf+0x42>
80004360:	4b 68       	lddpc	r8,80004438 <setvbuf+0x100>
80004362:	10 37       	cp.w	r7,r8
80004364:	c0 51       	brne	8000436e <setvbuf+0x36>
80004366:	4b 38       	lddpc	r8,80004430 <setvbuf+0xf8>
80004368:	70 08       	ld.w	r8,r8[0x0]
8000436a:	70 17       	ld.w	r7,r8[0x4]
8000436c:	c0 78       	rjmp	8000437a <setvbuf+0x42>
8000436e:	4b 48       	lddpc	r8,8000443c <setvbuf+0x104>
80004370:	10 37       	cp.w	r7,r8
80004372:	c0 41       	brne	8000437a <setvbuf+0x42>
80004374:	4a f8       	lddpc	r8,80004430 <setvbuf+0xf8>
80004376:	70 08       	ld.w	r8,r8[0x0]
80004378:	70 27       	ld.w	r7,r8[0x8]
8000437a:	58 25       	cp.w	r5,2
8000437c:	5f b8       	srhi	r8
8000437e:	f1 e4 13 f8 	or	r8,r8,r4>>0x1f
80004382:	c0 20       	breq	80004386 <setvbuf+0x4e>
80004384:	dc 3a       	popm	r0-r7,pc,r12=-1
80004386:	4a b3       	lddpc	r3,80004430 <setvbuf+0xf8>
80004388:	0e 9b       	mov	r11,r7
8000438a:	66 0c       	ld.w	r12,r3[0x0]
8000438c:	c5 ac       	rcall	80004440 <_fflush_r>
8000438e:	30 08       	mov	r8,0
80004390:	8f 68       	st.w	r7[0x18],r8
80004392:	8f 18       	st.w	r7[0x4],r8
80004394:	8e 68       	ld.sh	r8,r7[0xc]
80004396:	ed b8 00 07 	bld	r8,0x7
8000439a:	c0 41       	brne	800043a2 <setvbuf+0x6a>
8000439c:	66 0c       	ld.w	r12,r3[0x0]
8000439e:	6e 4b       	ld.w	r11,r7[0x10]
800043a0:	cc 8d       	rcall	80004730 <_free_r>
800043a2:	8e 68       	ld.sh	r8,r7[0xc]
800043a4:	e0 18 ff 7c 	andl	r8,0xff7c
800043a8:	ae 68       	st.h	r7[0xc],r8
800043aa:	58 25       	cp.w	r5,2
800043ac:	c0 31       	brne	800043b2 <setvbuf+0x7a>
800043ae:	30 0c       	mov	r12,0
800043b0:	c1 38       	rjmp	800043d6 <setvbuf+0x9e>
800043b2:	58 06       	cp.w	r6,0
800043b4:	c2 11       	brne	800043f6 <setvbuf+0xbe>
800043b6:	e0 63 04 00 	mov	r3,1024
800043ba:	58 04       	cp.w	r4,0
800043bc:	e6 04 17 00 	moveq	r4,r3
800043c0:	08 9c       	mov	r12,r4
800043c2:	e0 a0 02 a3 	rcall	80004908 <malloc>
800043c6:	18 96       	mov	r6,r12
800043c8:	c1 41       	brne	800043f0 <setvbuf+0xb8>
800043ca:	06 9c       	mov	r12,r3
800043cc:	e0 a0 02 9e 	rcall	80004908 <malloc>
800043d0:	18 96       	mov	r6,r12
800043d2:	c0 e1       	brne	800043ee <setvbuf+0xb6>
800043d4:	3f fc       	mov	r12,-1
800043d6:	8e 68       	ld.sh	r8,r7[0xc]
800043d8:	a1 b8       	sbr	r8,0x1
800043da:	ae 68       	st.h	r7[0xc],r8
800043dc:	ee c8 ff b9 	sub	r8,r7,-71
800043e0:	8f 48       	st.w	r7[0x10],r8
800043e2:	8f 08       	st.w	r7[0x0],r8
800043e4:	30 08       	mov	r8,0
800043e6:	8f 28       	st.w	r7[0x8],r8
800043e8:	30 18       	mov	r8,1
800043ea:	8f 58       	st.w	r7[0x14],r8
800043ec:	d8 32       	popm	r0-r7,pc
800043ee:	06 94       	mov	r4,r3
800043f0:	8e 68       	ld.sh	r8,r7[0xc]
800043f2:	a7 b8       	sbr	r8,0x7
800043f4:	ae 68       	st.h	r7[0xc],r8
800043f6:	58 15       	cp.w	r5,1
800043f8:	c0 71       	brne	80004406 <setvbuf+0xce>
800043fa:	8e 68       	ld.sh	r8,r7[0xc]
800043fc:	a1 a8       	sbr	r8,0x0
800043fe:	ae 68       	st.h	r7[0xc],r8
80004400:	e8 08 11 00 	rsub	r8,r4,0
80004404:	8f 68       	st.w	r7[0x18],r8
80004406:	48 b8       	lddpc	r8,80004430 <setvbuf+0xf8>
80004408:	fe c9 fe b4 	sub	r9,pc,-332
8000440c:	70 08       	ld.w	r8,r8[0x0]
8000440e:	8f 46       	st.w	r7[0x10],r6
80004410:	91 a9       	st.w	r8[0x28],r9
80004412:	8f 06       	st.w	r7[0x0],r6
80004414:	8f 54       	st.w	r7[0x14],r4
80004416:	8e 68       	ld.sh	r8,r7[0xc]
80004418:	10 9c       	mov	r12,r8
8000441a:	e2 1c 00 08 	andl	r12,0x8,COH
8000441e:	c0 70       	breq	8000442c <setvbuf+0xf4>
80004420:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80004424:	30 0c       	mov	r12,0
80004426:	f9 b4 01 00 	movne	r4,0
8000442a:	8f 24       	st.w	r7[0x8],r4
8000442c:	d8 32       	popm	r0-r7,pc
8000442e:	d7 03       	nop
80004430:	00 00       	add	r0,r0
80004432:	01 c4       	ld.ub	r4,r0[0x4]
80004434:	80 00       	ld.sh	r0,r0[0x0]
80004436:	52 f8       	stdsp	sp[0xbc],r8
80004438:	80 00       	ld.sh	r0,r0[0x0]
8000443a:	53 18       	stdsp	sp[0xc4],r8
8000443c:	80 00       	ld.sh	r0,r0[0x0]
8000443e:	53 38       	stdsp	sp[0xcc],r8

80004440 <_fflush_r>:
80004440:	d4 21       	pushm	r4-r7,lr
80004442:	16 97       	mov	r7,r11
80004444:	18 96       	mov	r6,r12
80004446:	76 48       	ld.w	r8,r11[0x10]
80004448:	58 08       	cp.w	r8,0
8000444a:	c7 c0       	breq	80004542 <_fflush_r+0x102>
8000444c:	58 0c       	cp.w	r12,0
8000444e:	c0 50       	breq	80004458 <_fflush_r+0x18>
80004450:	78 68       	ld.w	r8,r12[0x18]
80004452:	58 08       	cp.w	r8,0
80004454:	c0 21       	brne	80004458 <_fflush_r+0x18>
80004456:	cd 1c       	rcall	800045f8 <__sinit>
80004458:	4b b8       	lddpc	r8,80004544 <_fflush_r+0x104>
8000445a:	10 37       	cp.w	r7,r8
8000445c:	c0 31       	brne	80004462 <_fflush_r+0x22>
8000445e:	6c 07       	ld.w	r7,r6[0x0]
80004460:	c0 a8       	rjmp	80004474 <_fflush_r+0x34>
80004462:	4b a8       	lddpc	r8,80004548 <_fflush_r+0x108>
80004464:	10 37       	cp.w	r7,r8
80004466:	c0 31       	brne	8000446c <_fflush_r+0x2c>
80004468:	6c 17       	ld.w	r7,r6[0x4]
8000446a:	c0 58       	rjmp	80004474 <_fflush_r+0x34>
8000446c:	4b 88       	lddpc	r8,8000454c <_fflush_r+0x10c>
8000446e:	10 37       	cp.w	r7,r8
80004470:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80004474:	8e 6a       	ld.sh	r10,r7[0xc]
80004476:	14 98       	mov	r8,r10
80004478:	ed ba 00 03 	bld	r10,0x3
8000447c:	c4 20       	breq	80004500 <_fflush_r+0xc0>
8000447e:	ab ba       	sbr	r10,0xb
80004480:	ae 6a       	st.h	r7[0xc],r10
80004482:	6e 18       	ld.w	r8,r7[0x4]
80004484:	58 08       	cp.w	r8,0
80004486:	e0 89 00 06 	brgt	80004492 <_fflush_r+0x52>
8000448a:	6f 08       	ld.w	r8,r7[0x40]
8000448c:	58 08       	cp.w	r8,0
8000448e:	e0 8a 00 5a 	brle	80004542 <_fflush_r+0x102>
80004492:	6e b8       	ld.w	r8,r7[0x2c]
80004494:	58 08       	cp.w	r8,0
80004496:	c5 60       	breq	80004542 <_fflush_r+0x102>
80004498:	e2 1a 10 00 	andl	r10,0x1000,COH
8000449c:	c0 30       	breq	800044a2 <_fflush_r+0x62>
8000449e:	6f 55       	ld.w	r5,r7[0x54]
800044a0:	c0 f8       	rjmp	800044be <_fflush_r+0x7e>
800044a2:	30 19       	mov	r9,1
800044a4:	6e 8b       	ld.w	r11,r7[0x20]
800044a6:	0c 9c       	mov	r12,r6
800044a8:	5d 18       	icall	r8
800044aa:	18 95       	mov	r5,r12
800044ac:	5b fc       	cp.w	r12,-1
800044ae:	c0 81       	brne	800044be <_fflush_r+0x7e>
800044b0:	6c 38       	ld.w	r8,r6[0xc]
800044b2:	59 d8       	cp.w	r8,29
800044b4:	c4 70       	breq	80004542 <_fflush_r+0x102>
800044b6:	8e 68       	ld.sh	r8,r7[0xc]
800044b8:	a7 a8       	sbr	r8,0x6
800044ba:	ae 68       	st.h	r7[0xc],r8
800044bc:	d8 22       	popm	r4-r7,pc
800044be:	8e 68       	ld.sh	r8,r7[0xc]
800044c0:	ed b8 00 02 	bld	r8,0x2
800044c4:	c0 91       	brne	800044d6 <_fflush_r+0x96>
800044c6:	6e 18       	ld.w	r8,r7[0x4]
800044c8:	10 15       	sub	r5,r8
800044ca:	6e d8       	ld.w	r8,r7[0x34]
800044cc:	58 08       	cp.w	r8,0
800044ce:	ef f8 10 10 	ld.wne	r8,r7[0x40]
800044d2:	eb d8 e1 15 	subne	r5,r5,r8
800044d6:	6e b8       	ld.w	r8,r7[0x2c]
800044d8:	0c 9c       	mov	r12,r6
800044da:	30 09       	mov	r9,0
800044dc:	0a 9a       	mov	r10,r5
800044de:	6e 8b       	ld.w	r11,r7[0x20]
800044e0:	5d 18       	icall	r8
800044e2:	8e 68       	ld.sh	r8,r7[0xc]
800044e4:	0a 3c       	cp.w	r12,r5
800044e6:	c2 61       	brne	80004532 <_fflush_r+0xf2>
800044e8:	ab d8       	cbr	r8,0xb
800044ea:	30 0c       	mov	r12,0
800044ec:	6e 49       	ld.w	r9,r7[0x10]
800044ee:	ae 68       	st.h	r7[0xc],r8
800044f0:	8f 1c       	st.w	r7[0x4],r12
800044f2:	8f 09       	st.w	r7[0x0],r9
800044f4:	ed b8 00 0c 	bld	r8,0xc
800044f8:	c2 51       	brne	80004542 <_fflush_r+0x102>
800044fa:	ef 45 00 54 	st.w	r7[84],r5
800044fe:	d8 22       	popm	r4-r7,pc
80004500:	6e 45       	ld.w	r5,r7[0x10]
80004502:	58 05       	cp.w	r5,0
80004504:	c1 f0       	breq	80004542 <_fflush_r+0x102>
80004506:	6e 04       	ld.w	r4,r7[0x0]
80004508:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000450c:	8f 05       	st.w	r7[0x0],r5
8000450e:	f9 b8 01 00 	movne	r8,0
80004512:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80004516:	0a 14       	sub	r4,r5
80004518:	8f 28       	st.w	r7[0x8],r8
8000451a:	c1 18       	rjmp	8000453c <_fflush_r+0xfc>
8000451c:	08 99       	mov	r9,r4
8000451e:	0a 9a       	mov	r10,r5
80004520:	6e a8       	ld.w	r8,r7[0x28]
80004522:	6e 8b       	ld.w	r11,r7[0x20]
80004524:	0c 9c       	mov	r12,r6
80004526:	5d 18       	icall	r8
80004528:	18 14       	sub	r4,r12
8000452a:	58 0c       	cp.w	r12,0
8000452c:	e0 89 00 07 	brgt	8000453a <_fflush_r+0xfa>
80004530:	8e 68       	ld.sh	r8,r7[0xc]
80004532:	a7 a8       	sbr	r8,0x6
80004534:	3f fc       	mov	r12,-1
80004536:	ae 68       	st.h	r7[0xc],r8
80004538:	d8 22       	popm	r4-r7,pc
8000453a:	18 05       	add	r5,r12
8000453c:	58 04       	cp.w	r4,0
8000453e:	fe 99 ff ef 	brgt	8000451c <_fflush_r+0xdc>
80004542:	d8 2a       	popm	r4-r7,pc,r12=0
80004544:	80 00       	ld.sh	r0,r0[0x0]
80004546:	52 f8       	stdsp	sp[0xbc],r8
80004548:	80 00       	ld.sh	r0,r0[0x0]
8000454a:	53 18       	stdsp	sp[0xc4],r8
8000454c:	80 00       	ld.sh	r0,r0[0x0]
8000454e:	53 38       	stdsp	sp[0xcc],r8

80004550 <__sfp_lock_acquire>:
80004550:	5e fc       	retal	r12

80004552 <__sfp_lock_release>:
80004552:	5e fc       	retal	r12

80004554 <_cleanup_r>:
80004554:	d4 01       	pushm	lr
80004556:	fe cb f5 f6 	sub	r11,pc,-2570
8000455a:	cb 3d       	rcall	800048c0 <_fwalk>
8000455c:	d8 02       	popm	pc
8000455e:	d7 03       	nop

80004560 <__sfmoreglue>:
80004560:	d4 21       	pushm	r4-r7,lr
80004562:	16 95       	mov	r5,r11
80004564:	f6 06 10 5c 	mul	r6,r11,92
80004568:	ec cb ff f4 	sub	r11,r6,-12
8000456c:	cd 6d       	rcall	80004918 <_malloc_r>
8000456e:	18 97       	mov	r7,r12
80004570:	c0 90       	breq	80004582 <__sfmoreglue+0x22>
80004572:	99 15       	st.w	r12[0x4],r5
80004574:	30 0b       	mov	r11,0
80004576:	2f 4c       	sub	r12,-12
80004578:	0c 9a       	mov	r10,r6
8000457a:	8f 2c       	st.w	r7[0x8],r12
8000457c:	8f 0b       	st.w	r7[0x0],r11
8000457e:	e0 a0 03 e1 	rcall	80004d40 <memset>
80004582:	0e 9c       	mov	r12,r7
80004584:	d8 22       	popm	r4-r7,pc
80004586:	d7 03       	nop

80004588 <__sfp>:
80004588:	d4 21       	pushm	r4-r7,lr
8000458a:	49 b8       	lddpc	r8,800045f4 <__sfp+0x6c>
8000458c:	18 96       	mov	r6,r12
8000458e:	70 07       	ld.w	r7,r8[0x0]
80004590:	6e 68       	ld.w	r8,r7[0x18]
80004592:	58 08       	cp.w	r8,0
80004594:	c0 31       	brne	8000459a <__sfp+0x12>
80004596:	0e 9c       	mov	r12,r7
80004598:	c3 0c       	rcall	800045f8 <__sinit>
8000459a:	ee c7 ff 28 	sub	r7,r7,-216
8000459e:	30 05       	mov	r5,0
800045a0:	6e 2c       	ld.w	r12,r7[0x8]
800045a2:	6e 18       	ld.w	r8,r7[0x4]
800045a4:	c0 68       	rjmp	800045b0 <__sfp+0x28>
800045a6:	98 69       	ld.sh	r9,r12[0xc]
800045a8:	ea 09 19 00 	cp.h	r9,r5
800045ac:	c1 10       	breq	800045ce <__sfp+0x46>
800045ae:	2a 4c       	sub	r12,-92
800045b0:	20 18       	sub	r8,1
800045b2:	cf a7       	brpl	800045a6 <__sfp+0x1e>
800045b4:	6e 08       	ld.w	r8,r7[0x0]
800045b6:	58 08       	cp.w	r8,0
800045b8:	c0 61       	brne	800045c4 <__sfp+0x3c>
800045ba:	30 4b       	mov	r11,4
800045bc:	0c 9c       	mov	r12,r6
800045be:	cd 1f       	rcall	80004560 <__sfmoreglue>
800045c0:	8f 0c       	st.w	r7[0x0],r12
800045c2:	c0 30       	breq	800045c8 <__sfp+0x40>
800045c4:	6e 07       	ld.w	r7,r7[0x0]
800045c6:	ce db       	rjmp	800045a0 <__sfp+0x18>
800045c8:	30 c8       	mov	r8,12
800045ca:	8d 38       	st.w	r6[0xc],r8
800045cc:	d8 22       	popm	r4-r7,pc
800045ce:	30 08       	mov	r8,0
800045d0:	f9 48 00 4c 	st.w	r12[76],r8
800045d4:	99 08       	st.w	r12[0x0],r8
800045d6:	99 28       	st.w	r12[0x8],r8
800045d8:	99 18       	st.w	r12[0x4],r8
800045da:	99 48       	st.w	r12[0x10],r8
800045dc:	99 58       	st.w	r12[0x14],r8
800045de:	99 68       	st.w	r12[0x18],r8
800045e0:	99 d8       	st.w	r12[0x34],r8
800045e2:	99 e8       	st.w	r12[0x38],r8
800045e4:	f9 48 00 48 	st.w	r12[72],r8
800045e8:	3f f8       	mov	r8,-1
800045ea:	b8 78       	st.h	r12[0xe],r8
800045ec:	30 18       	mov	r8,1
800045ee:	b8 68       	st.h	r12[0xc],r8
800045f0:	d8 22       	popm	r4-r7,pc
800045f2:	d7 03       	nop
800045f4:	80 00       	ld.sh	r0,r0[0x0]
800045f6:	52 f4       	stdsp	sp[0xbc],r4

800045f8 <__sinit>:
800045f8:	d4 21       	pushm	r4-r7,lr
800045fa:	18 96       	mov	r6,r12
800045fc:	78 67       	ld.w	r7,r12[0x18]
800045fe:	58 07       	cp.w	r7,0
80004600:	c4 91       	brne	80004692 <__sinit+0x9a>
80004602:	fe c8 00 ae 	sub	r8,pc,174
80004606:	30 15       	mov	r5,1
80004608:	99 a8       	st.w	r12[0x28],r8
8000460a:	f9 47 00 d8 	st.w	r12[216],r7
8000460e:	f9 47 00 dc 	st.w	r12[220],r7
80004612:	f9 47 00 e0 	st.w	r12[224],r7
80004616:	99 65       	st.w	r12[0x18],r5
80004618:	cb 8f       	rcall	80004588 <__sfp>
8000461a:	8d 0c       	st.w	r6[0x0],r12
8000461c:	0c 9c       	mov	r12,r6
8000461e:	cb 5f       	rcall	80004588 <__sfp>
80004620:	8d 1c       	st.w	r6[0x4],r12
80004622:	0c 9c       	mov	r12,r6
80004624:	cb 2f       	rcall	80004588 <__sfp>
80004626:	6c 09       	ld.w	r9,r6[0x0]
80004628:	30 48       	mov	r8,4
8000462a:	93 07       	st.w	r9[0x0],r7
8000462c:	b2 68       	st.h	r9[0xc],r8
8000462e:	93 17       	st.w	r9[0x4],r7
80004630:	93 27       	st.w	r9[0x8],r7
80004632:	6c 18       	ld.w	r8,r6[0x4]
80004634:	b2 77       	st.h	r9[0xe],r7
80004636:	93 47       	st.w	r9[0x10],r7
80004638:	93 57       	st.w	r9[0x14],r7
8000463a:	93 67       	st.w	r9[0x18],r7
8000463c:	93 89       	st.w	r9[0x20],r9
8000463e:	91 07       	st.w	r8[0x0],r7
80004640:	91 17       	st.w	r8[0x4],r7
80004642:	91 27       	st.w	r8[0x8],r7
80004644:	fe ce f8 7c 	sub	lr,pc,-1924
80004648:	fe cb f8 ac 	sub	r11,pc,-1876
8000464c:	93 9e       	st.w	r9[0x24],lr
8000464e:	93 ab       	st.w	r9[0x28],r11
80004650:	fe ca f8 d4 	sub	r10,pc,-1836
80004654:	fe c4 f8 e0 	sub	r4,pc,-1824
80004658:	93 ba       	st.w	r9[0x2c],r10
8000465a:	93 c4       	st.w	r9[0x30],r4
8000465c:	30 99       	mov	r9,9
8000465e:	b0 69       	st.h	r8[0xc],r9
80004660:	b0 75       	st.h	r8[0xe],r5
80004662:	91 c4       	st.w	r8[0x30],r4
80004664:	91 47       	st.w	r8[0x10],r7
80004666:	91 57       	st.w	r8[0x14],r7
80004668:	91 67       	st.w	r8[0x18],r7
8000466a:	91 88       	st.w	r8[0x20],r8
8000466c:	91 9e       	st.w	r8[0x24],lr
8000466e:	91 ab       	st.w	r8[0x28],r11
80004670:	91 ba       	st.w	r8[0x2c],r10
80004672:	8d 2c       	st.w	r6[0x8],r12
80004674:	31 28       	mov	r8,18
80004676:	99 07       	st.w	r12[0x0],r7
80004678:	b8 68       	st.h	r12[0xc],r8
8000467a:	99 17       	st.w	r12[0x4],r7
8000467c:	99 27       	st.w	r12[0x8],r7
8000467e:	30 28       	mov	r8,2
80004680:	b8 78       	st.h	r12[0xe],r8
80004682:	99 c4       	st.w	r12[0x30],r4
80004684:	99 67       	st.w	r12[0x18],r7
80004686:	99 9e       	st.w	r12[0x24],lr
80004688:	99 ab       	st.w	r12[0x28],r11
8000468a:	99 ba       	st.w	r12[0x2c],r10
8000468c:	99 47       	st.w	r12[0x10],r7
8000468e:	99 57       	st.w	r12[0x14],r7
80004690:	99 8c       	st.w	r12[0x20],r12
80004692:	d8 22       	popm	r4-r7,pc

80004694 <_malloc_trim_r>:
80004694:	d4 21       	pushm	r4-r7,lr
80004696:	16 95       	mov	r5,r11
80004698:	18 97       	mov	r7,r12
8000469a:	e0 a0 03 5a 	rcall	80004d4e <__malloc_lock>
8000469e:	4a 24       	lddpc	r4,80004724 <_malloc_trim_r+0x90>
800046a0:	68 28       	ld.w	r8,r4[0x8]
800046a2:	70 16       	ld.w	r6,r8[0x4]
800046a4:	e0 16 ff fc 	andl	r6,0xfffc
800046a8:	ec c8 ff 91 	sub	r8,r6,-111
800046ac:	f0 05 01 05 	sub	r5,r8,r5
800046b0:	e0 15 ff 80 	andl	r5,0xff80
800046b4:	ea c5 00 80 	sub	r5,r5,128
800046b8:	e0 45 00 7f 	cp.w	r5,127
800046bc:	e0 8a 00 23 	brle	80004702 <_malloc_trim_r+0x6e>
800046c0:	30 0b       	mov	r11,0
800046c2:	0e 9c       	mov	r12,r7
800046c4:	e0 a0 03 48 	rcall	80004d54 <_sbrk_r>
800046c8:	68 28       	ld.w	r8,r4[0x8]
800046ca:	0c 08       	add	r8,r6
800046cc:	10 3c       	cp.w	r12,r8
800046ce:	c1 a1       	brne	80004702 <_malloc_trim_r+0x6e>
800046d0:	ea 0b 11 00 	rsub	r11,r5,0
800046d4:	0e 9c       	mov	r12,r7
800046d6:	e0 a0 03 3f 	rcall	80004d54 <_sbrk_r>
800046da:	5b fc       	cp.w	r12,-1
800046dc:	c1 71       	brne	8000470a <_malloc_trim_r+0x76>
800046de:	30 0b       	mov	r11,0
800046e0:	0e 9c       	mov	r12,r7
800046e2:	e0 a0 03 39 	rcall	80004d54 <_sbrk_r>
800046e6:	68 28       	ld.w	r8,r4[0x8]
800046e8:	f8 08 01 09 	sub	r9,r12,r8
800046ec:	58 f9       	cp.w	r9,15
800046ee:	e0 8a 00 0a 	brle	80004702 <_malloc_trim_r+0x6e>
800046f2:	a1 a9       	sbr	r9,0x0
800046f4:	91 19       	st.w	r8[0x4],r9
800046f6:	48 d8       	lddpc	r8,80004728 <_malloc_trim_r+0x94>
800046f8:	70 09       	ld.w	r9,r8[0x0]
800046fa:	48 d8       	lddpc	r8,8000472c <_malloc_trim_r+0x98>
800046fc:	f8 09 01 09 	sub	r9,r12,r9
80004700:	91 09       	st.w	r8[0x0],r9
80004702:	0e 9c       	mov	r12,r7
80004704:	e0 a0 03 26 	rcall	80004d50 <__malloc_unlock>
80004708:	d8 2a       	popm	r4-r7,pc,r12=0
8000470a:	68 28       	ld.w	r8,r4[0x8]
8000470c:	0a 16       	sub	r6,r5
8000470e:	a1 a6       	sbr	r6,0x0
80004710:	91 16       	st.w	r8[0x4],r6
80004712:	48 78       	lddpc	r8,8000472c <_malloc_trim_r+0x98>
80004714:	70 09       	ld.w	r9,r8[0x0]
80004716:	0a 19       	sub	r9,r5
80004718:	0e 9c       	mov	r12,r7
8000471a:	91 09       	st.w	r8[0x0],r9
8000471c:	e0 a0 03 1a 	rcall	80004d50 <__malloc_unlock>
80004720:	da 2a       	popm	r4-r7,pc,r12=1
80004722:	d7 03       	nop
80004724:	00 00       	add	r0,r0
80004726:	01 c8       	ld.ub	r8,r0[0x4]
80004728:	00 00       	add	r0,r0
8000472a:	05 d4       	ld.ub	r4,r2[0x5]
8000472c:	00 00       	add	r0,r0
8000472e:	0c 6c       	and	r12,r6

80004730 <_free_r>:
80004730:	d4 21       	pushm	r4-r7,lr
80004732:	16 96       	mov	r6,r11
80004734:	18 97       	mov	r7,r12
80004736:	58 0b       	cp.w	r11,0
80004738:	e0 80 00 c2 	breq	800048bc <_free_r+0x18c>
8000473c:	e0 a0 03 09 	rcall	80004d4e <__malloc_lock>
80004740:	20 86       	sub	r6,8
80004742:	4c ba       	lddpc	r10,8000486c <_free_r+0x13c>
80004744:	6c 18       	ld.w	r8,r6[0x4]
80004746:	74 2e       	ld.w	lr,r10[0x8]
80004748:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
8000474c:	a1 c8       	cbr	r8,0x0
8000474e:	ec 08 00 09 	add	r9,r6,r8
80004752:	72 1b       	ld.w	r11,r9[0x4]
80004754:	e0 1b ff fc 	andl	r11,0xfffc
80004758:	1c 39       	cp.w	r9,lr
8000475a:	c1 c1       	brne	80004792 <_free_r+0x62>
8000475c:	f6 08 00 08 	add	r8,r11,r8
80004760:	58 0c       	cp.w	r12,0
80004762:	c0 81       	brne	80004772 <_free_r+0x42>
80004764:	6c 09       	ld.w	r9,r6[0x0]
80004766:	12 16       	sub	r6,r9
80004768:	12 08       	add	r8,r9
8000476a:	6c 3b       	ld.w	r11,r6[0xc]
8000476c:	6c 29       	ld.w	r9,r6[0x8]
8000476e:	97 29       	st.w	r11[0x8],r9
80004770:	93 3b       	st.w	r9[0xc],r11
80004772:	10 99       	mov	r9,r8
80004774:	95 26       	st.w	r10[0x8],r6
80004776:	a1 a9       	sbr	r9,0x0
80004778:	8d 19       	st.w	r6[0x4],r9
8000477a:	4b e9       	lddpc	r9,80004870 <_free_r+0x140>
8000477c:	72 09       	ld.w	r9,r9[0x0]
8000477e:	12 38       	cp.w	r8,r9
80004780:	c0 53       	brcs	8000478a <_free_r+0x5a>
80004782:	4b d8       	lddpc	r8,80004874 <_free_r+0x144>
80004784:	0e 9c       	mov	r12,r7
80004786:	70 0b       	ld.w	r11,r8[0x0]
80004788:	c8 6f       	rcall	80004694 <_malloc_trim_r>
8000478a:	0e 9c       	mov	r12,r7
8000478c:	e0 a0 02 e2 	rcall	80004d50 <__malloc_unlock>
80004790:	d8 22       	popm	r4-r7,pc
80004792:	93 1b       	st.w	r9[0x4],r11
80004794:	58 0c       	cp.w	r12,0
80004796:	c0 30       	breq	8000479c <_free_r+0x6c>
80004798:	30 0c       	mov	r12,0
8000479a:	c1 08       	rjmp	800047ba <_free_r+0x8a>
8000479c:	6c 0e       	ld.w	lr,r6[0x0]
8000479e:	f4 c5 ff f8 	sub	r5,r10,-8
800047a2:	1c 16       	sub	r6,lr
800047a4:	1c 08       	add	r8,lr
800047a6:	6c 2e       	ld.w	lr,r6[0x8]
800047a8:	0a 3e       	cp.w	lr,r5
800047aa:	f9 bc 00 01 	moveq	r12,1
800047ae:	ed f5 10 03 	ld.wne	r5,r6[0xc]
800047b2:	eb fe 1a 02 	st.wne	r5[0x8],lr
800047b6:	fd f5 1a 03 	st.wne	lr[0xc],r5
800047ba:	f2 0b 00 0e 	add	lr,r9,r11
800047be:	7c 1e       	ld.w	lr,lr[0x4]
800047c0:	ed be 00 00 	bld	lr,0x0
800047c4:	c1 30       	breq	800047ea <_free_r+0xba>
800047c6:	16 08       	add	r8,r11
800047c8:	58 0c       	cp.w	r12,0
800047ca:	c0 c1       	brne	800047e2 <_free_r+0xb2>
800047cc:	4a 8e       	lddpc	lr,8000486c <_free_r+0x13c>
800047ce:	72 2b       	ld.w	r11,r9[0x8]
800047d0:	2f 8e       	sub	lr,-8
800047d2:	1c 3b       	cp.w	r11,lr
800047d4:	c0 71       	brne	800047e2 <_free_r+0xb2>
800047d6:	97 36       	st.w	r11[0xc],r6
800047d8:	97 26       	st.w	r11[0x8],r6
800047da:	8d 2b       	st.w	r6[0x8],r11
800047dc:	8d 3b       	st.w	r6[0xc],r11
800047de:	30 1c       	mov	r12,1
800047e0:	c0 58       	rjmp	800047ea <_free_r+0xba>
800047e2:	72 2b       	ld.w	r11,r9[0x8]
800047e4:	72 39       	ld.w	r9,r9[0xc]
800047e6:	93 2b       	st.w	r9[0x8],r11
800047e8:	97 39       	st.w	r11[0xc],r9
800047ea:	10 99       	mov	r9,r8
800047ec:	ec 08 09 08 	st.w	r6[r8],r8
800047f0:	a1 a9       	sbr	r9,0x0
800047f2:	8d 19       	st.w	r6[0x4],r9
800047f4:	58 0c       	cp.w	r12,0
800047f6:	c6 01       	brne	800048b6 <_free_r+0x186>
800047f8:	e0 48 01 ff 	cp.w	r8,511
800047fc:	e0 8b 00 13 	brhi	80004822 <_free_r+0xf2>
80004800:	a3 98       	lsr	r8,0x3
80004802:	f4 08 00 39 	add	r9,r10,r8<<0x3
80004806:	72 2b       	ld.w	r11,r9[0x8]
80004808:	8d 39       	st.w	r6[0xc],r9
8000480a:	8d 2b       	st.w	r6[0x8],r11
8000480c:	97 36       	st.w	r11[0xc],r6
8000480e:	93 26       	st.w	r9[0x8],r6
80004810:	a3 48       	asr	r8,0x2
80004812:	74 19       	ld.w	r9,r10[0x4]
80004814:	30 1b       	mov	r11,1
80004816:	f6 08 09 48 	lsl	r8,r11,r8
8000481a:	f3 e8 10 08 	or	r8,r9,r8
8000481e:	95 18       	st.w	r10[0x4],r8
80004820:	c4 b8       	rjmp	800048b6 <_free_r+0x186>
80004822:	f0 0b 16 09 	lsr	r11,r8,0x9
80004826:	58 4b       	cp.w	r11,4
80004828:	e0 8b 00 06 	brhi	80004834 <_free_r+0x104>
8000482c:	f0 0b 16 06 	lsr	r11,r8,0x6
80004830:	2c 8b       	sub	r11,-56
80004832:	c2 68       	rjmp	8000487e <_free_r+0x14e>
80004834:	59 4b       	cp.w	r11,20
80004836:	e0 8b 00 04 	brhi	8000483e <_free_r+0x10e>
8000483a:	2a 5b       	sub	r11,-91
8000483c:	c2 18       	rjmp	8000487e <_free_r+0x14e>
8000483e:	e0 4b 00 54 	cp.w	r11,84
80004842:	e0 8b 00 06 	brhi	8000484e <_free_r+0x11e>
80004846:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000484a:	29 2b       	sub	r11,-110
8000484c:	c1 98       	rjmp	8000487e <_free_r+0x14e>
8000484e:	e0 4b 01 54 	cp.w	r11,340
80004852:	e0 8b 00 06 	brhi	8000485e <_free_r+0x12e>
80004856:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000485a:	28 9b       	sub	r11,-119
8000485c:	c1 18       	rjmp	8000487e <_free_r+0x14e>
8000485e:	e0 4b 05 54 	cp.w	r11,1364
80004862:	e0 88 00 0b 	brls	80004878 <_free_r+0x148>
80004866:	37 eb       	mov	r11,126
80004868:	c0 b8       	rjmp	8000487e <_free_r+0x14e>
8000486a:	d7 03       	nop
8000486c:	00 00       	add	r0,r0
8000486e:	01 c8       	ld.ub	r8,r0[0x4]
80004870:	00 00       	add	r0,r0
80004872:	05 d0       	ld.ub	r0,r2[0x5]
80004874:	00 00       	add	r0,r0
80004876:	0c 68       	and	r8,r6
80004878:	f0 0b 16 12 	lsr	r11,r8,0x12
8000487c:	28 4b       	sub	r11,-124
8000487e:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
80004882:	78 29       	ld.w	r9,r12[0x8]
80004884:	18 39       	cp.w	r9,r12
80004886:	c0 e1       	brne	800048a2 <_free_r+0x172>
80004888:	74 18       	ld.w	r8,r10[0x4]
8000488a:	a3 4b       	asr	r11,0x2
8000488c:	30 1c       	mov	r12,1
8000488e:	f8 0b 09 4b 	lsl	r11,r12,r11
80004892:	f1 eb 10 0b 	or	r11,r8,r11
80004896:	12 98       	mov	r8,r9
80004898:	95 1b       	st.w	r10[0x4],r11
8000489a:	c0 a8       	rjmp	800048ae <_free_r+0x17e>
8000489c:	72 29       	ld.w	r9,r9[0x8]
8000489e:	18 39       	cp.w	r9,r12
800048a0:	c0 60       	breq	800048ac <_free_r+0x17c>
800048a2:	72 1a       	ld.w	r10,r9[0x4]
800048a4:	e0 1a ff fc 	andl	r10,0xfffc
800048a8:	14 38       	cp.w	r8,r10
800048aa:	cf 93       	brcs	8000489c <_free_r+0x16c>
800048ac:	72 38       	ld.w	r8,r9[0xc]
800048ae:	8d 38       	st.w	r6[0xc],r8
800048b0:	8d 29       	st.w	r6[0x8],r9
800048b2:	93 36       	st.w	r9[0xc],r6
800048b4:	91 26       	st.w	r8[0x8],r6
800048b6:	0e 9c       	mov	r12,r7
800048b8:	e0 a0 02 4c 	rcall	80004d50 <__malloc_unlock>
800048bc:	d8 22       	popm	r4-r7,pc
800048be:	d7 03       	nop

800048c0 <_fwalk>:
800048c0:	d4 31       	pushm	r0-r7,lr
800048c2:	30 05       	mov	r5,0
800048c4:	16 91       	mov	r1,r11
800048c6:	f8 c7 ff 28 	sub	r7,r12,-216
800048ca:	0a 92       	mov	r2,r5
800048cc:	c4 2e       	rcall	80004550 <__sfp_lock_acquire>
800048ce:	3f f3       	mov	r3,-1
800048d0:	c1 68       	rjmp	800048fc <_fwalk+0x3c>
800048d2:	6e 26       	ld.w	r6,r7[0x8]
800048d4:	6e 14       	ld.w	r4,r7[0x4]
800048d6:	2f 46       	sub	r6,-12
800048d8:	c0 c8       	rjmp	800048f0 <_fwalk+0x30>
800048da:	8c 08       	ld.sh	r8,r6[0x0]
800048dc:	e4 08 19 00 	cp.h	r8,r2
800048e0:	c0 70       	breq	800048ee <_fwalk+0x2e>
800048e2:	8c 18       	ld.sh	r8,r6[0x2]
800048e4:	e6 08 19 00 	cp.h	r8,r3
800048e8:	c0 30       	breq	800048ee <_fwalk+0x2e>
800048ea:	5d 11       	icall	r1
800048ec:	18 45       	or	r5,r12
800048ee:	2a 46       	sub	r6,-92
800048f0:	20 14       	sub	r4,1
800048f2:	ec cc 00 0c 	sub	r12,r6,12
800048f6:	58 04       	cp.w	r4,0
800048f8:	cf 14       	brge	800048da <_fwalk+0x1a>
800048fa:	6e 07       	ld.w	r7,r7[0x0]
800048fc:	58 07       	cp.w	r7,0
800048fe:	ce a1       	brne	800048d2 <_fwalk+0x12>
80004900:	c2 9e       	rcall	80004552 <__sfp_lock_release>
80004902:	0a 9c       	mov	r12,r5
80004904:	d8 32       	popm	r0-r7,pc
80004906:	d7 03       	nop

80004908 <malloc>:
80004908:	d4 01       	pushm	lr
8000490a:	48 38       	lddpc	r8,80004914 <malloc+0xc>
8000490c:	18 9b       	mov	r11,r12
8000490e:	70 0c       	ld.w	r12,r8[0x0]
80004910:	c0 4c       	rcall	80004918 <_malloc_r>
80004912:	d8 02       	popm	pc
80004914:	00 00       	add	r0,r0
80004916:	01 c4       	ld.ub	r4,r0[0x4]

80004918 <_malloc_r>:
80004918:	d4 31       	pushm	r0-r7,lr
8000491a:	f6 c8 ff f5 	sub	r8,r11,-11
8000491e:	18 95       	mov	r5,r12
80004920:	10 97       	mov	r7,r8
80004922:	e0 17 ff f8 	andl	r7,0xfff8
80004926:	59 68       	cp.w	r8,22
80004928:	f9 b7 08 10 	movls	r7,16
8000492c:	16 37       	cp.w	r7,r11
8000492e:	5f 38       	srlo	r8
80004930:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80004934:	c0 50       	breq	8000493e <_malloc_r+0x26>
80004936:	30 c8       	mov	r8,12
80004938:	99 38       	st.w	r12[0xc],r8
8000493a:	e0 8f 01 ea 	bral	80004d0e <_malloc_r+0x3f6>
8000493e:	e0 a0 02 08 	rcall	80004d4e <__malloc_lock>
80004942:	e0 47 01 f7 	cp.w	r7,503
80004946:	e0 8b 00 1c 	brhi	8000497e <_malloc_r+0x66>
8000494a:	ee 03 16 03 	lsr	r3,r7,0x3
8000494e:	4c c8       	lddpc	r8,80004a7c <_malloc_r+0x164>
80004950:	f0 03 00 38 	add	r8,r8,r3<<0x3
80004954:	70 36       	ld.w	r6,r8[0xc]
80004956:	10 36       	cp.w	r6,r8
80004958:	c0 61       	brne	80004964 <_malloc_r+0x4c>
8000495a:	ec c8 ff f8 	sub	r8,r6,-8
8000495e:	70 36       	ld.w	r6,r8[0xc]
80004960:	10 36       	cp.w	r6,r8
80004962:	c0 c0       	breq	8000497a <_malloc_r+0x62>
80004964:	6c 18       	ld.w	r8,r6[0x4]
80004966:	e0 18 ff fc 	andl	r8,0xfffc
8000496a:	6c 3a       	ld.w	r10,r6[0xc]
8000496c:	ec 08 00 09 	add	r9,r6,r8
80004970:	0a 9c       	mov	r12,r5
80004972:	6c 28       	ld.w	r8,r6[0x8]
80004974:	95 28       	st.w	r10[0x8],r8
80004976:	91 3a       	st.w	r8[0xc],r10
80004978:	c4 68       	rjmp	80004a04 <_malloc_r+0xec>
8000497a:	2f e3       	sub	r3,-2
8000497c:	c4 c8       	rjmp	80004a14 <_malloc_r+0xfc>
8000497e:	ee 03 16 09 	lsr	r3,r7,0x9
80004982:	c0 41       	brne	8000498a <_malloc_r+0x72>
80004984:	ee 03 16 03 	lsr	r3,r7,0x3
80004988:	c2 68       	rjmp	800049d4 <_malloc_r+0xbc>
8000498a:	58 43       	cp.w	r3,4
8000498c:	e0 8b 00 06 	brhi	80004998 <_malloc_r+0x80>
80004990:	ee 03 16 06 	lsr	r3,r7,0x6
80004994:	2c 83       	sub	r3,-56
80004996:	c1 f8       	rjmp	800049d4 <_malloc_r+0xbc>
80004998:	59 43       	cp.w	r3,20
8000499a:	e0 8b 00 04 	brhi	800049a2 <_malloc_r+0x8a>
8000499e:	2a 53       	sub	r3,-91
800049a0:	c1 a8       	rjmp	800049d4 <_malloc_r+0xbc>
800049a2:	e0 43 00 54 	cp.w	r3,84
800049a6:	e0 8b 00 06 	brhi	800049b2 <_malloc_r+0x9a>
800049aa:	ee 03 16 0c 	lsr	r3,r7,0xc
800049ae:	29 23       	sub	r3,-110
800049b0:	c1 28       	rjmp	800049d4 <_malloc_r+0xbc>
800049b2:	e0 43 01 54 	cp.w	r3,340
800049b6:	e0 8b 00 06 	brhi	800049c2 <_malloc_r+0xaa>
800049ba:	ee 03 16 0f 	lsr	r3,r7,0xf
800049be:	28 93       	sub	r3,-119
800049c0:	c0 a8       	rjmp	800049d4 <_malloc_r+0xbc>
800049c2:	e0 43 05 54 	cp.w	r3,1364
800049c6:	e0 88 00 04 	brls	800049ce <_malloc_r+0xb6>
800049ca:	37 e3       	mov	r3,126
800049cc:	c0 48       	rjmp	800049d4 <_malloc_r+0xbc>
800049ce:	ee 03 16 12 	lsr	r3,r7,0x12
800049d2:	28 43       	sub	r3,-124
800049d4:	4a aa       	lddpc	r10,80004a7c <_malloc_r+0x164>
800049d6:	f4 03 00 3a 	add	r10,r10,r3<<0x3
800049da:	74 36       	ld.w	r6,r10[0xc]
800049dc:	c1 98       	rjmp	80004a0e <_malloc_r+0xf6>
800049de:	6c 19       	ld.w	r9,r6[0x4]
800049e0:	e0 19 ff fc 	andl	r9,0xfffc
800049e4:	f2 07 01 0b 	sub	r11,r9,r7
800049e8:	58 fb       	cp.w	r11,15
800049ea:	e0 8a 00 04 	brle	800049f2 <_malloc_r+0xda>
800049ee:	20 13       	sub	r3,1
800049f0:	c1 18       	rjmp	80004a12 <_malloc_r+0xfa>
800049f2:	6c 38       	ld.w	r8,r6[0xc]
800049f4:	58 0b       	cp.w	r11,0
800049f6:	c0 b5       	brlt	80004a0c <_malloc_r+0xf4>
800049f8:	6c 2a       	ld.w	r10,r6[0x8]
800049fa:	ec 09 00 09 	add	r9,r6,r9
800049fe:	0a 9c       	mov	r12,r5
80004a00:	91 2a       	st.w	r8[0x8],r10
80004a02:	95 38       	st.w	r10[0xc],r8
80004a04:	72 18       	ld.w	r8,r9[0x4]
80004a06:	a1 a8       	sbr	r8,0x0
80004a08:	93 18       	st.w	r9[0x4],r8
80004a0a:	cb a8       	rjmp	80004b7e <_malloc_r+0x266>
80004a0c:	10 96       	mov	r6,r8
80004a0e:	14 36       	cp.w	r6,r10
80004a10:	ce 71       	brne	800049de <_malloc_r+0xc6>
80004a12:	2f f3       	sub	r3,-1
80004a14:	49 aa       	lddpc	r10,80004a7c <_malloc_r+0x164>
80004a16:	f4 cc ff f8 	sub	r12,r10,-8
80004a1a:	78 26       	ld.w	r6,r12[0x8]
80004a1c:	18 36       	cp.w	r6,r12
80004a1e:	c6 c0       	breq	80004af6 <_malloc_r+0x1de>
80004a20:	6c 19       	ld.w	r9,r6[0x4]
80004a22:	e0 19 ff fc 	andl	r9,0xfffc
80004a26:	f2 07 01 08 	sub	r8,r9,r7
80004a2a:	58 f8       	cp.w	r8,15
80004a2c:	e0 89 00 8e 	brgt	80004b48 <_malloc_r+0x230>
80004a30:	99 3c       	st.w	r12[0xc],r12
80004a32:	99 2c       	st.w	r12[0x8],r12
80004a34:	58 08       	cp.w	r8,0
80004a36:	c0 55       	brlt	80004a40 <_malloc_r+0x128>
80004a38:	ec 09 00 09 	add	r9,r6,r9
80004a3c:	0a 9c       	mov	r12,r5
80004a3e:	ce 3b       	rjmp	80004a04 <_malloc_r+0xec>
80004a40:	e0 49 01 ff 	cp.w	r9,511
80004a44:	e0 8b 00 13 	brhi	80004a6a <_malloc_r+0x152>
80004a48:	a3 99       	lsr	r9,0x3
80004a4a:	f4 09 00 38 	add	r8,r10,r9<<0x3
80004a4e:	70 2b       	ld.w	r11,r8[0x8]
80004a50:	8d 38       	st.w	r6[0xc],r8
80004a52:	8d 2b       	st.w	r6[0x8],r11
80004a54:	97 36       	st.w	r11[0xc],r6
80004a56:	91 26       	st.w	r8[0x8],r6
80004a58:	a3 49       	asr	r9,0x2
80004a5a:	74 18       	ld.w	r8,r10[0x4]
80004a5c:	30 1b       	mov	r11,1
80004a5e:	f6 09 09 49 	lsl	r9,r11,r9
80004a62:	f1 e9 10 09 	or	r9,r8,r9
80004a66:	95 19       	st.w	r10[0x4],r9
80004a68:	c4 78       	rjmp	80004af6 <_malloc_r+0x1de>
80004a6a:	f2 0a 16 09 	lsr	r10,r9,0x9
80004a6e:	58 4a       	cp.w	r10,4
80004a70:	e0 8b 00 08 	brhi	80004a80 <_malloc_r+0x168>
80004a74:	f2 0a 16 06 	lsr	r10,r9,0x6
80004a78:	2c 8a       	sub	r10,-56
80004a7a:	c2 18       	rjmp	80004abc <_malloc_r+0x1a4>
80004a7c:	00 00       	add	r0,r0
80004a7e:	01 c8       	ld.ub	r8,r0[0x4]
80004a80:	59 4a       	cp.w	r10,20
80004a82:	e0 8b 00 04 	brhi	80004a8a <_malloc_r+0x172>
80004a86:	2a 5a       	sub	r10,-91
80004a88:	c1 a8       	rjmp	80004abc <_malloc_r+0x1a4>
80004a8a:	e0 4a 00 54 	cp.w	r10,84
80004a8e:	e0 8b 00 06 	brhi	80004a9a <_malloc_r+0x182>
80004a92:	f2 0a 16 0c 	lsr	r10,r9,0xc
80004a96:	29 2a       	sub	r10,-110
80004a98:	c1 28       	rjmp	80004abc <_malloc_r+0x1a4>
80004a9a:	e0 4a 01 54 	cp.w	r10,340
80004a9e:	e0 8b 00 06 	brhi	80004aaa <_malloc_r+0x192>
80004aa2:	f2 0a 16 0f 	lsr	r10,r9,0xf
80004aa6:	28 9a       	sub	r10,-119
80004aa8:	c0 a8       	rjmp	80004abc <_malloc_r+0x1a4>
80004aaa:	e0 4a 05 54 	cp.w	r10,1364
80004aae:	e0 88 00 04 	brls	80004ab6 <_malloc_r+0x19e>
80004ab2:	37 ea       	mov	r10,126
80004ab4:	c0 48       	rjmp	80004abc <_malloc_r+0x1a4>
80004ab6:	f2 0a 16 12 	lsr	r10,r9,0x12
80004aba:	28 4a       	sub	r10,-124
80004abc:	4c 7b       	lddpc	r11,80004bd8 <_malloc_r+0x2c0>
80004abe:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80004ac2:	68 28       	ld.w	r8,r4[0x8]
80004ac4:	08 38       	cp.w	r8,r4
80004ac6:	c0 e1       	brne	80004ae2 <_malloc_r+0x1ca>
80004ac8:	76 19       	ld.w	r9,r11[0x4]
80004aca:	a3 4a       	asr	r10,0x2
80004acc:	30 1e       	mov	lr,1
80004ace:	fc 0a 09 4a 	lsl	r10,lr,r10
80004ad2:	f3 ea 10 0a 	or	r10,r9,r10
80004ad6:	10 99       	mov	r9,r8
80004ad8:	97 1a       	st.w	r11[0x4],r10
80004ada:	c0 a8       	rjmp	80004aee <_malloc_r+0x1d6>
80004adc:	70 28       	ld.w	r8,r8[0x8]
80004ade:	08 38       	cp.w	r8,r4
80004ae0:	c0 60       	breq	80004aec <_malloc_r+0x1d4>
80004ae2:	70 1a       	ld.w	r10,r8[0x4]
80004ae4:	e0 1a ff fc 	andl	r10,0xfffc
80004ae8:	14 39       	cp.w	r9,r10
80004aea:	cf 93       	brcs	80004adc <_malloc_r+0x1c4>
80004aec:	70 39       	ld.w	r9,r8[0xc]
80004aee:	8d 39       	st.w	r6[0xc],r9
80004af0:	8d 28       	st.w	r6[0x8],r8
80004af2:	91 36       	st.w	r8[0xc],r6
80004af4:	93 26       	st.w	r9[0x8],r6
80004af6:	e6 08 14 02 	asr	r8,r3,0x2
80004afa:	30 1b       	mov	r11,1
80004afc:	4b 74       	lddpc	r4,80004bd8 <_malloc_r+0x2c0>
80004afe:	f6 08 09 4b 	lsl	r11,r11,r8
80004b02:	68 18       	ld.w	r8,r4[0x4]
80004b04:	10 3b       	cp.w	r11,r8
80004b06:	e0 8b 00 6b 	brhi	80004bdc <_malloc_r+0x2c4>
80004b0a:	f7 e8 00 09 	and	r9,r11,r8
80004b0e:	c0 b1       	brne	80004b24 <_malloc_r+0x20c>
80004b10:	e0 13 ff fc 	andl	r3,0xfffc
80004b14:	a1 7b       	lsl	r11,0x1
80004b16:	2f c3       	sub	r3,-4
80004b18:	c0 38       	rjmp	80004b1e <_malloc_r+0x206>
80004b1a:	2f c3       	sub	r3,-4
80004b1c:	a1 7b       	lsl	r11,0x1
80004b1e:	f7 e8 00 09 	and	r9,r11,r8
80004b22:	cf c0       	breq	80004b1a <_malloc_r+0x202>
80004b24:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80004b28:	06 92       	mov	r2,r3
80004b2a:	1c 91       	mov	r1,lr
80004b2c:	62 36       	ld.w	r6,r1[0xc]
80004b2e:	c2 d8       	rjmp	80004b88 <_malloc_r+0x270>
80004b30:	6c 1a       	ld.w	r10,r6[0x4]
80004b32:	e0 1a ff fc 	andl	r10,0xfffc
80004b36:	f4 07 01 08 	sub	r8,r10,r7
80004b3a:	58 f8       	cp.w	r8,15
80004b3c:	e0 8a 00 15 	brle	80004b66 <_malloc_r+0x24e>
80004b40:	6c 3a       	ld.w	r10,r6[0xc]
80004b42:	6c 29       	ld.w	r9,r6[0x8]
80004b44:	95 29       	st.w	r10[0x8],r9
80004b46:	93 3a       	st.w	r9[0xc],r10
80004b48:	0e 99       	mov	r9,r7
80004b4a:	ec 07 00 07 	add	r7,r6,r7
80004b4e:	a1 a9       	sbr	r9,0x0
80004b50:	99 37       	st.w	r12[0xc],r7
80004b52:	99 27       	st.w	r12[0x8],r7
80004b54:	8d 19       	st.w	r6[0x4],r9
80004b56:	ee 08 09 08 	st.w	r7[r8],r8
80004b5a:	8f 2c       	st.w	r7[0x8],r12
80004b5c:	8f 3c       	st.w	r7[0xc],r12
80004b5e:	a1 a8       	sbr	r8,0x0
80004b60:	0a 9c       	mov	r12,r5
80004b62:	8f 18       	st.w	r7[0x4],r8
80004b64:	c0 d8       	rjmp	80004b7e <_malloc_r+0x266>
80004b66:	6c 39       	ld.w	r9,r6[0xc]
80004b68:	58 08       	cp.w	r8,0
80004b6a:	c0 e5       	brlt	80004b86 <_malloc_r+0x26e>
80004b6c:	ec 0a 00 0a 	add	r10,r6,r10
80004b70:	74 18       	ld.w	r8,r10[0x4]
80004b72:	a1 a8       	sbr	r8,0x0
80004b74:	0a 9c       	mov	r12,r5
80004b76:	95 18       	st.w	r10[0x4],r8
80004b78:	6c 28       	ld.w	r8,r6[0x8]
80004b7a:	93 28       	st.w	r9[0x8],r8
80004b7c:	91 39       	st.w	r8[0xc],r9
80004b7e:	ce 9c       	rcall	80004d50 <__malloc_unlock>
80004b80:	ec cc ff f8 	sub	r12,r6,-8
80004b84:	d8 32       	popm	r0-r7,pc
80004b86:	12 96       	mov	r6,r9
80004b88:	02 36       	cp.w	r6,r1
80004b8a:	cd 31       	brne	80004b30 <_malloc_r+0x218>
80004b8c:	2f f2       	sub	r2,-1
80004b8e:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80004b92:	c0 30       	breq	80004b98 <_malloc_r+0x280>
80004b94:	2f 81       	sub	r1,-8
80004b96:	cc bb       	rjmp	80004b2c <_malloc_r+0x214>
80004b98:	1c 98       	mov	r8,lr
80004b9a:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80004b9e:	c0 81       	brne	80004bae <_malloc_r+0x296>
80004ba0:	68 19       	ld.w	r9,r4[0x4]
80004ba2:	f6 08 11 ff 	rsub	r8,r11,-1
80004ba6:	f3 e8 00 08 	and	r8,r9,r8
80004baa:	89 18       	st.w	r4[0x4],r8
80004bac:	c0 78       	rjmp	80004bba <_malloc_r+0x2a2>
80004bae:	f0 c9 00 08 	sub	r9,r8,8
80004bb2:	20 13       	sub	r3,1
80004bb4:	70 08       	ld.w	r8,r8[0x0]
80004bb6:	12 38       	cp.w	r8,r9
80004bb8:	cf 10       	breq	80004b9a <_malloc_r+0x282>
80004bba:	a1 7b       	lsl	r11,0x1
80004bbc:	68 18       	ld.w	r8,r4[0x4]
80004bbe:	10 3b       	cp.w	r11,r8
80004bc0:	e0 8b 00 0e 	brhi	80004bdc <_malloc_r+0x2c4>
80004bc4:	58 0b       	cp.w	r11,0
80004bc6:	c0 b0       	breq	80004bdc <_malloc_r+0x2c4>
80004bc8:	04 93       	mov	r3,r2
80004bca:	c0 38       	rjmp	80004bd0 <_malloc_r+0x2b8>
80004bcc:	2f c3       	sub	r3,-4
80004bce:	a1 7b       	lsl	r11,0x1
80004bd0:	f7 e8 00 09 	and	r9,r11,r8
80004bd4:	ca 81       	brne	80004b24 <_malloc_r+0x20c>
80004bd6:	cf bb       	rjmp	80004bcc <_malloc_r+0x2b4>
80004bd8:	00 00       	add	r0,r0
80004bda:	01 c8       	ld.ub	r8,r0[0x4]
80004bdc:	68 23       	ld.w	r3,r4[0x8]
80004bde:	66 12       	ld.w	r2,r3[0x4]
80004be0:	e0 12 ff fc 	andl	r2,0xfffc
80004be4:	0e 32       	cp.w	r2,r7
80004be6:	5f 39       	srlo	r9
80004be8:	e4 07 01 08 	sub	r8,r2,r7
80004bec:	58 f8       	cp.w	r8,15
80004bee:	5f aa       	srle	r10
80004bf0:	f5 e9 10 09 	or	r9,r10,r9
80004bf4:	e0 80 00 98 	breq	80004d24 <_malloc_r+0x40c>
80004bf8:	4c 68       	lddpc	r8,80004d10 <_malloc_r+0x3f8>
80004bfa:	70 01       	ld.w	r1,r8[0x0]
80004bfc:	4c 68       	lddpc	r8,80004d14 <_malloc_r+0x3fc>
80004bfe:	2f 01       	sub	r1,-16
80004c00:	70 08       	ld.w	r8,r8[0x0]
80004c02:	0e 01       	add	r1,r7
80004c04:	5b f8       	cp.w	r8,-1
80004c06:	c0 40       	breq	80004c0e <_malloc_r+0x2f6>
80004c08:	28 11       	sub	r1,-127
80004c0a:	e0 11 ff 80 	andl	r1,0xff80
80004c0e:	02 9b       	mov	r11,r1
80004c10:	0a 9c       	mov	r12,r5
80004c12:	ca 1c       	rcall	80004d54 <_sbrk_r>
80004c14:	18 96       	mov	r6,r12
80004c16:	5b fc       	cp.w	r12,-1
80004c18:	c6 d0       	breq	80004cf2 <_malloc_r+0x3da>
80004c1a:	e6 02 00 08 	add	r8,r3,r2
80004c1e:	10 3c       	cp.w	r12,r8
80004c20:	c0 32       	brcc	80004c26 <_malloc_r+0x30e>
80004c22:	08 33       	cp.w	r3,r4
80004c24:	c6 71       	brne	80004cf2 <_malloc_r+0x3da>
80004c26:	4b da       	lddpc	r10,80004d18 <_malloc_r+0x400>
80004c28:	74 09       	ld.w	r9,r10[0x0]
80004c2a:	e2 09 00 09 	add	r9,r1,r9
80004c2e:	95 09       	st.w	r10[0x0],r9
80004c30:	10 36       	cp.w	r6,r8
80004c32:	c0 a1       	brne	80004c46 <_malloc_r+0x32e>
80004c34:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80004c38:	c0 71       	brne	80004c46 <_malloc_r+0x32e>
80004c3a:	e2 02 00 02 	add	r2,r1,r2
80004c3e:	68 28       	ld.w	r8,r4[0x8]
80004c40:	a1 a2       	sbr	r2,0x0
80004c42:	91 12       	st.w	r8[0x4],r2
80004c44:	c4 b8       	rjmp	80004cda <_malloc_r+0x3c2>
80004c46:	4b 4a       	lddpc	r10,80004d14 <_malloc_r+0x3fc>
80004c48:	74 0b       	ld.w	r11,r10[0x0]
80004c4a:	5b fb       	cp.w	r11,-1
80004c4c:	c0 31       	brne	80004c52 <_malloc_r+0x33a>
80004c4e:	95 06       	st.w	r10[0x0],r6
80004c50:	c0 68       	rjmp	80004c5c <_malloc_r+0x344>
80004c52:	ec 09 00 09 	add	r9,r6,r9
80004c56:	4b 1a       	lddpc	r10,80004d18 <_malloc_r+0x400>
80004c58:	10 19       	sub	r9,r8
80004c5a:	95 09       	st.w	r10[0x0],r9
80004c5c:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80004c60:	f0 09 11 08 	rsub	r9,r8,8
80004c64:	58 08       	cp.w	r8,0
80004c66:	f2 08 17 10 	movne	r8,r9
80004c6a:	ed d8 e1 06 	addne	r6,r6,r8
80004c6e:	28 08       	sub	r8,-128
80004c70:	ec 01 00 01 	add	r1,r6,r1
80004c74:	0a 9c       	mov	r12,r5
80004c76:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80004c7a:	f0 01 01 01 	sub	r1,r8,r1
80004c7e:	02 9b       	mov	r11,r1
80004c80:	c6 ac       	rcall	80004d54 <_sbrk_r>
80004c82:	4a 68       	lddpc	r8,80004d18 <_malloc_r+0x400>
80004c84:	5b fc       	cp.w	r12,-1
80004c86:	ec 0c 17 00 	moveq	r12,r6
80004c8a:	f9 b1 00 00 	moveq	r1,0
80004c8e:	70 09       	ld.w	r9,r8[0x0]
80004c90:	0c 1c       	sub	r12,r6
80004c92:	89 26       	st.w	r4[0x8],r6
80004c94:	02 0c       	add	r12,r1
80004c96:	12 01       	add	r1,r9
80004c98:	a1 ac       	sbr	r12,0x0
80004c9a:	91 01       	st.w	r8[0x0],r1
80004c9c:	8d 1c       	st.w	r6[0x4],r12
80004c9e:	08 33       	cp.w	r3,r4
80004ca0:	c1 d0       	breq	80004cda <_malloc_r+0x3c2>
80004ca2:	58 f2       	cp.w	r2,15
80004ca4:	e0 8b 00 05 	brhi	80004cae <_malloc_r+0x396>
80004ca8:	30 18       	mov	r8,1
80004caa:	8d 18       	st.w	r6[0x4],r8
80004cac:	c2 38       	rjmp	80004cf2 <_malloc_r+0x3da>
80004cae:	30 59       	mov	r9,5
80004cb0:	20 c2       	sub	r2,12
80004cb2:	e0 12 ff f8 	andl	r2,0xfff8
80004cb6:	e6 02 00 08 	add	r8,r3,r2
80004cba:	91 29       	st.w	r8[0x8],r9
80004cbc:	91 19       	st.w	r8[0x4],r9
80004cbe:	66 18       	ld.w	r8,r3[0x4]
80004cc0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004cc4:	e5 e8 10 08 	or	r8,r2,r8
80004cc8:	87 18       	st.w	r3[0x4],r8
80004cca:	58 f2       	cp.w	r2,15
80004ccc:	e0 88 00 07 	brls	80004cda <_malloc_r+0x3c2>
80004cd0:	e6 cb ff f8 	sub	r11,r3,-8
80004cd4:	0a 9c       	mov	r12,r5
80004cd6:	fe b0 fd 2d 	rcall	80004730 <_free_r>
80004cda:	49 19       	lddpc	r9,80004d1c <_malloc_r+0x404>
80004cdc:	72 0a       	ld.w	r10,r9[0x0]
80004cde:	48 f8       	lddpc	r8,80004d18 <_malloc_r+0x400>
80004ce0:	70 08       	ld.w	r8,r8[0x0]
80004ce2:	14 38       	cp.w	r8,r10
80004ce4:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80004ce8:	48 e9       	lddpc	r9,80004d20 <_malloc_r+0x408>
80004cea:	72 0a       	ld.w	r10,r9[0x0]
80004cec:	14 38       	cp.w	r8,r10
80004cee:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80004cf2:	68 28       	ld.w	r8,r4[0x8]
80004cf4:	70 18       	ld.w	r8,r8[0x4]
80004cf6:	e0 18 ff fc 	andl	r8,0xfffc
80004cfa:	0e 38       	cp.w	r8,r7
80004cfc:	5f 39       	srlo	r9
80004cfe:	0e 18       	sub	r8,r7
80004d00:	58 f8       	cp.w	r8,15
80004d02:	5f aa       	srle	r10
80004d04:	f5 e9 10 09 	or	r9,r10,r9
80004d08:	c0 e0       	breq	80004d24 <_malloc_r+0x40c>
80004d0a:	0a 9c       	mov	r12,r5
80004d0c:	c2 2c       	rcall	80004d50 <__malloc_unlock>
80004d0e:	d8 3a       	popm	r0-r7,pc,r12=0
80004d10:	00 00       	add	r0,r0
80004d12:	0c 68       	and	r8,r6
80004d14:	00 00       	add	r0,r0
80004d16:	05 d4       	ld.ub	r4,r2[0x5]
80004d18:	00 00       	add	r0,r0
80004d1a:	0c 6c       	and	r12,r6
80004d1c:	00 00       	add	r0,r0
80004d1e:	0c 64       	and	r4,r6
80004d20:	00 00       	add	r0,r0
80004d22:	0c 60       	and	r0,r6
80004d24:	68 26       	ld.w	r6,r4[0x8]
80004d26:	a1 a8       	sbr	r8,0x0
80004d28:	0e 99       	mov	r9,r7
80004d2a:	a1 a9       	sbr	r9,0x0
80004d2c:	8d 19       	st.w	r6[0x4],r9
80004d2e:	ec 07 00 07 	add	r7,r6,r7
80004d32:	0a 9c       	mov	r12,r5
80004d34:	89 27       	st.w	r4[0x8],r7
80004d36:	8f 18       	st.w	r7[0x4],r8
80004d38:	c0 cc       	rcall	80004d50 <__malloc_unlock>
80004d3a:	ec cc ff f8 	sub	r12,r6,-8
80004d3e:	d8 32       	popm	r0-r7,pc

80004d40 <memset>:
80004d40:	18 98       	mov	r8,r12
80004d42:	c0 38       	rjmp	80004d48 <memset+0x8>
80004d44:	10 cb       	st.b	r8++,r11
80004d46:	20 1a       	sub	r10,1
80004d48:	58 0a       	cp.w	r10,0
80004d4a:	cf d1       	brne	80004d44 <memset+0x4>
80004d4c:	5e fc       	retal	r12

80004d4e <__malloc_lock>:
80004d4e:	5e fc       	retal	r12

80004d50 <__malloc_unlock>:
80004d50:	5e fc       	retal	r12
80004d52:	d7 03       	nop

80004d54 <_sbrk_r>:
80004d54:	d4 21       	pushm	r4-r7,lr
80004d56:	30 08       	mov	r8,0
80004d58:	18 97       	mov	r7,r12
80004d5a:	48 66       	lddpc	r6,80004d70 <_sbrk_r+0x1c>
80004d5c:	16 9c       	mov	r12,r11
80004d5e:	8d 08       	st.w	r6[0x0],r8
80004d60:	c5 ac       	rcall	80004e14 <_sbrk>
80004d62:	5b fc       	cp.w	r12,-1
80004d64:	c0 51       	brne	80004d6e <_sbrk_r+0x1a>
80004d66:	6c 08       	ld.w	r8,r6[0x0]
80004d68:	58 08       	cp.w	r8,0
80004d6a:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004d6e:	d8 22       	popm	r4-r7,pc
80004d70:	00 00       	add	r0,r0
80004d72:	0c c4       	st.b	r6++,r4

80004d74 <__sclose>:
80004d74:	d4 01       	pushm	lr
80004d76:	96 7b       	ld.sh	r11,r11[0xe]
80004d78:	c8 0c       	rcall	80004e78 <_close_r>
80004d7a:	d8 02       	popm	pc

80004d7c <__sseek>:
80004d7c:	d4 21       	pushm	r4-r7,lr
80004d7e:	16 97       	mov	r7,r11
80004d80:	96 7b       	ld.sh	r11,r11[0xe]
80004d82:	cf 7c       	rcall	80004f70 <_lseek_r>
80004d84:	8e 68       	ld.sh	r8,r7[0xc]
80004d86:	10 99       	mov	r9,r8
80004d88:	ad c8       	cbr	r8,0xc
80004d8a:	ad a9       	sbr	r9,0xc
80004d8c:	5b fc       	cp.w	r12,-1
80004d8e:	ef f8 0c 06 	st.heq	r7[0xc],r8
80004d92:	ef f9 1c 06 	st.hne	r7[0xc],r9
80004d96:	ef fc 1a 15 	st.wne	r7[0x54],r12
80004d9a:	d8 22       	popm	r4-r7,pc

80004d9c <__swrite>:
80004d9c:	d4 21       	pushm	r4-r7,lr
80004d9e:	96 68       	ld.sh	r8,r11[0xc]
80004da0:	16 97       	mov	r7,r11
80004da2:	14 95       	mov	r5,r10
80004da4:	12 94       	mov	r4,r9
80004da6:	e2 18 01 00 	andl	r8,0x100,COH
80004daa:	18 96       	mov	r6,r12
80004dac:	c0 50       	breq	80004db6 <__swrite+0x1a>
80004dae:	30 29       	mov	r9,2
80004db0:	30 0a       	mov	r10,0
80004db2:	96 7b       	ld.sh	r11,r11[0xe]
80004db4:	cd ec       	rcall	80004f70 <_lseek_r>
80004db6:	8e 68       	ld.sh	r8,r7[0xc]
80004db8:	ad c8       	cbr	r8,0xc
80004dba:	08 99       	mov	r9,r4
80004dbc:	0a 9a       	mov	r10,r5
80004dbe:	8e 7b       	ld.sh	r11,r7[0xe]
80004dc0:	0c 9c       	mov	r12,r6
80004dc2:	ae 68       	st.h	r7[0xc],r8
80004dc4:	c4 6c       	rcall	80004e50 <_write_r>
80004dc6:	d8 22       	popm	r4-r7,pc

80004dc8 <__sread>:
80004dc8:	d4 21       	pushm	r4-r7,lr
80004dca:	16 97       	mov	r7,r11
80004dcc:	96 7b       	ld.sh	r11,r11[0xe]
80004dce:	ce 5c       	rcall	80004f98 <_read_r>
80004dd0:	c0 65       	brlt	80004ddc <__sread+0x14>
80004dd2:	6f 58       	ld.w	r8,r7[0x54]
80004dd4:	18 08       	add	r8,r12
80004dd6:	ef 48 00 54 	st.w	r7[84],r8
80004dda:	d8 22       	popm	r4-r7,pc
80004ddc:	8e 68       	ld.sh	r8,r7[0xc]
80004dde:	ad c8       	cbr	r8,0xc
80004de0:	ae 68       	st.h	r7[0xc],r8
80004de2:	d8 22       	popm	r4-r7,pc

80004de4 <_close>:
80004de4:	30 28       	mov	r8,2
80004de6:	d6 73       	breakpoint
80004de8:	3f fc       	mov	r12,-1
80004dea:	35 8b       	mov	r11,88
80004dec:	58 0c       	cp.w	r12,0
80004dee:	5e 4c       	retge	r12
80004df0:	48 2a       	lddpc	r10,80004df8 <_close+0x14>
80004df2:	95 0b       	st.w	r10[0x0],r11
80004df4:	5e fc       	retal	r12
80004df6:	d7 03       	nop
80004df8:	00 00       	add	r0,r0
80004dfa:	0c c4       	st.b	r6++,r4

80004dfc <_lseek>:
80004dfc:	30 58       	mov	r8,5
80004dfe:	d6 73       	breakpoint
80004e00:	3f fc       	mov	r12,-1
80004e02:	35 8b       	mov	r11,88
80004e04:	58 0c       	cp.w	r12,0
80004e06:	5e 4c       	retge	r12
80004e08:	48 2a       	lddpc	r10,80004e10 <_lseek+0x14>
80004e0a:	95 0b       	st.w	r10[0x0],r11
80004e0c:	5e fc       	retal	r12
80004e0e:	d7 03       	nop
80004e10:	00 00       	add	r0,r0
80004e12:	0c c4       	st.b	r6++,r4

80004e14 <_sbrk>:
80004e14:	d4 01       	pushm	lr
80004e16:	48 c8       	lddpc	r8,80004e44 <_sbrk+0x30>
80004e18:	70 09       	ld.w	r9,r8[0x0]
80004e1a:	58 09       	cp.w	r9,0
80004e1c:	c0 31       	brne	80004e22 <_sbrk+0xe>
80004e1e:	48 b9       	lddpc	r9,80004e48 <_sbrk+0x34>
80004e20:	91 09       	st.w	r8[0x0],r9
80004e22:	48 99       	lddpc	r9,80004e44 <_sbrk+0x30>
80004e24:	48 aa       	lddpc	r10,80004e4c <_sbrk+0x38>
80004e26:	72 08       	ld.w	r8,r9[0x0]
80004e28:	f0 0c 00 0c 	add	r12,r8,r12
80004e2c:	14 3c       	cp.w	r12,r10
80004e2e:	e0 8b 00 04 	brhi	80004e36 <_sbrk+0x22>
80004e32:	93 0c       	st.w	r9[0x0],r12
80004e34:	c0 58       	rjmp	80004e3e <_sbrk+0x2a>
80004e36:	c3 1c       	rcall	80004e98 <__errno>
80004e38:	30 c8       	mov	r8,12
80004e3a:	99 08       	st.w	r12[0x0],r8
80004e3c:	3f f8       	mov	r8,-1
80004e3e:	10 9c       	mov	r12,r8
80004e40:	d8 02       	popm	pc
80004e42:	d7 03       	nop
80004e44:	00 00       	add	r0,r0
80004e46:	0c 94       	mov	r4,r6
80004e48:	00 00       	add	r0,r0
80004e4a:	0c c8       	st.b	r6++,r8
80004e4c:	00 00       	add	r0,r0
80004e4e:	f0 00       	*unknown*

80004e50 <_write_r>:
80004e50:	d4 21       	pushm	r4-r7,lr
80004e52:	16 98       	mov	r8,r11
80004e54:	18 97       	mov	r7,r12
80004e56:	10 9c       	mov	r12,r8
80004e58:	30 08       	mov	r8,0
80004e5a:	14 9b       	mov	r11,r10
80004e5c:	48 66       	lddpc	r6,80004e74 <_write_r+0x24>
80004e5e:	12 9a       	mov	r10,r9
80004e60:	8d 08       	st.w	r6[0x0],r8
80004e62:	fe b0 f8 5b 	rcall	80003f18 <_write>
80004e66:	5b fc       	cp.w	r12,-1
80004e68:	c0 51       	brne	80004e72 <_write_r+0x22>
80004e6a:	6c 08       	ld.w	r8,r6[0x0]
80004e6c:	58 08       	cp.w	r8,0
80004e6e:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004e72:	d8 22       	popm	r4-r7,pc
80004e74:	00 00       	add	r0,r0
80004e76:	0c c4       	st.b	r6++,r4

80004e78 <_close_r>:
80004e78:	d4 21       	pushm	r4-r7,lr
80004e7a:	30 08       	mov	r8,0
80004e7c:	18 97       	mov	r7,r12
80004e7e:	48 66       	lddpc	r6,80004e94 <_close_r+0x1c>
80004e80:	16 9c       	mov	r12,r11
80004e82:	8d 08       	st.w	r6[0x0],r8
80004e84:	cb 0f       	rcall	80004de4 <_close>
80004e86:	5b fc       	cp.w	r12,-1
80004e88:	c0 51       	brne	80004e92 <_close_r+0x1a>
80004e8a:	6c 08       	ld.w	r8,r6[0x0]
80004e8c:	58 08       	cp.w	r8,0
80004e8e:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004e92:	d8 22       	popm	r4-r7,pc
80004e94:	00 00       	add	r0,r0
80004e96:	0c c4       	st.b	r6++,r4

80004e98 <__errno>:
80004e98:	48 28       	lddpc	r8,80004ea0 <__errno+0x8>
80004e9a:	70 0c       	ld.w	r12,r8[0x0]
80004e9c:	2f 4c       	sub	r12,-12
80004e9e:	5e fc       	retal	r12
80004ea0:	00 00       	add	r0,r0
80004ea2:	01 c4       	ld.ub	r4,r0[0x4]

80004ea4 <_fclose_r>:
80004ea4:	d4 21       	pushm	r4-r7,lr
80004ea6:	18 96       	mov	r6,r12
80004ea8:	16 97       	mov	r7,r11
80004eaa:	58 0b       	cp.w	r11,0
80004eac:	c0 31       	brne	80004eb2 <_fclose_r+0xe>
80004eae:	16 95       	mov	r5,r11
80004eb0:	c5 08       	rjmp	80004f50 <_fclose_r+0xac>
80004eb2:	fe b0 fb 4f 	rcall	80004550 <__sfp_lock_acquire>
80004eb6:	58 06       	cp.w	r6,0
80004eb8:	c0 70       	breq	80004ec6 <_fclose_r+0x22>
80004eba:	6c 68       	ld.w	r8,r6[0x18]
80004ebc:	58 08       	cp.w	r8,0
80004ebe:	c0 41       	brne	80004ec6 <_fclose_r+0x22>
80004ec0:	0c 9c       	mov	r12,r6
80004ec2:	fe b0 fb 9b 	rcall	800045f8 <__sinit>
80004ec6:	4a 48       	lddpc	r8,80004f54 <_fclose_r+0xb0>
80004ec8:	10 37       	cp.w	r7,r8
80004eca:	c0 31       	brne	80004ed0 <_fclose_r+0x2c>
80004ecc:	6c 07       	ld.w	r7,r6[0x0]
80004ece:	c0 a8       	rjmp	80004ee2 <_fclose_r+0x3e>
80004ed0:	4a 28       	lddpc	r8,80004f58 <_fclose_r+0xb4>
80004ed2:	10 37       	cp.w	r7,r8
80004ed4:	c0 31       	brne	80004eda <_fclose_r+0x36>
80004ed6:	6c 17       	ld.w	r7,r6[0x4]
80004ed8:	c0 58       	rjmp	80004ee2 <_fclose_r+0x3e>
80004eda:	4a 18       	lddpc	r8,80004f5c <_fclose_r+0xb8>
80004edc:	10 37       	cp.w	r7,r8
80004ede:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80004ee2:	8e 69       	ld.sh	r9,r7[0xc]
80004ee4:	30 08       	mov	r8,0
80004ee6:	f0 09 19 00 	cp.h	r9,r8
80004eea:	c0 51       	brne	80004ef4 <_fclose_r+0x50>
80004eec:	fe b0 fb 33 	rcall	80004552 <__sfp_lock_release>
80004ef0:	30 05       	mov	r5,0
80004ef2:	c2 f8       	rjmp	80004f50 <_fclose_r+0xac>
80004ef4:	0e 9b       	mov	r11,r7
80004ef6:	0c 9c       	mov	r12,r6
80004ef8:	fe b0 fa a4 	rcall	80004440 <_fflush_r>
80004efc:	6e c8       	ld.w	r8,r7[0x30]
80004efe:	18 95       	mov	r5,r12
80004f00:	58 08       	cp.w	r8,0
80004f02:	c0 60       	breq	80004f0e <_fclose_r+0x6a>
80004f04:	6e 8b       	ld.w	r11,r7[0x20]
80004f06:	0c 9c       	mov	r12,r6
80004f08:	5d 18       	icall	r8
80004f0a:	f9 b5 05 ff 	movlt	r5,-1
80004f0e:	8e 68       	ld.sh	r8,r7[0xc]
80004f10:	ed b8 00 07 	bld	r8,0x7
80004f14:	c0 51       	brne	80004f1e <_fclose_r+0x7a>
80004f16:	6e 4b       	ld.w	r11,r7[0x10]
80004f18:	0c 9c       	mov	r12,r6
80004f1a:	fe b0 fc 0b 	rcall	80004730 <_free_r>
80004f1e:	6e db       	ld.w	r11,r7[0x34]
80004f20:	58 0b       	cp.w	r11,0
80004f22:	c0 a0       	breq	80004f36 <_fclose_r+0x92>
80004f24:	ee c8 ff bc 	sub	r8,r7,-68
80004f28:	10 3b       	cp.w	r11,r8
80004f2a:	c0 40       	breq	80004f32 <_fclose_r+0x8e>
80004f2c:	0c 9c       	mov	r12,r6
80004f2e:	fe b0 fc 01 	rcall	80004730 <_free_r>
80004f32:	30 08       	mov	r8,0
80004f34:	8f d8       	st.w	r7[0x34],r8
80004f36:	6f 2b       	ld.w	r11,r7[0x48]
80004f38:	58 0b       	cp.w	r11,0
80004f3a:	c0 70       	breq	80004f48 <_fclose_r+0xa4>
80004f3c:	0c 9c       	mov	r12,r6
80004f3e:	fe b0 fb f9 	rcall	80004730 <_free_r>
80004f42:	30 08       	mov	r8,0
80004f44:	ef 48 00 48 	st.w	r7[72],r8
80004f48:	30 08       	mov	r8,0
80004f4a:	ae 68       	st.h	r7[0xc],r8
80004f4c:	fe b0 fb 03 	rcall	80004552 <__sfp_lock_release>
80004f50:	0a 9c       	mov	r12,r5
80004f52:	d8 22       	popm	r4-r7,pc
80004f54:	80 00       	ld.sh	r0,r0[0x0]
80004f56:	52 f8       	stdsp	sp[0xbc],r8
80004f58:	80 00       	ld.sh	r0,r0[0x0]
80004f5a:	53 18       	stdsp	sp[0xc4],r8
80004f5c:	80 00       	ld.sh	r0,r0[0x0]
80004f5e:	53 38       	stdsp	sp[0xcc],r8

80004f60 <fclose>:
80004f60:	d4 01       	pushm	lr
80004f62:	48 38       	lddpc	r8,80004f6c <fclose+0xc>
80004f64:	18 9b       	mov	r11,r12
80004f66:	70 0c       	ld.w	r12,r8[0x0]
80004f68:	c9 ef       	rcall	80004ea4 <_fclose_r>
80004f6a:	d8 02       	popm	pc
80004f6c:	00 00       	add	r0,r0
80004f6e:	01 c4       	ld.ub	r4,r0[0x4]

80004f70 <_lseek_r>:
80004f70:	d4 21       	pushm	r4-r7,lr
80004f72:	16 98       	mov	r8,r11
80004f74:	18 97       	mov	r7,r12
80004f76:	10 9c       	mov	r12,r8
80004f78:	30 08       	mov	r8,0
80004f7a:	14 9b       	mov	r11,r10
80004f7c:	48 66       	lddpc	r6,80004f94 <_lseek_r+0x24>
80004f7e:	12 9a       	mov	r10,r9
80004f80:	8d 08       	st.w	r6[0x0],r8
80004f82:	c3 df       	rcall	80004dfc <_lseek>
80004f84:	5b fc       	cp.w	r12,-1
80004f86:	c0 51       	brne	80004f90 <_lseek_r+0x20>
80004f88:	6c 08       	ld.w	r8,r6[0x0]
80004f8a:	58 08       	cp.w	r8,0
80004f8c:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004f90:	d8 22       	popm	r4-r7,pc
80004f92:	d7 03       	nop
80004f94:	00 00       	add	r0,r0
80004f96:	0c c4       	st.b	r6++,r4

80004f98 <_read_r>:
80004f98:	d4 21       	pushm	r4-r7,lr
80004f9a:	16 98       	mov	r8,r11
80004f9c:	18 97       	mov	r7,r12
80004f9e:	10 9c       	mov	r12,r8
80004fa0:	30 08       	mov	r8,0
80004fa2:	14 9b       	mov	r11,r10
80004fa4:	48 66       	lddpc	r6,80004fbc <_read_r+0x24>
80004fa6:	12 9a       	mov	r10,r9
80004fa8:	8d 08       	st.w	r6[0x0],r8
80004faa:	fe b0 f7 29 	rcall	80003dfc <_read>
80004fae:	5b fc       	cp.w	r12,-1
80004fb0:	c0 51       	brne	80004fba <_read_r+0x22>
80004fb2:	6c 08       	ld.w	r8,r6[0x0]
80004fb4:	58 08       	cp.w	r8,0
80004fb6:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004fba:	d8 22       	popm	r4-r7,pc
80004fbc:	00 00       	add	r0,r0
80004fbe:	0c c4       	st.b	r6++,r4

Disassembly of section .exception:

80005000 <_evba>:
80005000:	c0 08       	rjmp	80005000 <_evba>
	...

80005004 <_handle_TLB_Multiple_Hit>:
80005004:	c0 08       	rjmp	80005004 <_handle_TLB_Multiple_Hit>
	...

80005008 <_handle_Bus_Error_Data_Fetch>:
80005008:	c0 08       	rjmp	80005008 <_handle_Bus_Error_Data_Fetch>
	...

8000500c <_handle_Bus_Error_Instruction_Fetch>:
8000500c:	c0 08       	rjmp	8000500c <_handle_Bus_Error_Instruction_Fetch>
	...

80005010 <_handle_NMI>:
80005010:	c0 08       	rjmp	80005010 <_handle_NMI>
	...

80005014 <_handle_Instruction_Address>:
80005014:	c0 08       	rjmp	80005014 <_handle_Instruction_Address>
	...

80005018 <_handle_ITLB_Protection>:
80005018:	c0 08       	rjmp	80005018 <_handle_ITLB_Protection>
	...

8000501c <_handle_Breakpoint>:
8000501c:	c0 08       	rjmp	8000501c <_handle_Breakpoint>
	...

80005020 <_handle_Illegal_Opcode>:
80005020:	c0 08       	rjmp	80005020 <_handle_Illegal_Opcode>
	...

80005024 <_handle_Unimplemented_Instruction>:
80005024:	c0 08       	rjmp	80005024 <_handle_Unimplemented_Instruction>
	...

80005028 <_handle_Privilege_Violation>:
80005028:	c0 08       	rjmp	80005028 <_handle_Privilege_Violation>
	...

8000502c <_handle_Floating_Point>:
8000502c:	c0 08       	rjmp	8000502c <_handle_Floating_Point>
	...

80005030 <_handle_Coprocessor_Absent>:
80005030:	c0 08       	rjmp	80005030 <_handle_Coprocessor_Absent>
	...

80005034 <_handle_Data_Address_Read>:
80005034:	c0 08       	rjmp	80005034 <_handle_Data_Address_Read>
	...

80005038 <_handle_Data_Address_Write>:
80005038:	c0 08       	rjmp	80005038 <_handle_Data_Address_Write>
	...

8000503c <_handle_DTLB_Protection_Read>:
8000503c:	c0 08       	rjmp	8000503c <_handle_DTLB_Protection_Read>
	...

80005040 <_handle_DTLB_Protection_Write>:
80005040:	c0 08       	rjmp	80005040 <_handle_DTLB_Protection_Write>
	...

80005044 <_handle_DTLB_Modified>:
80005044:	c0 08       	rjmp	80005044 <_handle_DTLB_Modified>
	...

80005050 <_handle_ITLB_Miss>:
80005050:	c0 08       	rjmp	80005050 <_handle_ITLB_Miss>
	...

80005060 <_handle_DTLB_Miss_Read>:
80005060:	c0 08       	rjmp	80005060 <_handle_DTLB_Miss_Read>
	...

80005070 <_handle_DTLB_Miss_Write>:
80005070:	c0 08       	rjmp	80005070 <_handle_DTLB_Miss_Write>
	...

80005100 <_handle_Supervisor_Call>:
80005100:	c0 08       	rjmp	80005100 <_handle_Supervisor_Call>
80005102:	d7 03       	nop

80005104 <_int0>:
80005104:	30 0c       	mov	r12,0
80005106:	fe b0 e8 77 	rcall	800021f4 <_get_interrupt_handler>
8000510a:	58 0c       	cp.w	r12,0
8000510c:	f8 0f 17 10 	movne	pc,r12
80005110:	d6 03       	rete

80005112 <_int1>:
80005112:	30 1c       	mov	r12,1
80005114:	fe b0 e8 70 	rcall	800021f4 <_get_interrupt_handler>
80005118:	58 0c       	cp.w	r12,0
8000511a:	f8 0f 17 10 	movne	pc,r12
8000511e:	d6 03       	rete

80005120 <_int2>:
80005120:	30 2c       	mov	r12,2
80005122:	fe b0 e8 69 	rcall	800021f4 <_get_interrupt_handler>
80005126:	58 0c       	cp.w	r12,0
80005128:	f8 0f 17 10 	movne	pc,r12
8000512c:	d6 03       	rete

8000512e <_int3>:
8000512e:	30 3c       	mov	r12,3
80005130:	fe b0 e8 62 	rcall	800021f4 <_get_interrupt_handler>
80005134:	58 0c       	cp.w	r12,0
80005136:	f8 0f 17 10 	movne	pc,r12
8000513a:	d6 03       	rete

8000513c <ipr_val>:
8000513c:	00 00 01 04 40 00 01 12 80 00 01 20 c0 00 01 2e     ....@...... ....
8000514c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
8000515c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
8000516c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
8000517c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
8000518c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
8000519c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
800051ac:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
800051bc:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
800051cc:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
800051dc:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
800051ec:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
800051fc:	d7 03 d7 03                                         ....
