{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538576269083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538576269091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 03 09:17:48 2018 " "Processing started: Wed Oct 03 09:17:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538576269091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538576269091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lpm -c lpm " "Command: quartus_map --read_settings_files=on --write_settings_files=off lpm -c lpm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538576269091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538576269779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538576269779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lpm_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_tb-testbench " "Found design unit 1: lpm_tb-testbench" {  } { { "lpm_tb.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 4/lpm_tb.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538576281053 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_tb " "Found entity 1: lpm_tb" {  } { { "lpm_tb.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 4/lpm_tb.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538576281053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538576281053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lpm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm-SYN " "Found design unit 1: lpm-SYN" {  } { { "lpm.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 4/lpm.vhdl" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538576281057 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm " "Found entity 1: lpm" {  } { { "lpm.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 4/lpm.vhdl" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538576281057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538576281057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lpm " "Elaborating entity \"lpm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538576281110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"lpm_mult:lpm_mult_component\"" {  } { { "lpm.vhdl" "lpm_mult_component" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 4/lpm.vhdl" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538576281162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult:lpm_mult_component\"" {  } { { "lpm.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 4/lpm.vhdl" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538576281163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:lpm_mult_component " "Instantiated megafunction \"lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538576281164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538576281164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538576281164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 5 " "Parameter \"lpm_widtha\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538576281164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 7 " "Parameter \"lpm_widthb\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538576281164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 12 " "Parameter \"lpm_widthp\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538576281164 ""}  } { { "lpm.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 4/lpm.vhdl" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538576281164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_anm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_anm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_anm " "Found entity 1: mult_anm" {  } { { "db/mult_anm.tdf" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework 4/db/mult_anm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538576281219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538576281219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_anm lpm_mult:lpm_mult_component\|mult_anm:auto_generated " "Elaborating entity \"mult_anm\" for hierarchy \"lpm_mult:lpm_mult_component\|mult_anm:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538576281220 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538576281828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538576281828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538576281872 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538576281872 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1538576281872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538576281872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538576281887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 03 09:18:01 2018 " "Processing ended: Wed Oct 03 09:18:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538576281887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538576281887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538576281887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538576281887 ""}
