// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_mult_3lyr_ap_fixed_ap_fixed_config10_s (
        ap_clk,
        ap_rst,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2
);


input   ap_clk;
input   ap_rst;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;

reg   [15:0] data0_logits_0_V_reg_1090;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] data0_logits_1_V_reg_1095;
reg   [15:0] data0_logits_2_V_reg_1100;
reg   [15:0] data0_logits_3_V_reg_1105;
reg   [15:0] data0_logits_4_V_reg_1110;
reg   [15:0] data0_logits_5_V_reg_1115;
reg   [15:0] data0_logits_6_V_reg_1120;
reg   [15:0] data0_logits_7_V_reg_1125;
reg   [15:0] data0_0_V_reg_1130;
reg   [15:0] data0_1_V_reg_1135;
reg   [15:0] data0_2_V_reg_1140;
reg   [15:0] data0_3_V_reg_1145;
reg   [15:0] data0_4_V_reg_1150;
reg   [15:0] data0_5_V_reg_1155;
reg   [15:0] data0_6_V_reg_1160;
reg   [15:0] data0_7_V_reg_1165;
reg   [15:0] data1_logits_0_V_reg_1170;
reg   [15:0] data1_logits_1_V_reg_1175;
reg   [15:0] data1_logits_2_V_reg_1180;
reg   [15:0] data1_logits_3_V_reg_1185;
reg   [15:0] data1_logits_4_V_reg_1190;
reg   [15:0] data1_logits_5_V_reg_1195;
reg   [15:0] data1_logits_6_V_reg_1200;
reg   [15:0] data1_logits_7_V_reg_1205;
reg  signed [15:0] data1_0_V_reg_1210;
reg  signed [15:0] data1_1_V_reg_1216;
reg  signed [15:0] data1_2_V_reg_1223;
reg  signed [15:0] data1_3_V_reg_1231;
reg  signed [15:0] data1_4_V_reg_1237;
wire   [15:0] add_ln703_333_fu_479_p2;
reg   [15:0] add_ln703_333_reg_1244;
reg   [11:0] trunc_ln708_241_reg_1249;
reg   [15:0] trunc_ln708_242_reg_1254;
wire   [14:0] add_ln703_338_fu_555_p2;
reg   [14:0] add_ln703_338_reg_1259;
reg   [15:0] trunc_ln708_248_reg_1264;
wire   [15:0] add_ln703_348_fu_599_p2;
reg   [15:0] add_ln703_348_reg_1269;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_0;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_1;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_2;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_3;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_4;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_5;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_6;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_7;
reg    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call25;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call25;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call25;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call25;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call25;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call25;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call25;
wire    ap_block_pp0_stage0_11001_ignoreCallOp34;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_0;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_1;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_2;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_3;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_4;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_5;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_6;
wire   [15:0] grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_7;
reg    grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call7;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call7;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call7;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call7;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call7;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call7;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call7;
wire    ap_block_pp0_stage0_11001_ignoreCallOp15;
wire    call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_ready;
wire   [15:0] call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_0;
wire   [15:0] call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_1;
wire   [15:0] call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_2;
wire   [15:0] call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_3;
wire   [15:0] call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_4;
wire   [15:0] call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_5;
wire   [15:0] call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_6;
wire   [15:0] call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_7;
wire    call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_ready;
wire   [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_0;
wire   [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_1;
wire   [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_2;
wire   [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_3;
wire  signed [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_4;
wire   [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_5;
wire  signed [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_6;
wire  signed [15:0] call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_7;
wire    ap_block_pp0_stage0;
wire  signed [15:0] sext_ln1118_183_fu_358_p0;
wire  signed [23:0] mul_ln1118_170_fu_992_p2;
wire  signed [15:0] sext_ln1118_185_fu_375_p0;
wire  signed [15:0] sext_ln1118_186_fu_379_p0;
wire  signed [15:0] shl_ln1118_65_fu_383_p1;
wire   [20:0] shl_ln1118_65_fu_383_p3;
wire  signed [21:0] sext_ln1118_187_fu_391_p1;
wire   [21:0] sub_ln1118_55_fu_395_p2;
wire  signed [21:0] sext_ln1118_186_fu_379_p1;
wire   [21:0] sub_ln1118_56_fu_401_p2;
wire   [13:0] trunc_ln708_235_fu_407_p4;
wire  signed [15:0] sext_ln1118_189_fu_425_p0;
wire  signed [15:0] shl_ln1118_66_fu_429_p1;
wire   [21:0] shl_ln1118_66_fu_429_p3;
wire  signed [22:0] sext_ln1118_190_fu_437_p1;
wire   [22:0] sub_ln1118_57_fu_441_p2;
wire  signed [22:0] sext_ln1118_189_fu_425_p1;
wire   [22:0] sub_ln1118_58_fu_447_p2;
wire   [14:0] trunc_ln708_236_fu_453_p4;
wire   [15:0] trunc_ln708_234_fu_362_p4;
wire  signed [15:0] sext_ln708_100_fu_417_p1;
wire  signed [15:0] sext_ln708_101_fu_463_p1;
wire   [15:0] add_ln703_332_fu_473_p2;
wire   [15:0] add_ln703_331_fu_467_p2;
wire  signed [21:0] mul_ln1118_174_fu_999_p2;
wire   [13:0] tmp_fu_485_p4;
wire  signed [15:0] tmp_260_fu_498_p1;
wire   [8:0] tmp_260_fu_498_p4;
wire  signed [15:0] shl_ln1118_68_fu_512_p1;
wire   [18:0] shl_ln1118_68_fu_512_p3;
wire  signed [19:0] sext_ln1118_192_fu_520_p1;
wire   [19:0] sub_ln1118_59_fu_524_p2;
wire  signed [19:0] sext_ln1118_185_fu_375_p1;
wire   [19:0] sub_ln1118_60_fu_530_p2;
wire  signed [23:0] mul_ln1118_175_fu_1006_p2;
wire  signed [14:0] sext_ln708_104_fu_494_p1;
wire  signed [14:0] sext_ln1118_195_fu_508_p1;
wire  signed [23:0] mul_ln1118_180_fu_1013_p2;
wire  signed [23:0] mul_ln1118_181_fu_1020_p2;
wire  signed [15:0] trunc_ln708_250_fu_579_p1;
wire   [14:0] trunc_ln708_250_fu_579_p4;
wire  signed [15:0] sext_ln708_110_fu_589_p1;
wire   [15:0] add_ln703_347_fu_593_p2;
wire   [15:0] trunc_ln708_249_fu_570_p4;
wire  signed [23:0] mul_ln1118_fu_1027_p2;
wire  signed [23:0] mul_ln1118_168_fu_1034_p2;
wire   [20:0] shl_ln_fu_641_p3;
wire   [16:0] shl_ln1118_s_fu_652_p3;
wire  signed [21:0] sext_ln1118_178_fu_659_p1;
wire  signed [21:0] sext_ln1118_177_fu_648_p1;
wire   [21:0] sub_ln1118_fu_663_p2;
wire   [13:0] trunc_ln708_232_fu_669_p4;
wire  signed [22:0] mul_ln1118_169_fu_1041_p2;
wire   [14:0] trunc_ln708_233_fu_692_p4;
wire   [15:0] trunc_ln_fu_611_p4;
wire   [15:0] trunc_ln708_s_fu_626_p4;
wire  signed [15:0] sext_ln708_fu_679_p1;
wire  signed [15:0] sext_ln708_99_fu_701_p1;
wire   [15:0] add_ln703_329_fu_711_p2;
wire   [15:0] add_ln703_fu_705_p2;
wire   [15:0] add_ln703_330_fu_717_p2;
wire  signed [22:0] mul_ln1118_171_fu_1048_p2;
wire   [14:0] trunc_ln708_237_fu_728_p4;
wire   [17:0] shl_ln1118_67_fu_741_p3;
wire  signed [18:0] sext_ln1118_191_fu_748_p1;
wire  signed [18:0] sext_ln1118_174_fu_623_p1;
wire   [18:0] add_ln1118_fu_752_p2;
wire   [10:0] trunc_ln708_238_fu_758_p4;
wire  signed [23:0] mul_ln1118_172_fu_1055_p2;
wire  signed [23:0] mul_ln1118_173_fu_1062_p2;
wire  signed [15:0] sext_ln708_102_fu_737_p1;
wire  signed [15:0] sext_ln708_103_fu_768_p1;
wire   [15:0] trunc_ln708_239_fu_772_p4;
wire   [15:0] trunc_ln708_240_fu_781_p4;
wire   [15:0] add_ln703_336_fu_799_p2;
wire   [15:0] add_ln703_335_fu_793_p2;
wire   [15:0] add_ln703_339_fu_814_p2;
wire  signed [15:0] sext_ln708_105_fu_790_p1;
wire   [15:0] add_ln703_340_fu_819_p2;
wire  signed [15:0] sext_ln703_fu_811_p1;
wire   [15:0] add_ln703_341_fu_825_p2;
wire   [15:0] add_ln703_337_fu_805_p2;
wire  signed [22:0] mul_ln1118_176_fu_1069_p2;
wire   [14:0] trunc_ln708_243_fu_837_p4;
wire  signed [23:0] mul_ln1118_177_fu_1076_p2;
wire  signed [15:0] mul_ln1118_178_fu_859_p0;
wire   [20:0] mul_ln1118_178_fu_859_p2;
wire   [12:0] trunc_ln708_245_fu_865_p4;
wire  signed [22:0] mul_ln1118_179_fu_1083_p2;
wire   [14:0] trunc_ln708_246_fu_879_p4;
wire   [19:0] shl_ln1118_69_fu_892_p3;
wire  signed [20:0] sext_ln1118_193_fu_899_p1;
wire   [17:0] shl_ln1118_70_fu_909_p3;
wire   [20:0] sub_ln1118_61_fu_903_p2;
wire  signed [20:0] sext_ln1118_194_fu_916_p1;
wire   [20:0] sub_ln1118_62_fu_920_p2;
wire   [12:0] trunc_ln708_247_fu_926_p4;
wire  signed [15:0] sext_ln708_106_fu_846_p1;
wire   [15:0] trunc_ln708_244_fu_850_p4;
wire  signed [15:0] sext_ln708_107_fu_875_p1;
wire  signed [15:0] sext_ln708_108_fu_888_p1;
wire   [15:0] add_ln703_344_fu_946_p2;
wire   [15:0] add_ln703_343_fu_940_p2;
wire  signed [15:0] sext_ln708_109_fu_936_p1;
wire   [15:0] add_ln703_346_fu_958_p2;
wire   [15:0] add_ln703_349_fu_963_p2;
wire   [15:0] add_ln703_345_fu_952_p2;
wire   [15:0] add_ln703_334_fu_723_p2;
wire   [15:0] acc_1_V_fu_831_p2;
wire   [15:0] acc_2_V_fu_968_p2;
wire  signed [15:0] mul_ln1118_170_fu_992_p0;
wire  signed [23:0] sext_ln1118_183_fu_358_p1;
wire  signed [7:0] mul_ln1118_170_fu_992_p1;
wire  signed [5:0] mul_ln1118_174_fu_999_p1;
wire   [7:0] mul_ln1118_175_fu_1006_p1;
wire  signed [15:0] mul_ln1118_180_fu_1013_p0;
wire  signed [8:0] mul_ln1118_180_fu_1013_p1;
wire   [8:0] mul_ln1118_181_fu_1020_p1;
wire   [7:0] mul_ln1118_fu_1027_p1;
wire  signed [15:0] mul_ln1118_168_fu_1034_p0;
wire  signed [23:0] sext_ln1118_173_fu_620_p1;
wire  signed [7:0] mul_ln1118_168_fu_1034_p1;
wire  signed [6:0] mul_ln1118_169_fu_1041_p1;
wire  signed [15:0] mul_ln1118_171_fu_1048_p0;
wire  signed [22:0] sext_ln1118_172_fu_608_p1;
wire  signed [6:0] mul_ln1118_171_fu_1048_p1;
wire  signed [7:0] mul_ln1118_172_fu_1055_p1;
wire   [7:0] mul_ln1118_173_fu_1062_p1;
wire  signed [15:0] mul_ln1118_176_fu_1069_p0;
wire  signed [6:0] mul_ln1118_176_fu_1069_p1;
wire  signed [15:0] mul_ln1118_177_fu_1076_p0;
wire  signed [7:0] mul_ln1118_177_fu_1076_p1;
wire   [6:0] mul_ln1118_179_fu_1083_p1;
reg   [15:0] data_0_V_read_int_reg;
reg   [15:0] data_1_V_read_int_reg;
reg   [15:0] data_2_V_read_int_reg;
reg   [15:0] data_3_V_read_int_reg;
reg   [15:0] data_4_V_read_int_reg;
reg   [15:0] data_5_V_read_int_reg;
reg   [15:0] data_6_V_read_int_reg;

dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4 grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(data0_0_V_reg_1130),
    .data_1_V_read(data0_1_V_reg_1135),
    .data_2_V_read(data0_2_V_reg_1140),
    .data_3_V_read(data0_3_V_reg_1145),
    .data_4_V_read(data0_4_V_reg_1150),
    .data_5_V_read(data0_5_V_reg_1155),
    .data_6_V_read(data0_6_V_reg_1160),
    .data_7_V_read(data0_7_V_reg_1165),
    .ap_return_0(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_0),
    .ap_return_1(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_1),
    .ap_return_2(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_2),
    .ap_return_3(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_3),
    .ap_return_4(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_4),
    .ap_return_5(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_5),
    .ap_return_6(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_6),
    .ap_return_7(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_7),
    .ap_ce(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_ce)
);

dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5 grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_V_read(data_0_V_read_int_reg),
    .data_1_V_read(data_1_V_read_int_reg),
    .data_2_V_read(data_2_V_read_int_reg),
    .data_3_V_read(data_3_V_read_int_reg),
    .data_4_V_read(data_4_V_read_int_reg),
    .data_5_V_read(data_5_V_read_int_reg),
    .data_6_V_read(data_6_V_read_int_reg),
    .ap_return_0(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_0),
    .ap_return_1(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_1),
    .ap_return_2(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_2),
    .ap_return_3(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_3),
    .ap_return_4(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_4),
    .ap_return_5(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_5),
    .ap_return_6(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_6),
    .ap_return_7(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_7),
    .ap_ce(grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_ce)
);

relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2 call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202(
    .ap_ready(call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_ready),
    .data_0_V_read(data0_logits_0_V_reg_1090),
    .data_1_V_read(data0_logits_1_V_reg_1095),
    .data_2_V_read(data0_logits_2_V_reg_1100),
    .data_3_V_read(data0_logits_3_V_reg_1105),
    .data_4_V_read(data0_logits_4_V_reg_1110),
    .data_5_V_read(data0_logits_5_V_reg_1115),
    .data_6_V_read(data0_logits_6_V_reg_1120),
    .data_7_V_read(data0_logits_7_V_reg_1125),
    .ap_return_0(call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_0),
    .ap_return_1(call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_1),
    .ap_return_2(call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_2),
    .ap_return_3(call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_3),
    .ap_return_4(call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_4),
    .ap_return_5(call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_5),
    .ap_return_6(call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_6),
    .ap_return_7(call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_7)
);

relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2 call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214(
    .ap_ready(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_ready),
    .data_0_V_read(data1_logits_0_V_reg_1170),
    .data_1_V_read(data1_logits_1_V_reg_1175),
    .data_2_V_read(data1_logits_2_V_reg_1180),
    .data_3_V_read(data1_logits_3_V_reg_1185),
    .data_4_V_read(data1_logits_4_V_reg_1190),
    .data_5_V_read(data1_logits_5_V_reg_1195),
    .data_6_V_read(data1_logits_6_V_reg_1200),
    .data_7_V_read(data1_logits_7_V_reg_1205),
    .ap_return_0(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_0),
    .ap_return_1(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_1),
    .ap_return_2(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_2),
    .ap_return_3(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_3),
    .ap_return_4(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_4),
    .ap_return_5(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_5),
    .ap_return_6(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_6),
    .ap_return_7(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_7)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1597(
    .din0(mul_ln1118_170_fu_992_p0),
    .din1(mul_ln1118_170_fu_992_p1),
    .dout(mul_ln1118_170_fu_992_p2)
);

myproject_mul_mul_16s_6s_22_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_16s_6s_22_1_0_U1598(
    .din0(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_4),
    .din1(mul_ln1118_174_fu_999_p1),
    .dout(mul_ln1118_174_fu_999_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1599(
    .din0(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_7),
    .din1(mul_ln1118_175_fu_1006_p1),
    .dout(mul_ln1118_175_fu_1006_p2)
);

myproject_mul_mul_16s_9s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9s_24_1_0_U1600(
    .din0(mul_ln1118_180_fu_1013_p0),
    .din1(mul_ln1118_180_fu_1013_p1),
    .dout(mul_ln1118_180_fu_1013_p2)
);

myproject_mul_mul_16s_9ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_9ns_24_1_0_U1601(
    .din0(call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_6),
    .din1(mul_ln1118_181_fu_1020_p1),
    .dout(mul_ln1118_181_fu_1020_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1602(
    .din0(data1_0_V_reg_1210),
    .din1(mul_ln1118_fu_1027_p1),
    .dout(mul_ln1118_fu_1027_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1603(
    .din0(mul_ln1118_168_fu_1034_p0),
    .din1(mul_ln1118_168_fu_1034_p1),
    .dout(mul_ln1118_168_fu_1034_p2)
);

myproject_mul_mul_16s_7s_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7s_23_1_0_U1604(
    .din0(data1_4_V_reg_1237),
    .din1(mul_ln1118_169_fu_1041_p1),
    .dout(mul_ln1118_169_fu_1041_p2)
);

myproject_mul_mul_16s_7s_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7s_23_1_0_U1605(
    .din0(mul_ln1118_171_fu_1048_p0),
    .din1(mul_ln1118_171_fu_1048_p1),
    .dout(mul_ln1118_171_fu_1048_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1606(
    .din0(data1_2_V_reg_1223),
    .din1(mul_ln1118_172_fu_1055_p1),
    .dout(mul_ln1118_172_fu_1055_p2)
);

myproject_mul_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8ns_24_1_0_U1607(
    .din0(data1_3_V_reg_1231),
    .din1(mul_ln1118_173_fu_1062_p1),
    .dout(mul_ln1118_173_fu_1062_p2)
);

myproject_mul_mul_16s_7s_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7s_23_1_0_U1608(
    .din0(mul_ln1118_176_fu_1069_p0),
    .din1(mul_ln1118_176_fu_1069_p1),
    .dout(mul_ln1118_176_fu_1069_p2)
);

myproject_mul_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_16s_8s_24_1_0_U1609(
    .din0(mul_ln1118_177_fu_1076_p0),
    .din1(mul_ln1118_177_fu_1076_p1),
    .dout(mul_ln1118_177_fu_1076_p2)
);

myproject_mul_mul_16s_7ns_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_16s_7ns_23_1_0_U1610(
    .din0(data1_3_V_reg_1231),
    .din1(mul_ln1118_179_fu_1083_p1),
    .dout(mul_ln1118_179_fu_1083_p2)
);

always @ (posedge ap_clk) begin
    data_0_V_read_int_reg <= data_0_V_read;
end

always @ (posedge ap_clk) begin
    data_1_V_read_int_reg <= data_1_V_read;
end

always @ (posedge ap_clk) begin
    data_2_V_read_int_reg <= data_2_V_read;
end

always @ (posedge ap_clk) begin
    data_3_V_read_int_reg <= data_3_V_read;
end

always @ (posedge ap_clk) begin
    data_4_V_read_int_reg <= data_4_V_read;
end

always @ (posedge ap_clk) begin
    data_5_V_read_int_reg <= data_5_V_read;
end

always @ (posedge ap_clk) begin
    data_6_V_read_int_reg <= data_6_V_read;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln703_333_reg_1244 <= add_ln703_333_fu_479_p2;
        add_ln703_338_reg_1259 <= add_ln703_338_fu_555_p2;
        add_ln703_348_reg_1269 <= add_ln703_348_fu_599_p2;
        data0_0_V_reg_1130 <= call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_0;
        data0_1_V_reg_1135 <= call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_1;
        data0_2_V_reg_1140 <= call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_2;
        data0_3_V_reg_1145 <= call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_3;
        data0_4_V_reg_1150 <= call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_4;
        data0_5_V_reg_1155 <= call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_5;
        data0_6_V_reg_1160 <= call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_6;
        data0_7_V_reg_1165 <= call_ret49_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2_fu_202_ap_return_7;
        data0_logits_0_V_reg_1090 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_0;
        data0_logits_1_V_reg_1095 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_1;
        data0_logits_2_V_reg_1100 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_2;
        data0_logits_3_V_reg_1105 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_3;
        data0_logits_4_V_reg_1110 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_4;
        data0_logits_5_V_reg_1115 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_5;
        data0_logits_6_V_reg_1120 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_6;
        data0_logits_7_V_reg_1125 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_return_7;
        data1_0_V_reg_1210 <= call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_0;
        data1_1_V_reg_1216 <= call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_1;
        data1_2_V_reg_1223 <= call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_2;
        data1_3_V_reg_1231 <= call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_3;
        data1_4_V_reg_1237 <= call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_4;
        data1_logits_0_V_reg_1170 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_0;
        data1_logits_1_V_reg_1175 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_1;
        data1_logits_2_V_reg_1180 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_2;
        data1_logits_3_V_reg_1185 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_3;
        data1_logits_4_V_reg_1190 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_4;
        data1_logits_5_V_reg_1195 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_5;
        data1_logits_6_V_reg_1200 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_6;
        data1_logits_7_V_reg_1205 <= grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_return_7;
        trunc_ln708_241_reg_1249 <= {{sub_ln1118_60_fu_530_p2[19:8]}};
        trunc_ln708_242_reg_1254 <= {{mul_ln1118_175_fu_1006_p2[23:8]}};
        trunc_ln708_248_reg_1264 <= {{mul_ln1118_180_fu_1013_p2[23:8]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp34)) begin
        grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_ce = 1'b1;
    end else begin
        grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4_fu_172_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp15)) begin
        grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_ce = 1'b1;
    end else begin
        grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5_fu_184_ap_ce = 1'b0;
    end
end

assign acc_1_V_fu_831_p2 = (add_ln703_341_fu_825_p2 + add_ln703_337_fu_805_p2);

assign acc_2_V_fu_968_p2 = (add_ln703_349_fu_963_p2 + add_ln703_345_fu_952_p2);

assign add_ln1118_fu_752_p2 = ($signed(sext_ln1118_191_fu_748_p1) + $signed(sext_ln1118_174_fu_623_p1));

assign add_ln703_329_fu_711_p2 = ($signed(sext_ln708_fu_679_p1) + $signed(sext_ln708_99_fu_701_p1));

assign add_ln703_330_fu_717_p2 = (add_ln703_329_fu_711_p2 + add_ln703_fu_705_p2);

assign add_ln703_331_fu_467_p2 = ($signed(trunc_ln708_234_fu_362_p4) + $signed(sext_ln708_100_fu_417_p1));

assign add_ln703_332_fu_473_p2 = ($signed(sext_ln708_101_fu_463_p1) + $signed(16'd224));

assign add_ln703_333_fu_479_p2 = (add_ln703_332_fu_473_p2 + add_ln703_331_fu_467_p2);

assign add_ln703_334_fu_723_p2 = (add_ln703_333_reg_1244 + add_ln703_330_fu_717_p2);

assign add_ln703_335_fu_793_p2 = ($signed(sext_ln708_102_fu_737_p1) + $signed(sext_ln708_103_fu_768_p1));

assign add_ln703_336_fu_799_p2 = (trunc_ln708_239_fu_772_p4 + trunc_ln708_240_fu_781_p4);

assign add_ln703_337_fu_805_p2 = (add_ln703_336_fu_799_p2 + add_ln703_335_fu_793_p2);

assign add_ln703_338_fu_555_p2 = ($signed(sext_ln708_104_fu_494_p1) + $signed(sext_ln1118_195_fu_508_p1));

assign add_ln703_339_fu_814_p2 = ($signed(trunc_ln708_242_reg_1254) + $signed(16'd65450));

assign add_ln703_340_fu_819_p2 = ($signed(add_ln703_339_fu_814_p2) + $signed(sext_ln708_105_fu_790_p1));

assign add_ln703_341_fu_825_p2 = ($signed(add_ln703_340_fu_819_p2) + $signed(sext_ln703_fu_811_p1));

assign add_ln703_343_fu_940_p2 = ($signed(sext_ln708_106_fu_846_p1) + $signed(trunc_ln708_244_fu_850_p4));

assign add_ln703_344_fu_946_p2 = ($signed(sext_ln708_107_fu_875_p1) + $signed(sext_ln708_108_fu_888_p1));

assign add_ln703_345_fu_952_p2 = (add_ln703_344_fu_946_p2 + add_ln703_343_fu_940_p2);

assign add_ln703_346_fu_958_p2 = ($signed(sext_ln708_109_fu_936_p1) + $signed(trunc_ln708_248_reg_1264));

assign add_ln703_347_fu_593_p2 = ($signed(sext_ln708_110_fu_589_p1) + $signed(16'd176));

assign add_ln703_348_fu_599_p2 = (add_ln703_347_fu_593_p2 + trunc_ln708_249_fu_570_p4);

assign add_ln703_349_fu_963_p2 = (add_ln703_348_reg_1269 + add_ln703_346_fu_958_p2);

assign add_ln703_fu_705_p2 = (trunc_ln_fu_611_p4 + trunc_ln708_s_fu_626_p4);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp34 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_return_0 = add_ln703_334_fu_723_p2;

assign ap_return_1 = acc_1_V_fu_831_p2;

assign ap_return_2 = acc_2_V_fu_968_p2;

assign mul_ln1118_168_fu_1034_p0 = sext_ln1118_173_fu_620_p1;

assign mul_ln1118_168_fu_1034_p1 = 24'd16777115;

assign mul_ln1118_169_fu_1041_p1 = 23'd8388569;

assign mul_ln1118_170_fu_992_p0 = sext_ln1118_183_fu_358_p1;

assign mul_ln1118_170_fu_992_p1 = 24'd16777146;

assign mul_ln1118_171_fu_1048_p0 = sext_ln1118_172_fu_608_p1;

assign mul_ln1118_171_fu_1048_p1 = 23'd8388549;

assign mul_ln1118_172_fu_1055_p1 = 24'd16777141;

assign mul_ln1118_173_fu_1062_p1 = 24'd71;

assign mul_ln1118_174_fu_999_p1 = 22'd4194279;

assign mul_ln1118_175_fu_1006_p1 = 24'd79;

assign mul_ln1118_176_fu_1069_p0 = sext_ln1118_172_fu_608_p1;

assign mul_ln1118_176_fu_1069_p1 = 23'd8388571;

assign mul_ln1118_177_fu_1076_p0 = sext_ln1118_173_fu_620_p1;

assign mul_ln1118_177_fu_1076_p1 = 24'd16777125;

assign mul_ln1118_178_fu_859_p0 = data1_2_V_reg_1223;

assign mul_ln1118_178_fu_859_p2 = ($signed(mul_ln1118_178_fu_859_p0) * $signed(-'hD));

assign mul_ln1118_179_fu_1083_p1 = 23'd45;

assign mul_ln1118_180_fu_1013_p0 = sext_ln1118_183_fu_358_p1;

assign mul_ln1118_180_fu_1013_p1 = 24'd16777039;

assign mul_ln1118_181_fu_1020_p1 = 24'd186;

assign mul_ln1118_fu_1027_p1 = 24'd93;

assign sext_ln1118_172_fu_608_p1 = data1_0_V_reg_1210;

assign sext_ln1118_173_fu_620_p1 = data1_1_V_reg_1216;

assign sext_ln1118_174_fu_623_p1 = data1_1_V_reg_1216;

assign sext_ln1118_177_fu_648_p1 = $signed(shl_ln_fu_641_p3);

assign sext_ln1118_178_fu_659_p1 = $signed(shl_ln1118_s_fu_652_p3);

assign sext_ln1118_183_fu_358_p0 = call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_5;

assign sext_ln1118_183_fu_358_p1 = sext_ln1118_183_fu_358_p0;

assign sext_ln1118_185_fu_375_p0 = call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_6;

assign sext_ln1118_185_fu_375_p1 = sext_ln1118_185_fu_375_p0;

assign sext_ln1118_186_fu_379_p0 = call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_6;

assign sext_ln1118_186_fu_379_p1 = sext_ln1118_186_fu_379_p0;

assign sext_ln1118_187_fu_391_p1 = $signed(shl_ln1118_65_fu_383_p3);

assign sext_ln1118_189_fu_425_p0 = call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_7;

assign sext_ln1118_189_fu_425_p1 = sext_ln1118_189_fu_425_p0;

assign sext_ln1118_190_fu_437_p1 = $signed(shl_ln1118_66_fu_429_p3);

assign sext_ln1118_191_fu_748_p1 = $signed(shl_ln1118_67_fu_741_p3);

assign sext_ln1118_192_fu_520_p1 = $signed(shl_ln1118_68_fu_512_p3);

assign sext_ln1118_193_fu_899_p1 = $signed(shl_ln1118_69_fu_892_p3);

assign sext_ln1118_194_fu_916_p1 = $signed(shl_ln1118_70_fu_909_p3);

assign sext_ln1118_195_fu_508_p1 = $signed(tmp_260_fu_498_p4);

assign sext_ln703_fu_811_p1 = $signed(add_ln703_338_reg_1259);

assign sext_ln708_100_fu_417_p1 = $signed(trunc_ln708_235_fu_407_p4);

assign sext_ln708_101_fu_463_p1 = $signed(trunc_ln708_236_fu_453_p4);

assign sext_ln708_102_fu_737_p1 = $signed(trunc_ln708_237_fu_728_p4);

assign sext_ln708_103_fu_768_p1 = $signed(trunc_ln708_238_fu_758_p4);

assign sext_ln708_104_fu_494_p1 = $signed(tmp_fu_485_p4);

assign sext_ln708_105_fu_790_p1 = $signed(trunc_ln708_241_reg_1249);

assign sext_ln708_106_fu_846_p1 = $signed(trunc_ln708_243_fu_837_p4);

assign sext_ln708_107_fu_875_p1 = $signed(trunc_ln708_245_fu_865_p4);

assign sext_ln708_108_fu_888_p1 = $signed(trunc_ln708_246_fu_879_p4);

assign sext_ln708_109_fu_936_p1 = $signed(trunc_ln708_247_fu_926_p4);

assign sext_ln708_110_fu_589_p1 = $signed(trunc_ln708_250_fu_579_p4);

assign sext_ln708_99_fu_701_p1 = $signed(trunc_ln708_233_fu_692_p4);

assign sext_ln708_fu_679_p1 = $signed(trunc_ln708_232_fu_669_p4);

assign shl_ln1118_65_fu_383_p1 = call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_6;

assign shl_ln1118_65_fu_383_p3 = {{shl_ln1118_65_fu_383_p1}, {5'd0}};

assign shl_ln1118_66_fu_429_p1 = call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_7;

assign shl_ln1118_66_fu_429_p3 = {{shl_ln1118_66_fu_429_p1}, {6'd0}};

assign shl_ln1118_67_fu_741_p3 = {{data1_1_V_reg_1216}, {2'd0}};

assign shl_ln1118_68_fu_512_p1 = call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_6;

assign shl_ln1118_68_fu_512_p3 = {{shl_ln1118_68_fu_512_p1}, {3'd0}};

assign shl_ln1118_69_fu_892_p3 = {{data1_4_V_reg_1237}, {4'd0}};

assign shl_ln1118_70_fu_909_p3 = {{data1_4_V_reg_1237}, {2'd0}};

assign shl_ln1118_s_fu_652_p3 = {{data1_2_V_reg_1223}, {1'd0}};

assign shl_ln_fu_641_p3 = {{data1_2_V_reg_1223}, {5'd0}};

assign sub_ln1118_55_fu_395_p2 = ($signed(22'd0) - $signed(sext_ln1118_187_fu_391_p1));

assign sub_ln1118_56_fu_401_p2 = ($signed(sub_ln1118_55_fu_395_p2) - $signed(sext_ln1118_186_fu_379_p1));

assign sub_ln1118_57_fu_441_p2 = ($signed(23'd0) - $signed(sext_ln1118_190_fu_437_p1));

assign sub_ln1118_58_fu_447_p2 = ($signed(sub_ln1118_57_fu_441_p2) - $signed(sext_ln1118_189_fu_425_p1));

assign sub_ln1118_59_fu_524_p2 = ($signed(20'd0) - $signed(sext_ln1118_192_fu_520_p1));

assign sub_ln1118_60_fu_530_p2 = ($signed(sub_ln1118_59_fu_524_p2) - $signed(sext_ln1118_185_fu_375_p1));

assign sub_ln1118_61_fu_903_p2 = ($signed(21'd0) - $signed(sext_ln1118_193_fu_899_p1));

assign sub_ln1118_62_fu_920_p2 = ($signed(sub_ln1118_61_fu_903_p2) - $signed(sext_ln1118_194_fu_916_p1));

assign sub_ln1118_fu_663_p2 = ($signed(sext_ln1118_178_fu_659_p1) - $signed(sext_ln1118_177_fu_648_p1));

assign tmp_260_fu_498_p1 = call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_5;

assign tmp_260_fu_498_p4 = {{tmp_260_fu_498_p1[15:7]}};

assign tmp_fu_485_p4 = {{mul_ln1118_174_fu_999_p2[21:8]}};

assign trunc_ln708_232_fu_669_p4 = {{sub_ln1118_fu_663_p2[21:8]}};

assign trunc_ln708_233_fu_692_p4 = {{mul_ln1118_169_fu_1041_p2[22:8]}};

assign trunc_ln708_234_fu_362_p4 = {{mul_ln1118_170_fu_992_p2[23:8]}};

assign trunc_ln708_235_fu_407_p4 = {{sub_ln1118_56_fu_401_p2[21:8]}};

assign trunc_ln708_236_fu_453_p4 = {{sub_ln1118_58_fu_447_p2[22:8]}};

assign trunc_ln708_237_fu_728_p4 = {{mul_ln1118_171_fu_1048_p2[22:8]}};

assign trunc_ln708_238_fu_758_p4 = {{add_ln1118_fu_752_p2[18:8]}};

assign trunc_ln708_239_fu_772_p4 = {{mul_ln1118_172_fu_1055_p2[23:8]}};

assign trunc_ln708_240_fu_781_p4 = {{mul_ln1118_173_fu_1062_p2[23:8]}};

assign trunc_ln708_243_fu_837_p4 = {{mul_ln1118_176_fu_1069_p2[22:8]}};

assign trunc_ln708_244_fu_850_p4 = {{mul_ln1118_177_fu_1076_p2[23:8]}};

assign trunc_ln708_245_fu_865_p4 = {{mul_ln1118_178_fu_859_p2[20:8]}};

assign trunc_ln708_246_fu_879_p4 = {{mul_ln1118_179_fu_1083_p2[22:8]}};

assign trunc_ln708_247_fu_926_p4 = {{sub_ln1118_62_fu_920_p2[20:8]}};

assign trunc_ln708_249_fu_570_p4 = {{mul_ln1118_181_fu_1020_p2[23:8]}};

assign trunc_ln708_250_fu_579_p1 = call_ret_relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2_fu_214_ap_return_7;

assign trunc_ln708_250_fu_579_p4 = {{trunc_ln708_250_fu_579_p1[15:1]}};

assign trunc_ln708_s_fu_626_p4 = {{mul_ln1118_168_fu_1034_p2[23:8]}};

assign trunc_ln_fu_611_p4 = {{mul_ln1118_fu_1027_p2[23:8]}};

endmodule //dense_mult_3lyr_ap_fixed_ap_fixed_config10_s
