Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Nov 11 12:31:29 2022
| Host         : ferney-pc running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.585        0.000                      0                 5837        0.071        0.000                      0                 5837        2.750        0.000                       0                  2279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.585        0.000                      0                 5837        0.071        0.000                      0                 5837        2.750        0.000                       0                  2279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/decode_to_execute_RS1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 3.223ns (44.369%)  route 4.041ns (55.630%))
  Logic Levels:           14  (CARRY4=8 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 10.711 - 8.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.291    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     2.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2278, unplaced)      0.584     2.976    VexRiscv/stageB_flusher_counter_reg[0]_1
                         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  VexRiscv/decode_to_execute_RS2_reg[0]/Q
                         net (fo=10, unplaced)        0.849     4.281    VexRiscv/dataCache_1/execute_to_memory_SHIFT_RIGHT[29]_i_2[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     4.576 r  VexRiscv/dataCache_1/execute_to_memory_SHIFT_RIGHT[31]_i_2/O
                         net (fo=35, unplaced)        0.522     5.098    VexRiscv/dataCache_1/decode_to_execute_RS2_reg[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.222 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25/O
                         net (fo=1, unplaced)         0.665     5.887    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.543 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     6.543    VexRiscv/dataCache_1_n_253
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  VexRiscv/ways_0_tags_reg_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     6.657    VexRiscv/ways_0_tags_reg_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  VexRiscv/ways_0_tags_reg_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     6.771    VexRiscv/ways_0_tags_reg_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.885    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[15]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.999 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.999    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.113 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.113    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     7.227    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.556 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_4/O[3]
                         net (fo=2, unplaced)         0.629     8.185    VexRiscv/_zz_execute_SrcPlugin_addSub[31]
                         LUT5 (Prop_lut5_I1_O)        0.307     8.492 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[0]_i_3/O
                         net (fo=2, unplaced)         0.460     8.952    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[0]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     9.076 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[0]_i_2/O
                         net (fo=1, unplaced)         0.449     9.525    VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[0]_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     9.649 r  VexRiscv/execute_to_memory_REGFILE_WRITE_DATA[0]_i_1/O
                         net (fo=3, unplaced)         0.467    10.116    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1_reg[31]_0[0]
                         LUT5 (Prop_lut5_I0_O)        0.124    10.240 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_RS1[0]_i_1/O
                         net (fo=1, unplaced)         0.000    10.240    VexRiscv/decode_RS1[0]
                         FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    10.181    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    10.272 r  clk_IBUF_BUFG_inst/O
                         net (fo=2278, unplaced)      0.439    10.711    VexRiscv/stageB_flusher_counter_reg[0]_1
                         FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[0]/C
                         clock pessimism              0.121    10.831    
                         clock uncertainty           -0.035    10.796    
                         FDRE (Setup_fdre_C_D)        0.029    10.825    VexRiscv/decode_to_execute_RS1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  0.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rx_phase_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_phase_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.235ns (73.307%)  route 0.086ns (26.693%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.597    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=2278, unplaced)      0.114     0.737    sys_clk
                         FDRE                                         r  rx_phase_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.878 r  rx_phase_reg[13]/Q
                         net (fo=2, unplaced)         0.086     0.963    rx_phase[13]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     1.057 r  rx_phase_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.057    rx_phase0[14]
                         FDRE                                         r  rx_phase_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.802    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.831 r  clk_IBUF_BUFG_inst/O
                         net (fo=2278, unplaced)      0.259     1.090    sys_clk
                         FDRE                                         r  rx_phase_reg[14]/C
                         clock pessimism             -0.209     0.882    
                         FDRE (Hold_fdre_C_D)         0.105     0.987    rx_phase_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056                VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750                storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750                storage_1_reg_0_15_0_5/RAMA/CLK



