// Seed: 434391969
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  assign module_1.id_2 = 0;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd32,
    parameter id_7 = 32'd51
) (
    input supply1 id_0,
    output tri id_1,
    output tri0 id_2,
    input tri1 _id_3,
    input wand id_4,
    output uwire id_5,
    output wand id_6,
    input uwire _id_7
);
  wire id_9;
  struct packed {logic [(  id_7  &&  1  &&  1  ) : id_3] id_10;} id_11;
  module_0 modCall_1 (
      id_11,
      id_9,
      id_9
  );
  wire id_12;
  assign (weak1, weak0) id_9 = id_12;
endmodule
