\subsection{ddr2\+\_\+ex\+\_\+lfsr8 Entity Reference}
\label{classddr2__ex__lfsr8}\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}


Collaboration diagram for ddr2\+\_\+ex\+\_\+lfsr8\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=189pt]{d1/d02/classddr2__ex__lfsr8__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf rtl} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf std\+\_\+logic\+\_\+arith}   
\item 
{\bf std\+\_\+logic\+\_\+unsigned}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf seed} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf enable}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pause}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf load}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ldata}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 8} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}!clk@{clk}}
\index{clk@{clk}!ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__ex__lfsr8_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 17} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.

\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}!data@{data}}
\index{data@{data}!ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}
\paragraph[{data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__ex__lfsr8_a011d9da3ab9e01b05bd18d06fb36d4de}


Definition at line {\bf 25} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.

\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}!enable@{enable}}
\index{enable@{enable}!ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}
\paragraph[{enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf enable} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__ex__lfsr8_a76641fd4757fcf964f0baddaa9fedfbd}


Definition at line {\bf 21} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.

\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__ex__lfsr8_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 1} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.

\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}!ldata@{ldata}}
\index{ldata@{ldata}!ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}
\paragraph[{ldata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ldata} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__ex__lfsr8_addf67c0113c3f108a766fc9d9ddab836}


Definition at line {\bf 27} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.

\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}!load@{load}}
\index{load@{load}!ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}
\paragraph[{load}]{\setlength{\rightskip}{0pt plus 5cm}{\bf load} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__ex__lfsr8_aba761f7740d0b6257a0e283b3734ddbf}


Definition at line {\bf 23} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.

\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}!pause@{pause}}
\index{pause@{pause}!ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}
\paragraph[{pause}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pause} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__ex__lfsr8_a52b981743c97198e7eb35d800caca99f}


Definition at line {\bf 22} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.

\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__ex__lfsr8_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 18} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.

\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}!seed@{seed}}
\index{seed@{seed}!ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}
\paragraph[{seed}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seed} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__ex__lfsr8_a47e3b4a3e9c1e506a321bea15966fae8}


Definition at line {\bf 13} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.

\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__ex__lfsr8_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 2} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.

\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}!std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}}
\index{std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}!ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}
\paragraph[{std\+\_\+logic\+\_\+arith}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+arith}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__ex__lfsr8_a0f5ecc6613f63d07f7963a97b1b26095}


Definition at line {\bf 3} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.

\index{ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}!std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}}
\index{std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}!ddr2\+\_\+ex\+\_\+lfsr8@{ddr2\+\_\+ex\+\_\+lfsr8}}
\paragraph[{std\+\_\+logic\+\_\+unsigned}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+unsigned}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__ex__lfsr8_a598da929e807d58939b47499e8bc9fa8}


Definition at line {\bf 4} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}\end{DoxyCompactItemize}
