// Seed: 3783551811
module module_0 (
    id_1
);
  output wire id_1;
  tri1 id_2;
  assign id_2 = 1'b0;
  wire id_3, id_4;
  reg id_5, id_6, id_7 = 1, id_8, id_9;
  wire id_10, id_11;
  always id_6 <= 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input wor id_3
);
  for (id_5 = id_0; 1; id_5 = 1) wire id_6;
  wire id_7;
  module_0(
      id_7
  );
endmodule
