5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (always11.vcd) 2 -o (always11.cdd) 2 -v (always11.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 always11.v 1 24 1
2 1 1 5 110011 2 100c 0 0 1 1 a
2 2 27 5 90011 3 100a 1 0 1 18 0 1 0 0 0 0
2 3 3d 6 20006 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 70007 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 3 7000a 1 0 0 0 1 17 0 1 0 0 0 0
4 2 5 9 1 3 0 2
4 3 6 2 6 2 0 2
3 1 main.$u0 "main.$u0" 0 always11.v 0 10 1
2 4 0 7 8000b 1 21004 0 0 1 16 0 0
2 5 1 7 30003 0 1410 0 0 1 1 b
2 6 38 7 3000b 1 6 4 5
2 7 1 8 d000d 1 1008 0 0 1 1 a
2 8 27 8 5000d 1 1002 7 0 1 18 0 1 0 0 0 0
2 9 0 9 8000b 0 21010 0 0 1 16 1 0
2 10 1 9 30003 0 1410 0 0 1 1 b
2 11 38 9 3000b 0 32 9 10
4 6 7 3 11 8 8 6
4 8 8 5 0 11 0 6
4 11 9 3 0 0 0 6
3 1 main.$u1 "main.$u1" 0 always11.v 0 22 1
