{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## CoreIR\n",
    "\n",
    "This notebook uses the `\"coreir\"` mantle backend on the icestick.\n",
    "\n",
    "We begin by building a normal `Magma` circuit using `Mantle` \n",
    "and the `Loam` `IceStick` board. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "import magma as m\n",
    "# default mantle target is coreir, so no need to do this unless you want to be explicit\n",
    "# m.set_mantle_target(\"coreir\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import lattice ice40\n"
     ]
    }
   ],
   "source": [
    "from mantle import Counter\n",
    "from loam.boards.icestick import IceStick\n",
    "\n",
    "icestick = IceStick()\n",
    "icestick.Clock.on()\n",
    "icestick.D5.on()\n",
    "\n",
    "N = 22\n",
    "main = icestick.main()\n",
    "\n",
    "counter = Counter(N)\n",
    "m.wire(counter.O[N-1], main.D5)\n",
    "\n",
    "m.EndCircuit()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To compile to `coreir`, we simply set the `output` parameter to the `m.compile` command to `\"coreir\"`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "m.compile(\"build/blink_coreir\", main, output=\"coreir\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can inspect the generated `.json` file."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\"top\":\"global.main\",\r\n",
      "\"namespaces\":{\r\n",
      "  \"global\":{\r\n",
      "    \"modules\":{\r\n",
      "      \"Add22_cout\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I0\",[\"Array\",22,\"BitIn\"]],\r\n",
      "          [\"I1\",[\"Array\",22,\"BitIn\"]],\r\n",
      "          [\"O\",[\"Array\",22,\"Bit\"]],\r\n",
      "          [\"COUT\",\"Bit\"]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"bit_const_0_None\":{\r\n",
      "            \"modref\":\"corebit.const\",\r\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\r\n",
      "          },\r\n",
      "          \"inst0\":{\r\n",
      "            \"genref\":\"coreir.add\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",23]}\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"inst0.in0.22\",\"bit_const_0_None.out\"],\r\n",
      "          [\"inst0.in1.22\",\"bit_const_0_None.out\"],\r\n",
      "          [\"self.I0.0\",\"inst0.in0.0\"],\r\n",
      "          [\"self.I0.10\",\"inst0.in0.10\"],\r\n",
      "          [\"self.I0.11\",\"inst0.in0.11\"],\r\n",
      "          [\"self.I0.12\",\"inst0.in0.12\"],\r\n",
      "          [\"self.I0.13\",\"inst0.in0.13\"],\r\n",
      "          [\"self.I0.14\",\"inst0.in0.14\"],\r\n",
      "          [\"self.I0.15\",\"inst0.in0.15\"],\r\n",
      "          [\"self.I0.16\",\"inst0.in0.16\"],\r\n",
      "          [\"self.I0.17\",\"inst0.in0.17\"],\r\n",
      "          [\"self.I0.18\",\"inst0.in0.18\"],\r\n",
      "          [\"self.I0.19\",\"inst0.in0.19\"],\r\n",
      "          [\"self.I0.1\",\"inst0.in0.1\"],\r\n",
      "          [\"self.I0.20\",\"inst0.in0.20\"],\r\n",
      "          [\"self.I0.21\",\"inst0.in0.21\"],\r\n",
      "          [\"self.I0.2\",\"inst0.in0.2\"],\r\n",
      "          [\"self.I0.3\",\"inst0.in0.3\"],\r\n",
      "          [\"self.I0.4\",\"inst0.in0.4\"],\r\n",
      "          [\"self.I0.5\",\"inst0.in0.5\"],\r\n",
      "          [\"self.I0.6\",\"inst0.in0.6\"],\r\n",
      "          [\"self.I0.7\",\"inst0.in0.7\"],\r\n",
      "          [\"self.I0.8\",\"inst0.in0.8\"],\r\n",
      "          [\"self.I0.9\",\"inst0.in0.9\"],\r\n",
      "          [\"self.I1.0\",\"inst0.in1.0\"],\r\n",
      "          [\"self.I1.10\",\"inst0.in1.10\"],\r\n",
      "          [\"self.I1.11\",\"inst0.in1.11\"],\r\n",
      "          [\"self.I1.12\",\"inst0.in1.12\"],\r\n",
      "          [\"self.I1.13\",\"inst0.in1.13\"],\r\n",
      "          [\"self.I1.14\",\"inst0.in1.14\"],\r\n",
      "          [\"self.I1.15\",\"inst0.in1.15\"],\r\n",
      "          [\"self.I1.16\",\"inst0.in1.16\"],\r\n",
      "          [\"self.I1.17\",\"inst0.in1.17\"],\r\n",
      "          [\"self.I1.18\",\"inst0.in1.18\"],\r\n",
      "          [\"self.I1.19\",\"inst0.in1.19\"],\r\n",
      "          [\"self.I1.1\",\"inst0.in1.1\"],\r\n",
      "          [\"self.I1.20\",\"inst0.in1.20\"],\r\n",
      "          [\"self.I1.21\",\"inst0.in1.21\"],\r\n",
      "          [\"self.I1.2\",\"inst0.in1.2\"],\r\n",
      "          [\"self.I1.3\",\"inst0.in1.3\"],\r\n",
      "          [\"self.I1.4\",\"inst0.in1.4\"],\r\n",
      "          [\"self.I1.5\",\"inst0.in1.5\"],\r\n",
      "          [\"self.I1.6\",\"inst0.in1.6\"],\r\n",
      "          [\"self.I1.7\",\"inst0.in1.7\"],\r\n",
      "          [\"self.I1.8\",\"inst0.in1.8\"],\r\n",
      "          [\"self.I1.9\",\"inst0.in1.9\"],\r\n",
      "          [\"self.O.0\",\"inst0.out.0\"],\r\n",
      "          [\"self.O.10\",\"inst0.out.10\"],\r\n",
      "          [\"self.O.11\",\"inst0.out.11\"],\r\n",
      "          [\"self.O.12\",\"inst0.out.12\"],\r\n",
      "          [\"self.O.13\",\"inst0.out.13\"],\r\n",
      "          [\"self.O.14\",\"inst0.out.14\"],\r\n",
      "          [\"self.O.15\",\"inst0.out.15\"],\r\n",
      "          [\"self.O.16\",\"inst0.out.16\"],\r\n",
      "          [\"self.O.17\",\"inst0.out.17\"],\r\n",
      "          [\"self.O.18\",\"inst0.out.18\"],\r\n",
      "          [\"self.O.19\",\"inst0.out.19\"],\r\n",
      "          [\"self.O.1\",\"inst0.out.1\"],\r\n",
      "          [\"self.O.20\",\"inst0.out.20\"],\r\n",
      "          [\"self.O.21\",\"inst0.out.21\"],\r\n",
      "          [\"self.COUT\",\"inst0.out.22\"],\r\n",
      "          [\"self.O.2\",\"inst0.out.2\"],\r\n",
      "          [\"self.O.3\",\"inst0.out.3\"],\r\n",
      "          [\"self.O.4\",\"inst0.out.4\"],\r\n",
      "          [\"self.O.5\",\"inst0.out.5\"],\r\n",
      "          [\"self.O.6\",\"inst0.out.6\"],\r\n",
      "          [\"self.O.7\",\"inst0.out.7\"],\r\n",
      "          [\"self.O.8\",\"inst0.out.8\"],\r\n",
      "          [\"self.O.9\",\"inst0.out.9\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"Counter22_COUT\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"O\",[\"Array\",22,\"Bit\"]],\r\n",
      "          [\"COUT\",\"Bit\"],\r\n",
      "          [\"CLK\",[\"Named\",\"coreir.clkIn\"]]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"const_1_22\":{\r\n",
      "            \"genref\":\"coreir.const\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",22]},\r\n",
      "            \"modargs\":{\"value\":[[\"BitVector\",22],\"22'h000001\"]}\r\n",
      "          },\r\n",
      "          \"inst0\":{\r\n",
      "            \"modref\":\"global.Add22_cout\"\r\n",
      "          },\r\n",
      "          \"inst1\":{\r\n",
      "            \"genref\":\"coreir.reg\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",22]},\r\n",
      "            \"modargs\":{\"clk_posedge\":[\"Bool\",true], \"init\":[[\"BitVector\",22],\"22'h000000\"]}\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"inst0.I1\",\"const_1_22.out\"],\r\n",
      "          [\"self.COUT\",\"inst0.COUT\"],\r\n",
      "          [\"inst1.out\",\"inst0.I0\"],\r\n",
      "          [\"inst1.in\",\"inst0.O\"],\r\n",
      "          [\"self.CLK\",\"inst1.clk\"],\r\n",
      "          [\"self.O\",\"inst1.out\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"main\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"D5\",\"Bit\"],\r\n",
      "          [\"CLKIN\",[\"Named\",\"coreir.clkIn\"]]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"inst0\":{\r\n",
      "            \"modref\":\"global.Counter22_COUT\"\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"self.CLKIN\",\"inst0.CLK\"],\r\n",
      "          [\"self.D5\",\"inst0.O.21\"]\r\n",
      "        ]\r\n",
      "      }\r\n",
      "    }\r\n",
      "  }\r\n",
      "}\r\n",
      "}"
     ]
    }
   ],
   "source": [
    "%cat build/blink_coreir.json"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can use the `coreir` command line tool to generate verilog."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "VJSON for reg: {\"definition\":\"reg [width-1:0] outReg;\\nwire real_rst;\\nassign real_rst = arst_posedge ? arst : ~arst;\\nwire real_clk;\\nassign real_clk = clk_posedge ? clk : ~clk;\\nalways @(posedge real_clk, posedge real_rst) begin\\n  if (real_rst) outReg <= init;\\n  else outReg <= in;\\nend\\nassign out = outReg;\",\"interface\":[\"input clk\",\"input arst\",\"input [width-1:0] in\",\"output [width-1:0] out\"],\"parameters\":[\"init\",\"arst_posedge\",\"clk_posedge\"],\"prefix\":\"coreir_\"}\n",
      "metadata for reg: {\"verilog\":{\"definition\":\"reg [width-1:0] outReg;\\nwire real_rst;\\nassign real_rst = arst_posedge ? arst : ~arst;\\nwire real_clk;\\nassign real_clk = clk_posedge ? clk : ~clk;\\nalways @(posedge real_clk, posedge real_rst) begin\\n  if (real_rst) outReg <= init;\\n  else outReg <= in;\\nend\\nassign out = outReg;\",\"interface\":[\"input clk\",\"input arst\",\"input [width-1:0] in\",\"output [width-1:0] out\"],\"parameters\":[\"init\",\"arst_posedge\",\"clk_posedge\"],\"prefix\":\"coreir_\"}}\n",
      "Running Runningvpasses\n",
      "In Run Generators\n",
      "Done running generators\n",
      "Creating verilog for corebit.const\n",
      "Creating verilog for coreir.reg\n",
      "Creating verilog for coreir.add\n",
      "Creating verilog for coreir.const\n",
      "Creating verilog for global.Add22_cout\n",
      "Creating verilog for global.Counter22_COUT\n",
      "Creating verilog for global.main\n",
      "Running vpasses\n",
      "\n",
      "Modified?: No\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "coreir -i build/blink_coreir.json -o build/blink_coreir.v"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "And now we can inspect the generated verilog from coreir, notice that includes the `verilog` implementations of all the coreir primitives."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\r\n",
      "\r\n",
      "module corebit_const #(parameter value=1) (\r\n",
      "  output out\r\n",
      ");\r\n",
      "  assign out = value;\r\n",
      "\r\n",
      "endmodule //corebit_const\r\n",
      "\r\n",
      "module coreir_reg #(parameter clk_posedge=1, parameter init=1, parameter width=1) (\r\n",
      "  input clk,\r\n",
      "  input [width-1:0] in,\r\n",
      "  output [width-1:0] out\r\n",
      ");\r\n",
      "reg [width-1:0] outReg=init;\r\n",
      "wire real_clk;\r\n",
      "assign real_clk = clk_posedge ? clk : ~clk;\r\n",
      "always @(posedge real_clk) begin\r\n",
      "  outReg <= in;\r\n",
      "end\r\n",
      "assign out = outReg;\r\n",
      "\r\n",
      "endmodule //coreir_reg\r\n",
      "\r\n",
      "module coreir_add #(parameter width=1) (\r\n",
      "  input [width-1:0] in0,\r\n",
      "  input [width-1:0] in1,\r\n",
      "  output [width-1:0] out\r\n",
      ");\r\n",
      "  assign out = in0 + in1;\r\n",
      "\r\n",
      "endmodule //coreir_add\r\n",
      "\r\n",
      "module coreir_const #(parameter value=1, parameter width=1) (\r\n",
      "  output [width-1:0] out\r\n",
      ");\r\n",
      "  assign out = value;\r\n",
      "\r\n",
      "endmodule //coreir_const\r\n",
      "\r\n",
      "module Add22_cout (\r\n",
      "  output  COUT,\r\n",
      "  input [21:0] I0,\r\n",
      "  input [21:0] I1,\r\n",
      "  output [21:0] O\r\n",
      ");\r\n",
      "  //Wire declarations for instance 'bit_const_0_None' (Module corebit_const)\r\n",
      "  wire  bit_const_0_None__out;\r\n",
      "  corebit_const #(.value(0)) bit_const_0_None(\r\n",
      "    .out(bit_const_0_None__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst0' (Module coreir_add)\r\n",
      "  wire [22:0] inst0__in0;\r\n",
      "  wire [22:0] inst0__in1;\r\n",
      "  wire [22:0] inst0__out;\r\n",
      "  coreir_add #(.width(23)) inst0(\r\n",
      "    .in0(inst0__in0),\r\n",
      "    .in1(inst0__in1),\r\n",
      "    .out(inst0__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //All the connections\r\n",
      "  assign inst0__in0[22] = bit_const_0_None__out;\r\n",
      "  assign inst0__in1[22] = bit_const_0_None__out;\r\n",
      "  assign inst0__in0[0] = I0[0];\r\n",
      "  assign inst0__in0[10] = I0[10];\r\n",
      "  assign inst0__in0[11] = I0[11];\r\n",
      "  assign inst0__in0[12] = I0[12];\r\n",
      "  assign inst0__in0[13] = I0[13];\r\n",
      "  assign inst0__in0[14] = I0[14];\r\n",
      "  assign inst0__in0[15] = I0[15];\r\n",
      "  assign inst0__in0[16] = I0[16];\r\n",
      "  assign inst0__in0[17] = I0[17];\r\n",
      "  assign inst0__in0[18] = I0[18];\r\n",
      "  assign inst0__in0[19] = I0[19];\r\n",
      "  assign inst0__in0[1] = I0[1];\r\n",
      "  assign inst0__in0[20] = I0[20];\r\n",
      "  assign inst0__in0[21] = I0[21];\r\n",
      "  assign inst0__in0[2] = I0[2];\r\n",
      "  assign inst0__in0[3] = I0[3];\r\n",
      "  assign inst0__in0[4] = I0[4];\r\n",
      "  assign inst0__in0[5] = I0[5];\r\n",
      "  assign inst0__in0[6] = I0[6];\r\n",
      "  assign inst0__in0[7] = I0[7];\r\n",
      "  assign inst0__in0[8] = I0[8];\r\n",
      "  assign inst0__in0[9] = I0[9];\r\n",
      "  assign inst0__in1[0] = I1[0];\r\n",
      "  assign inst0__in1[10] = I1[10];\r\n",
      "  assign inst0__in1[11] = I1[11];\r\n",
      "  assign inst0__in1[12] = I1[12];\r\n",
      "  assign inst0__in1[13] = I1[13];\r\n",
      "  assign inst0__in1[14] = I1[14];\r\n",
      "  assign inst0__in1[15] = I1[15];\r\n",
      "  assign inst0__in1[16] = I1[16];\r\n",
      "  assign inst0__in1[17] = I1[17];\r\n",
      "  assign inst0__in1[18] = I1[18];\r\n",
      "  assign inst0__in1[19] = I1[19];\r\n",
      "  assign inst0__in1[1] = I1[1];\r\n",
      "  assign inst0__in1[20] = I1[20];\r\n",
      "  assign inst0__in1[21] = I1[21];\r\n",
      "  assign inst0__in1[2] = I1[2];\r\n",
      "  assign inst0__in1[3] = I1[3];\r\n",
      "  assign inst0__in1[4] = I1[4];\r\n",
      "  assign inst0__in1[5] = I1[5];\r\n",
      "  assign inst0__in1[6] = I1[6];\r\n",
      "  assign inst0__in1[7] = I1[7];\r\n",
      "  assign inst0__in1[8] = I1[8];\r\n",
      "  assign inst0__in1[9] = I1[9];\r\n",
      "  assign O[0] = inst0__out[0];\r\n",
      "  assign O[10] = inst0__out[10];\r\n",
      "  assign O[11] = inst0__out[11];\r\n",
      "  assign O[12] = inst0__out[12];\r\n",
      "  assign O[13] = inst0__out[13];\r\n",
      "  assign O[14] = inst0__out[14];\r\n",
      "  assign O[15] = inst0__out[15];\r\n",
      "  assign O[16] = inst0__out[16];\r\n",
      "  assign O[17] = inst0__out[17];\r\n",
      "  assign O[18] = inst0__out[18];\r\n",
      "  assign O[19] = inst0__out[19];\r\n",
      "  assign O[1] = inst0__out[1];\r\n",
      "  assign O[20] = inst0__out[20];\r\n",
      "  assign O[21] = inst0__out[21];\r\n",
      "  assign COUT = inst0__out[22];\r\n",
      "  assign O[2] = inst0__out[2];\r\n",
      "  assign O[3] = inst0__out[3];\r\n",
      "  assign O[4] = inst0__out[4];\r\n",
      "  assign O[5] = inst0__out[5];\r\n",
      "  assign O[6] = inst0__out[6];\r\n",
      "  assign O[7] = inst0__out[7];\r\n",
      "  assign O[8] = inst0__out[8];\r\n",
      "  assign O[9] = inst0__out[9];\r\n",
      "\r\n",
      "endmodule //Add22_cout\r\n",
      "\r\n",
      "module Counter22_COUT (\r\n",
      "  input  CLK,\r\n",
      "  output  COUT,\r\n",
      "  output [21:0] O\r\n",
      ");\r\n",
      "  //Wire declarations for instance 'const_1_22' (Module coreir_const)\r\n",
      "  wire [21:0] const_1_22__out;\r\n",
      "  coreir_const #(.value(22'b0000000000000000000001),.width(22)) const_1_22(\r\n",
      "    .out(const_1_22__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst0' (Module Add22_cout)\r\n",
      "  wire  inst0__COUT;\r\n",
      "  wire [21:0] inst0__I0;\r\n",
      "  wire [21:0] inst0__I1;\r\n",
      "  wire [21:0] inst0__O;\r\n",
      "  Add22_cout inst0(\r\n",
      "    .COUT(inst0__COUT),\r\n",
      "    .I0(inst0__I0),\r\n",
      "    .I1(inst0__I1),\r\n",
      "    .O(inst0__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //Wire declarations for instance 'inst1' (Module coreir_reg)\r\n",
      "  wire  inst1__clk;\r\n",
      "  wire [21:0] inst1__in;\r\n",
      "  wire [21:0] inst1__out;\r\n",
      "  coreir_reg #(.clk_posedge(1),.init(22'b0000000000000000000000),.width(22)) inst1(\r\n",
      "    .clk(inst1__clk),\r\n",
      "    .in(inst1__in),\r\n",
      "    .out(inst1__out)\r\n",
      "  );\r\n",
      "\r\n",
      "  //All the connections\r\n",
      "  assign COUT = inst0__COUT;\r\n",
      "  assign inst0__I0[21:0] = inst1__out[21:0];\r\n",
      "  assign O[21:0] = inst1__out[21:0];\r\n",
      "  assign inst1__in[21:0] = inst0__O[21:0];\r\n",
      "  assign inst1__clk = CLK;\r\n",
      "  assign inst0__I1[21:0] = const_1_22__out[21:0];\r\n",
      "\r\n",
      "endmodule //Counter22_COUT\r\n",
      "\r\n",
      "module main (\r\n",
      "  input  CLKIN,\r\n",
      "  output  D5\r\n",
      ");\r\n",
      "  //Wire declarations for instance 'inst0' (Module Counter22_COUT)\r\n",
      "  wire  inst0__CLK;\r\n",
      "  wire  inst0__COUT;\r\n",
      "  wire [21:0] inst0__O;\r\n",
      "  Counter22_COUT inst0(\r\n",
      "    .CLK(inst0__CLK),\r\n",
      "    .COUT(inst0__COUT),\r\n",
      "    .O(inst0__O)\r\n",
      "  );\r\n",
      "\r\n",
      "  //All the connections\r\n",
      "  assign inst0__CLK = CLKIN;\r\n",
      "  assign D5 = inst0__O[21];\r\n",
      "\r\n",
      "endmodule //main\r\n"
     ]
    }
   ],
   "source": [
    "%cat build/blink_coreir.v"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "init..\n",
      "Can't find iCE FTDI USB device (vendor_id 0x0403, device_id 0x6010).\n",
      "ABORT.\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "cd build\n",
    "yosys -q -p 'synth_ice40 -top main -blif blink_coreir.blif' blink_coreir.v\n",
    "arachne-pnr -q -d 1k -o blink_coreir.txt -p blink_coreir.pcf blink_coreir.blif \n",
    "icepack blink_coreir.txt blink_coreir.bin\n",
    "iceprog blink_coreir.bin"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
