[2021-09-09 10:07:35,399]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-09 10:07:35,399]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:36,169]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; ".

Peak memory: 14315520 bytes

[2021-09-09 10:07:36,170]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:36,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34947072 bytes

[2021-09-09 10:07:36,303]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-09 10:07:36,303]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:36,360]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :153
score:100
	Report mapping result:
		klut_size()     :188
		klut.num_gates():153
		max delay       :9
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :129
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 8409088 bytes

[2021-09-09 10:07:36,360]mapper_test.py:220:[INFO]: area: 153 level: 9
[2021-09-09 12:09:56,791]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-09 12:09:56,791]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:09:57,662]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; ".

Peak memory: 14360576 bytes

[2021-09-09 12:09:57,662]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:09:57,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34779136 bytes

[2021-09-09 12:09:57,805]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-09 12:09:57,805]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:10:00,024]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :153
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :190
score:100
	Report mapping result:
		klut_size()     :225
		klut.num_gates():190
		max delay       :8
		max area        :190
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :153
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 19222528 bytes

[2021-09-09 12:10:00,025]mapper_test.py:220:[INFO]: area: 190 level: 8
[2021-09-09 13:39:33,000]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-09 13:39:33,000]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:39:33,767]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; ".

Peak memory: 14237696 bytes

[2021-09-09 13:39:33,767]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:39:33,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34709504 bytes

[2021-09-09 13:39:33,900]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-09 13:39:33,900]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:35,988]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :154
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :221
score:100
	Report mapping result:
		klut_size()     :189
		klut.num_gates():154
		max delay       :9
		max area        :154
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :11
		LUT fanins:4	 numbers :127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 19058688 bytes

[2021-09-09 13:39:35,989]mapper_test.py:220:[INFO]: area: 154 level: 9
[2021-09-09 15:10:50,094]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-09 15:10:50,094]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:10:50,094]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:10:50,235]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34742272 bytes

[2021-09-09 15:10:50,237]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-09 15:10:50,238]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:10:52,542]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :176
score:100
	Report mapping result:
		klut_size()     :211
		klut.num_gates():176
		max delay       :8
		max area        :176
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :64
		LUT fanins:4	 numbers :76
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 19046400 bytes

[2021-09-09 15:10:52,543]mapper_test.py:220:[INFO]: area: 176 level: 8
[2021-09-09 15:39:54,380]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-09 15:39:54,380]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:39:54,380]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:39:54,521]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34664448 bytes

[2021-09-09 15:39:54,523]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-09 15:39:54,524]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:39:56,828]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :176
score:100
	Report mapping result:
		klut_size()     :211
		klut.num_gates():176
		max delay       :8
		max area        :176
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :64
		LUT fanins:4	 numbers :76
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 19111936 bytes

[2021-09-09 15:39:56,828]mapper_test.py:220:[INFO]: area: 176 level: 8
[2021-09-09 16:17:57,728]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-09 16:17:57,729]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:17:57,729]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:17:57,869]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34566144 bytes

[2021-09-09 16:17:57,871]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-09 16:17:57,871]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:18:00,175]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :176
score:100
	Report mapping result:
		klut_size()     :211
		klut.num_gates():176
		max delay       :8
		max area        :176
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :64
		LUT fanins:4	 numbers :76
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 19279872 bytes

[2021-09-09 16:18:00,175]mapper_test.py:220:[INFO]: area: 176 level: 8
[2021-09-09 16:52:43,632]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-09 16:52:43,632]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:52:43,633]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:52:43,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34787328 bytes

[2021-09-09 16:52:43,805]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-09 16:52:43,806]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:52:46,103]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :176
score:100
	Report mapping result:
		klut_size()     :211
		klut.num_gates():176
		max delay       :8
		max area        :176
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :64
		LUT fanins:4	 numbers :76
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 19267584 bytes

[2021-09-09 16:52:46,104]mapper_test.py:220:[INFO]: area: 176 level: 8
[2021-09-09 17:29:02,401]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-09 17:29:02,401]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:02,401]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:02,544]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34611200 bytes

[2021-09-09 17:29:02,546]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-09 17:29:02,546]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:04,842]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :176
score:100
	Report mapping result:
		klut_size()     :211
		klut.num_gates():176
		max delay       :8
		max area        :176
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :64
		LUT fanins:4	 numbers :76
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 19292160 bytes

[2021-09-09 17:29:04,843]mapper_test.py:220:[INFO]: area: 176 level: 8
[2021-09-13 23:33:21,165]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-13 23:33:21,165]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:21,165]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:21,315]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34238464 bytes

[2021-09-13 23:33:21,318]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-13 23:33:21,318]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:23,307]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :202
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 15294464 bytes

[2021-09-13 23:33:23,308]mapper_test.py:220:[INFO]: area: 137 level: 9
[2021-09-13 23:42:59,164]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-13 23:42:59,164]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:59,165]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:59,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34451456 bytes

[2021-09-13 23:42:59,347]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-13 23:42:59,347]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:59,405]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 7753728 bytes

[2021-09-13 23:42:59,406]mapper_test.py:220:[INFO]: area: 137 level: 9
[2021-09-14 09:03:23,874]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-14 09:03:23,874]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:23,874]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:24,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34238464 bytes

[2021-09-14 09:03:24,049]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-14 09:03:24,050]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:26,043]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :176
score:100
	Report mapping result:
		klut_size()     :211
		klut.num_gates():176
		max delay       :8
		max area        :176
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :64
		LUT fanins:4	 numbers :76
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 19185664 bytes

[2021-09-14 09:03:26,044]mapper_test.py:220:[INFO]: area: 176 level: 8
[2021-09-14 09:21:57,246]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-14 09:21:57,246]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:57,246]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:57,398]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34361344 bytes

[2021-09-14 09:21:57,400]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-14 09:21:57,401]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:57,459]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 8491008 bytes

[2021-09-14 09:21:57,459]mapper_test.py:220:[INFO]: area: 137 level: 9
[2021-09-15 15:36:23,262]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-15 15:36:23,263]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:23,263]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:23,383]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34283520 bytes

[2021-09-15 15:36:23,385]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-15 15:36:23,386]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:25,202]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :175
score:100
	Report mapping result:
		klut_size()     :210
		klut.num_gates():175
		max delay       :8
		max area        :175
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :76
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 16470016 bytes

[2021-09-15 15:36:25,203]mapper_test.py:220:[INFO]: area: 175 level: 8
[2021-09-15 15:55:14,346]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-15 15:55:14,346]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:14,346]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:14,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34394112 bytes

[2021-09-15 15:55:14,463]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-15 15:55:14,464]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:14,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 7905280 bytes

[2021-09-15 15:55:14,512]mapper_test.py:220:[INFO]: area: 137 level: 9
[2021-09-18 14:06:49,080]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-18 14:06:49,080]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:49,080]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:49,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34148352 bytes

[2021-09-18 14:06:49,268]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-18 14:06:49,268]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:51,078]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :176
score:100
	Report mapping result:
		klut_size()     :211
		klut.num_gates():176
		max delay       :8
		max area        :176
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :64
		LUT fanins:4	 numbers :76
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 15388672 bytes

[2021-09-18 14:06:51,079]mapper_test.py:220:[INFO]: area: 176 level: 8
[2021-09-18 16:31:20,825]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-18 16:31:20,825]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:20,825]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:20,945]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34312192 bytes

[2021-09-18 16:31:20,947]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-18 16:31:20,948]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:22,757]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :174
score:100
	Report mapping result:
		klut_size()     :209
		klut.num_gates():174
		max delay       :8
		max area        :174
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :76
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 13795328 bytes

[2021-09-18 16:31:22,758]mapper_test.py:220:[INFO]: area: 174 level: 8
[2021-09-22 09:00:34,069]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-22 09:00:34,070]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:34,070]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:34,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34099200 bytes

[2021-09-22 09:00:34,194]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-22 09:00:34,194]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:35,089]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	Report mapping result:
		klut_size()     :209
		klut.num_gates():174
		max delay       :9
		max area        :174
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :75
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 12546048 bytes

[2021-09-22 09:00:35,089]mapper_test.py:220:[INFO]: area: 174 level: 9
[2021-09-22 11:30:00,604]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-22 11:30:00,604]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:30:00,605]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:30:00,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34349056 bytes

[2021-09-22 11:30:00,725]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-22 11:30:00,725]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:30:02,603]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 13955072 bytes

[2021-09-22 11:30:02,604]mapper_test.py:220:[INFO]: area: 179 level: 8
[2021-09-23 16:49:15,610]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-23 16:49:15,610]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:15,611]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:15,764]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34197504 bytes

[2021-09-23 16:49:15,766]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-23 16:49:15,766]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:17,629]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
balancing!
	current map manager:
		current min nodes:391
		current min depth:21
rewriting!
	current map manager:
		current min nodes:391
		current min depth:21
balancing!
	current map manager:
		current min nodes:391
		current min depth:21
rewriting!
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 14299136 bytes

[2021-09-23 16:49:17,630]mapper_test.py:220:[INFO]: area: 179 level: 8
[2021-09-23 17:12:06,191]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-23 17:12:06,191]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:06,192]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:06,308]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34336768 bytes

[2021-09-23 17:12:06,310]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-23 17:12:06,310]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:08,095]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
balancing!
	current map manager:
		current min nodes:391
		current min depth:21
rewriting!
	current map manager:
		current min nodes:391
		current min depth:21
balancing!
	current map manager:
		current min nodes:391
		current min depth:21
rewriting!
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 13897728 bytes

[2021-09-23 17:12:08,096]mapper_test.py:220:[INFO]: area: 179 level: 8
[2021-09-23 18:13:47,469]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-23 18:13:47,469]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:47,469]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:47,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34230272 bytes

[2021-09-23 18:13:47,588]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-23 18:13:47,589]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:49,370]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
balancing!
	current map manager:
		current min nodes:391
		current min depth:21
rewriting!
	current map manager:
		current min nodes:391
		current min depth:21
balancing!
	current map manager:
		current min nodes:391
		current min depth:21
rewriting!
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 14233600 bytes

[2021-09-23 18:13:49,371]mapper_test.py:220:[INFO]: area: 179 level: 8
[2021-09-27 16:40:53,169]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-27 16:40:53,169]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:40:53,170]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:40:53,343]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34312192 bytes

[2021-09-27 16:40:53,345]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-27 16:40:53,345]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:40:55,193]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
balancing!
	current map manager:
		current min nodes:391
		current min depth:21
rewriting!
	current map manager:
		current min nodes:391
		current min depth:21
balancing!
	current map manager:
		current min nodes:391
		current min depth:21
rewriting!
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 14368768 bytes

[2021-09-27 16:40:55,193]mapper_test.py:220:[INFO]: area: 179 level: 8
[2021-09-27 17:47:36,285]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-27 17:47:36,285]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:36,286]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:36,406]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34185216 bytes

[2021-09-27 17:47:36,408]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-27 17:47:36,408]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:38,295]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
balancing!
	current map manager:
		current min nodes:391
		current min depth:21
rewriting!
	current map manager:
		current min nodes:391
		current min depth:21
balancing!
	current map manager:
		current min nodes:391
		current min depth:21
rewriting!
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 13840384 bytes

[2021-09-27 17:47:38,295]mapper_test.py:220:[INFO]: area: 179 level: 8
[2021-09-28 02:13:49,764]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-28 02:13:49,764]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:13:49,764]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:13:49,926]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34308096 bytes

[2021-09-28 02:13:49,928]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-28 02:13:49,928]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:13:51,744]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 14090240 bytes

[2021-09-28 02:13:51,745]mapper_test.py:220:[INFO]: area: 179 level: 8
[2021-09-28 16:53:07,866]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-28 16:53:07,866]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:07,866]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:07,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34390016 bytes

[2021-09-28 16:53:07,985]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-28 16:53:07,985]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:09,760]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 14069760 bytes

[2021-09-28 16:53:09,760]mapper_test.py:220:[INFO]: area: 179 level: 8
[2021-09-28 17:32:10,543]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-09-28 17:32:10,543]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:10,544]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:10,667]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34283520 bytes

[2021-09-28 17:32:10,669]mapper_test.py:156:[INFO]: area: 111 level: 9
[2021-09-28 17:32:10,669]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:12,514]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 15044608 bytes

[2021-09-28 17:32:12,515]mapper_test.py:220:[INFO]: area: 179 level: 8
[2021-10-09 10:43:38,739]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-09 10:43:38,739]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:38,739]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:38,856]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34189312 bytes

[2021-10-09 10:43:38,858]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-09 10:43:38,858]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:39,021]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 8310784 bytes

[2021-10-09 10:43:39,022]mapper_test.py:224:[INFO]: area: 179 level: 8
[2021-10-09 11:26:10,466]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-09 11:26:10,467]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:10,467]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:10,585]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34193408 bytes

[2021-10-09 11:26:10,587]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-09 11:26:10,588]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:10,750]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 8282112 bytes

[2021-10-09 11:26:10,750]mapper_test.py:224:[INFO]: area: 179 level: 8
[2021-10-09 16:34:17,771]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-09 16:34:17,772]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:17,772]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:17,896]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34516992 bytes

[2021-10-09 16:34:17,898]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-09 16:34:17,898]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:18,764]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 11563008 bytes

[2021-10-09 16:34:18,764]mapper_test.py:224:[INFO]: area: 137 level: 9
[2021-10-09 16:51:20,938]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-09 16:51:20,939]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:20,939]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:21,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34353152 bytes

[2021-10-09 16:51:21,063]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-09 16:51:21,063]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:21,913]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 11427840 bytes

[2021-10-09 16:51:21,914]mapper_test.py:224:[INFO]: area: 137 level: 9
[2021-10-12 11:03:39,302]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-12 11:03:39,303]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:39,303]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:39,431]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34217984 bytes

[2021-10-12 11:03:39,434]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-12 11:03:39,434]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:41,338]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 13492224 bytes

[2021-10-12 11:03:41,339]mapper_test.py:224:[INFO]: area: 179 level: 8
[2021-10-12 11:20:30,231]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-12 11:20:30,231]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:30,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:30,354]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34537472 bytes

[2021-10-12 11:20:30,357]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-12 11:20:30,357]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:30,526]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 7938048 bytes

[2021-10-12 11:20:30,526]mapper_test.py:224:[INFO]: area: 179 level: 8
[2021-10-12 13:39:08,776]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-12 13:39:08,776]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:08,776]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:08,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34582528 bytes

[2021-10-12 13:39:08,900]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-12 13:39:08,900]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:10,858]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 13451264 bytes

[2021-10-12 13:39:10,858]mapper_test.py:224:[INFO]: area: 179 level: 8
[2021-10-12 15:09:46,696]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-12 15:09:46,696]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:46,697]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:46,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34570240 bytes

[2021-10-12 15:09:46,826]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-12 15:09:46,826]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:48,697]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 13070336 bytes

[2021-10-12 15:09:48,697]mapper_test.py:224:[INFO]: area: 179 level: 8
[2021-10-12 18:54:48,669]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-12 18:54:48,669]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:48,670]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:54:48,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34308096 bytes

[2021-10-12 18:54:48,795]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-12 18:54:48,795]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:50,681]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 12472320 bytes

[2021-10-12 18:54:50,681]mapper_test.py:224:[INFO]: area: 179 level: 8
[2021-10-18 11:48:19,868]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-18 11:48:19,868]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:19,869]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:19,994]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34074624 bytes

[2021-10-18 11:48:19,996]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-18 11:48:19,996]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:21,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 12320768 bytes

[2021-10-18 11:48:21,867]mapper_test.py:224:[INFO]: area: 179 level: 8
[2021-10-18 12:04:42,971]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-18 12:04:42,971]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:42,971]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:43,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34181120 bytes

[2021-10-18 12:04:43,150]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-18 12:04:43,150]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:43,194]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 6512640 bytes

[2021-10-18 12:04:43,194]mapper_test.py:224:[INFO]: area: 137 level: 9
[2021-10-19 14:12:38,846]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-19 14:12:38,847]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:38,847]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:38,972]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34181120 bytes

[2021-10-19 14:12:38,975]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-19 14:12:38,975]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:39,011]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 6455296 bytes

[2021-10-19 14:12:39,012]mapper_test.py:224:[INFO]: area: 137 level: 9
[2021-10-22 13:35:36,790]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-22 13:35:36,790]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:36,790]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:36,911]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34398208 bytes

[2021-10-22 13:35:36,913]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-22 13:35:36,914]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:37,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 9490432 bytes

[2021-10-22 13:35:37,028]mapper_test.py:224:[INFO]: area: 137 level: 9
[2021-10-22 13:56:29,614]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-22 13:56:29,614]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:29,615]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:29,737]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34213888 bytes

[2021-10-22 13:56:29,739]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-22 13:56:29,739]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:29,853]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 9404416 bytes

[2021-10-22 13:56:29,854]mapper_test.py:224:[INFO]: area: 137 level: 9
[2021-10-22 14:02:59,828]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-22 14:02:59,829]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:59,829]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:59,994]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34250752 bytes

[2021-10-22 14:02:59,996]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-22 14:02:59,996]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:00,046]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 6455296 bytes

[2021-10-22 14:03:00,046]mapper_test.py:224:[INFO]: area: 137 level: 9
[2021-10-22 14:06:21,089]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-22 14:06:21,089]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:21,090]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:21,211]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34209792 bytes

[2021-10-22 14:06:21,213]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-22 14:06:21,213]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:21,247]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 6569984 bytes

[2021-10-22 14:06:21,248]mapper_test.py:224:[INFO]: area: 137 level: 9
[2021-10-23 13:37:41,617]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-23 13:37:41,618]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:41,618]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:41,742]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34414592 bytes

[2021-10-23 13:37:41,744]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-23 13:37:41,745]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:43,615]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :222
score:100
	Report mapping result:
		klut_size()     :257
		klut.num_gates():222
		max delay       :10
		max area        :222
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :56
		LUT fanins:3	 numbers :71
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 12513280 bytes

[2021-10-23 13:37:43,615]mapper_test.py:224:[INFO]: area: 222 level: 10
[2021-10-24 17:49:24,531]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-24 17:49:24,531]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:24,532]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:24,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34406400 bytes

[2021-10-24 17:49:24,653]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-24 17:49:24,653]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:26,514]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :222
score:100
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 12525568 bytes

[2021-10-24 17:49:26,515]mapper_test.py:224:[INFO]: area: 137 level: 9
[2021-10-24 18:09:50,011]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-24 18:09:50,012]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:09:50,012]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:09:50,174]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34406400 bytes

[2021-10-24 18:09:50,176]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-24 18:09:50,176]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:09:52,032]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
	current map manager:
		current min nodes:391
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :179
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 12537856 bytes

[2021-10-24 18:09:52,033]mapper_test.py:224:[INFO]: area: 179 level: 8
[2021-10-26 10:26:15,030]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-26 10:26:15,030]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:15,030]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:15,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34263040 bytes

[2021-10-26 10:26:15,163]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-26 10:26:15,163]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:15,213]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	current map manager:
		current min nodes:391
		current min depth:26
	Report mapping result:
		klut_size()     :188
		klut.num_gates():153
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :93
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 6447104 bytes

[2021-10-26 10:26:15,214]mapper_test.py:224:[INFO]: area: 153 level: 9
[2021-10-26 11:07:50,777]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-26 11:07:50,777]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:07:50,778]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:07:50,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34238464 bytes

[2021-10-26 11:07:50,900]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-26 11:07:50,900]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:07:52,780]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :238
		klut.num_gates():203
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :76
		LUT fanins:4	 numbers :92
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 12304384 bytes

[2021-10-26 11:07:52,781]mapper_test.py:224:[INFO]: area: 203 level: 8
[2021-10-26 11:28:23,047]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-26 11:28:23,047]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:23,047]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:23,169]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34418688 bytes

[2021-10-26 11:28:23,171]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-26 11:28:23,171]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:25,040]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :292
		klut.num_gates():257
		max delay       :10
		max area        :222
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :96
		LUT fanins:4	 numbers :117
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 12324864 bytes

[2021-10-26 11:28:25,040]mapper_test.py:224:[INFO]: area: 257 level: 10
[2021-10-26 12:26:26,236]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-26 12:26:26,236]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:26,236]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:26,359]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34144256 bytes

[2021-10-26 12:26:26,362]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-26 12:26:26,362]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:28,227]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :214
		klut.num_gates():179
		max delay       :8
		max area        :179
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :65
		LUT fanins:4	 numbers :79
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 12423168 bytes

[2021-10-26 12:26:28,227]mapper_test.py:224:[INFO]: area: 179 level: 8
[2021-10-26 14:13:40,726]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-26 14:13:40,727]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:40,727]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:40,850]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34246656 bytes

[2021-10-26 14:13:40,853]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-26 14:13:40,853]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:40,890]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :188
		klut.num_gates():153
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :93
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 6295552 bytes

[2021-10-26 14:13:40,891]mapper_test.py:224:[INFO]: area: 153 level: 9
[2021-10-29 16:10:45,857]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-10-29 16:10:45,857]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:45,858]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:45,979]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34160640 bytes

[2021-10-29 16:10:45,981]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-10-29 16:10:45,981]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:46,040]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :279
		klut.num_gates():244
		max delay       :9
		max area        :244
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :71
		LUT fanins:4	 numbers :110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
Peak memory: 6262784 bytes

[2021-10-29 16:10:46,041]mapper_test.py:224:[INFO]: area: 244 level: 9
[2021-11-03 09:52:48,609]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-03 09:52:48,609]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:48,609]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:48,729]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34308096 bytes

[2021-11-03 09:52:48,731]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-03 09:52:48,732]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:48,823]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :279
		klut.num_gates():244
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :71
		LUT fanins:4	 numbers :110
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig_output.v
	Peak memory: 6877184 bytes

[2021-11-03 09:52:48,824]mapper_test.py:226:[INFO]: area: 244 level: 9
[2021-11-03 10:05:00,176]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-03 10:05:00,176]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:00,177]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:00,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34095104 bytes

[2021-11-03 10:05:00,304]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-03 10:05:00,305]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:00,368]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :259
		klut.num_gates():224
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :132
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig_output.v
	Peak memory: 6844416 bytes

[2021-11-03 10:05:00,369]mapper_test.py:226:[INFO]: area: 224 level: 9
[2021-11-03 13:45:00,308]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-03 13:45:00,309]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:00,309]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:00,430]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34185216 bytes

[2021-11-03 13:45:00,432]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-03 13:45:00,432]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:00,496]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :259
		klut.num_gates():224
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :132
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig_output.v
	Peak memory: 6991872 bytes

[2021-11-03 13:45:00,497]mapper_test.py:226:[INFO]: area: 224 level: 9
[2021-11-03 13:51:15,378]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-03 13:51:15,378]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:15,378]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:15,502]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34426880 bytes

[2021-11-03 13:51:15,504]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-03 13:51:15,505]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:15,568]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :259
		klut.num_gates():224
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :132
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig_output.v
	Peak memory: 6881280 bytes

[2021-11-03 13:51:15,568]mapper_test.py:226:[INFO]: area: 224 level: 9
[2021-11-04 15:58:14,182]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-04 15:58:14,182]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:14,183]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:14,316]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34062336 bytes

[2021-11-04 15:58:14,318]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-04 15:58:14,318]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:14,418]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :179
		klut.num_gates():144
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :104
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig_output.v
	Peak memory: 6750208 bytes

[2021-11-04 15:58:14,419]mapper_test.py:226:[INFO]: area: 144 level: 9
[2021-11-16 12:28:52,486]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-16 12:28:52,486]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:52,487]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:52,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34156544 bytes

[2021-11-16 12:28:52,613]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-16 12:28:52,613]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:52,654]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
Mapping time: 0.007286 secs
	Report mapping result:
		klut_size()     :179
		klut.num_gates():144
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 6213632 bytes

[2021-11-16 12:28:52,654]mapper_test.py:228:[INFO]: area: 144 level: 9
[2021-11-16 14:17:50,169]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-16 14:17:50,169]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:50,169]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:50,290]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34263040 bytes

[2021-11-16 14:17:50,292]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-16 14:17:50,292]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:50,332]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
Mapping time: 0.007042 secs
	Report mapping result:
		klut_size()     :179
		klut.num_gates():144
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 6447104 bytes

[2021-11-16 14:17:50,333]mapper_test.py:228:[INFO]: area: 144 level: 9
[2021-11-16 14:24:11,998]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-16 14:24:11,998]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:11,998]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:12,117]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34349056 bytes

[2021-11-16 14:24:12,119]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-16 14:24:12,120]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:12,160]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
Mapping time: 0.007021 secs
	Report mapping result:
		klut_size()     :179
		klut.num_gates():144
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :104
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 6533120 bytes

[2021-11-16 14:24:12,161]mapper_test.py:228:[INFO]: area: 144 level: 9
[2021-11-17 16:36:49,382]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-17 16:36:49,383]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:49,383]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:49,506]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34287616 bytes

[2021-11-17 16:36:49,508]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-17 16:36:49,509]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:49,548]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
Mapping time: 0.007096 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 6340608 bytes

[2021-11-17 16:36:49,549]mapper_test.py:228:[INFO]: area: 137 level: 9
[2021-11-18 10:19:28,893]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-18 10:19:28,893]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:28,894]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:29,019]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34086912 bytes

[2021-11-18 10:19:29,021]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-18 10:19:29,021]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:29,069]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
Mapping time: 0.013519 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 6733824 bytes

[2021-11-18 10:19:29,069]mapper_test.py:228:[INFO]: area: 137 level: 9
[2021-11-23 16:12:19,606]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-23 16:12:19,606]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:19,607]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:19,725]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34111488 bytes

[2021-11-23 16:12:19,727]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-23 16:12:19,728]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:19,799]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
Mapping time: 0.01942 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 7061504 bytes

[2021-11-23 16:12:19,799]mapper_test.py:228:[INFO]: area: 137 level: 9
[2021-11-23 16:43:18,180]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-23 16:43:18,181]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:18,181]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:18,366]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34131968 bytes

[2021-11-23 16:43:18,369]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-23 16:43:18,369]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:18,434]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
Mapping time: 0.019639 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 6774784 bytes

[2021-11-23 16:43:18,435]mapper_test.py:228:[INFO]: area: 137 level: 9
[2021-11-24 11:39:24,975]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-24 11:39:24,976]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:24,976]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:25,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34615296 bytes

[2021-11-24 11:39:25,107]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-24 11:39:25,108]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:25,141]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
Mapping time: 0.00033 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 6373376 bytes

[2021-11-24 11:39:25,142]mapper_test.py:228:[INFO]: area: 137 level: 9
[2021-11-24 12:02:38,799]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-24 12:02:38,800]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:38,800]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:38,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34414592 bytes

[2021-11-24 12:02:38,926]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-24 12:02:38,926]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:38,966]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
Mapping time: 0.000292 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 6410240 bytes

[2021-11-24 12:02:38,967]mapper_test.py:228:[INFO]: area: 137 level: 9
[2021-11-24 12:06:28,958]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-24 12:06:28,958]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:28,959]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:29,082]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34222080 bytes

[2021-11-24 12:06:29,084]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-24 12:06:29,084]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:29,124]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
Mapping time: 0.007108 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 6533120 bytes

[2021-11-24 12:06:29,125]mapper_test.py:228:[INFO]: area: 137 level: 9
[2021-11-24 12:12:01,649]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-24 12:12:01,650]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:01,650]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:01,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34590720 bytes

[2021-11-24 12:12:01,780]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-24 12:12:01,781]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:01,820]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00193 secs
	Report mapping result:
		klut_size()     :155
		klut.num_gates():120
		max delay       :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :43
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 6483968 bytes

[2021-11-24 12:12:01,820]mapper_test.py:228:[INFO]: area: 120 level: 14
[2021-11-24 12:58:27,104]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-24 12:58:27,104]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:27,104]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:27,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34136064 bytes

[2021-11-24 12:58:27,233]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-24 12:58:27,234]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:27,288]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
Mapping time: 0.011278 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():137
		max delay       :9
		max area        :137
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 6283264 bytes

[2021-11-24 12:58:27,288]mapper_test.py:228:[INFO]: area: 137 level: 9
[2021-11-24 13:14:49,936]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-24 13:14:49,938]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:14:49,938]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:14:50,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34459648 bytes

[2021-11-24 13:14:50,108]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-24 13:14:50,109]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:14:52,000]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
Mapping time: 0.007044 secs
Mapping time: 0.010708 secs
	Report mapping result:
		klut_size()     :209
		klut.num_gates():174
		max delay       :8
		max area        :174
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :75
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 12189696 bytes

[2021-11-24 13:14:52,000]mapper_test.py:228:[INFO]: area: 174 level: 8
[2021-11-24 13:37:32,255]mapper_test.py:79:[INFO]: run case "C1908.iscas_comb"
[2021-11-24 13:37:32,255]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:32,255]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:32,378]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     357.  Ch =     0.  Total mem =    0.06 MB. Peak cut mem =    0.02 MB.
P:  Del =    9.00.  Ar =     131.0.  Edge =      413.  Cut =     2877.  T =     0.00 sec
P:  Del =    9.00.  Ar =     121.0.  Edge =      420.  Cut =     2686.  T =     0.00 sec
P:  Del =    9.00.  Ar =     114.0.  Edge =      363.  Cut =     2721.  T =     0.00 sec
E:  Del =    9.00.  Ar =     112.0.  Edge =      361.  Cut =     2721.  T =     0.00 sec
F:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
E:  Del =    9.00.  Ar =     113.0.  Edge =      362.  Cut =     1730.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1725.  T =     0.00 sec
A:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
E:  Del =    9.00.  Ar =     111.0.  Edge =      351.  Cut =     1724.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       42     37.84 %
Or           =        0      0.00 %
Other        =       69     62.16 %
TOTAL        =      111    100.00 %
Level =    6.  COs =   16.    64.0 %
Level =    8.  COs =    2.    72.0 %
Level =    9.  COs =    7.   100.0 %
Peak memory: 34107392 bytes

[2021-11-24 13:37:32,380]mapper_test.py:160:[INFO]: area: 111 level: 9
[2021-11-24 13:37:32,381]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:34,234]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.opt.aig
Mapping time: 0.00028 secs
Mapping time: 0.000366 secs
	Report mapping result:
		klut_size()     :209
		klut.num_gates():174
		max delay       :8
		max area        :174
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :63
		LUT fanins:4	 numbers :75
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C1908.iscas_comb/C1908.iscas_comb.ifpga.v
	Peak memory: 12161024 bytes

[2021-11-24 13:37:34,235]mapper_test.py:228:[INFO]: area: 174 level: 8
