$date
	Wed Jun  9 13:51:49 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BancoPruebas $end
$var wire 1 ! active $end
$var wire 1 " validIn_3 $end
$var wire 1 # validIn_2 $end
$var wire 1 $ validIn_1 $end
$var wire 1 % validIn_0 $end
$var wire 1 & reset $end
$var wire 8 ' res_In_3 [7:0] $end
$var wire 8 ( res_In_2 [7:0] $end
$var wire 8 ) res_In_1 [7:0] $end
$var wire 8 * res_In_0 [7:0] $end
$var wire 1 + data_sp $end
$var wire 1 , data_out $end
$var wire 1 - clk_f $end
$var wire 1 . clk_4f $end
$var wire 1 / clk_32f $end
$var wire 1 0 clk_2f $end
$var wire 8 1 In_3 [7:0] $end
$var wire 8 2 In_2 [7:0] $end
$var wire 8 3 In_1 [7:0] $end
$var wire 8 4 In_0 [7:0] $end
$scope module Probador $end
$var wire 8 5 recirculador_desactivado3 [7:0] $end
$var wire 8 6 recirculador_desactivado2 [7:0] $end
$var wire 8 7 recirculador_desactivado1 [7:0] $end
$var wire 8 8 recirculador_desactivado0 [7:0] $end
$var wire 1 , out_serial_conductual $end
$var reg 1 9 active $end
$var reg 1 0 clk_2f $end
$var reg 1 / clk_32f $end
$var reg 1 . clk_4f $end
$var reg 1 - clk_f $end
$var reg 8 : data_in0 [7:0] $end
$var reg 8 ; data_in1 [7:0] $end
$var reg 8 < data_in2 [7:0] $end
$var reg 8 = data_in3 [7:0] $end
$var reg 1 + out_serial2_conductual $end
$var reg 1 & reset $end
$var reg 1 % valid0 $end
$var reg 1 $ valid1 $end
$var reg 1 # valid2 $end
$var reg 1 " valid3 $end
$upscope $end
$scope module transmisior $end
$var wire 1 ! active $end
$var wire 1 0 clk_2f $end
$var wire 1 / clk_32f $end
$var wire 1 . clk_4f $end
$var wire 1 - clk_f $end
$var wire 8 > data_in0 [7:0] $end
$var wire 8 ? data_in1 [7:0] $end
$var wire 8 @ data_in2 [7:0] $end
$var wire 8 A data_in3 [7:0] $end
$var wire 1 + out_serial2_conductual $end
$var wire 1 & reset $end
$var wire 1 % valid0 $end
$var wire 1 $ valid1 $end
$var wire 1 # valid2 $end
$var wire 1 " valid3 $end
$var wire 1 B validsalida $end
$var wire 1 C valid_out_recirculador3 $end
$var wire 1 D valid_out_recirculador2 $end
$var wire 1 E valid_out_recirculador1 $end
$var wire 1 F valid_out_recirculador0 $end
$var wire 8 G recirculador_desactivado3 [7:0] $end
$var wire 8 H recirculador_desactivado2 [7:0] $end
$var wire 8 I recirculador_desactivado1 [7:0] $end
$var wire 8 J recirculador_desactivado0 [7:0] $end
$var wire 1 , out_serial_conductual $end
$var wire 8 K data_serial_paraleloRX [7:0] $end
$var wire 8 L Salida_conductual [7:0] $end
$var wire 1 M IDLEOut $end
$var wire 8 N Entrada3 [7:0] $end
$var wire 8 O Entrada2 [7:0] $end
$var wire 8 P Entrada1 [7:0] $end
$var wire 8 Q Entrada0 [7:0] $end
$scope module muxess $end
$var wire 1 0 clk_2f $end
$var wire 1 . clk_4f $end
$var wire 1 - clk_f $end
$var wire 1 & reset $end
$var wire 1 B validsalida $end
$var wire 1 R validsalida0 $end
$var wire 1 S validsalida1 $end
$var wire 1 C validEntrada3 $end
$var wire 1 D validEntrada2 $end
$var wire 1 E validEntrada1 $end
$var wire 1 F validEntrada0 $end
$var wire 8 T Salida_conductual [7:0] $end
$var wire 8 U Salida1 [7:0] $end
$var wire 8 V Salida0 [7:0] $end
$var wire 8 W Entrada3 [7:0] $end
$var wire 8 X Entrada2 [7:0] $end
$var wire 8 Y Entrada1 [7:0] $end
$var wire 8 Z Entrada0 [7:0] $end
$scope module muxitol2 $end
$var wire 1 . clk_4f $end
$var wire 1 & reset $end
$var wire 1 R validEntrada0 $end
$var wire 1 R validsalida $end
$var wire 1 S validEntrada1 $end
$var wire 8 [ Salida_conductual [7:0] $end
$var wire 8 \ Entrada1 [7:0] $end
$var wire 8 ] Entrada0 [7:0] $end
$scope module mux1 $end
$var wire 1 . clk $end
$var wire 1 & reset $end
$var wire 1 R validEntrada0 $end
$var wire 1 S validEntrada1 $end
$var wire 8 ^ Entrada1 [7:0] $end
$var wire 8 _ Entrada0 [7:0] $end
$var reg 8 ` Salida_conductual [7:0] $end
$var reg 1 a selector $end
$var reg 1 b validsalida $end
$upscope $end
$upscope $end
$scope module muxl1 $end
$var wire 1 0 clk_2f $end
$var wire 1 & reset $end
$var wire 1 R validsalida0 $end
$var wire 1 S validsalida1 $end
$var wire 1 C validEntrada3 $end
$var wire 1 D validEntrada2 $end
$var wire 1 E validEntrada1 $end
$var wire 1 F validEntrada0 $end
$var wire 8 c Salida1 [7:0] $end
$var wire 8 d Salida0 [7:0] $end
$var wire 8 e Entrada3 [7:0] $end
$var wire 8 f Entrada2 [7:0] $end
$var wire 8 g Entrada1 [7:0] $end
$var wire 8 h Entrada0 [7:0] $end
$scope module mux1 $end
$var wire 1 0 clk $end
$var wire 1 & reset $end
$var wire 1 E validEntrada1 $end
$var wire 1 F validEntrada0 $end
$var wire 8 i Entrada1 [7:0] $end
$var wire 8 j Entrada0 [7:0] $end
$var reg 8 k Salida_conductual [7:0] $end
$var reg 1 l selector $end
$var reg 1 m validsalida $end
$upscope $end
$scope module mux2 $end
$var wire 1 0 clk $end
$var wire 1 & reset $end
$var wire 1 C validEntrada1 $end
$var wire 1 D validEntrada0 $end
$var wire 8 n Entrada1 [7:0] $end
$var wire 8 o Entrada0 [7:0] $end
$var reg 8 p Salida_conductual [7:0] $end
$var reg 1 q selector $end
$var reg 1 S validsalida $end
$upscope $end
$upscope $end
$upscope $end
$scope module p2s $end
$var wire 1 / clk_32f $end
$var wire 1 . clk_4f $end
$var wire 8 r in_serial [7:0] $end
$var wire 1 & reset $end
$var wire 1 B valid_in $end
$var reg 1 , out_serial_conductual $end
$var reg 3 s selector [2:0] $end
$var reg 3 t selector_2 [2:0] $end
$upscope $end
$scope module recirculadorphy $end
$var wire 1 ! active $end
$var wire 1 - clk $end
$var wire 8 u data_in0 [7:0] $end
$var wire 8 v data_in1 [7:0] $end
$var wire 8 w data_in2 [7:0] $end
$var wire 8 x data_in3 [7:0] $end
$var wire 1 & reset $end
$var wire 1 % valid0 $end
$var wire 1 $ valid1 $end
$var wire 1 # valid2 $end
$var wire 1 " valid3 $end
$var reg 8 y recirculador_activo0 [7:0] $end
$var reg 8 z recirculador_activo1 [7:0] $end
$var reg 8 { recirculador_activo2 [7:0] $end
$var reg 8 | recirculador_activo3 [7:0] $end
$var reg 8 } recirculador_desactivado0 [7:0] $end
$var reg 8 ~ recirculador_desactivado1 [7:0] $end
$var reg 8 !" recirculador_desactivado2 [7:0] $end
$var reg 8 "" recirculador_desactivado3 [7:0] $end
$var reg 1 F valid_out_recirculador0 $end
$var reg 1 E valid_out_recirculador1 $end
$var reg 1 D valid_out_recirculador2 $end
$var reg 1 C valid_out_recirculador3 $end
$upscope $end
$scope module serialaparalelotx $end
$var wire 1 + IDLin $end
$var wire 1 / clk_32f $end
$var wire 1 . clk_4f $end
$var wire 1 & reset $end
$var reg 1 M IDLEOut $end
$var reg 1 #" active_serial_paraleloTX $end
$var reg 8 $" buffer [7:0] $end
$var reg 8 %" buffer_pasado [7:0] $end
$var reg 8 &" data_serial_paraleloTX [7:0] $end
$var integer 32 '" contador [31:0] $end
$var integer 32 (" contador_BC [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ("
b0 '"
bx0000000 &"
bx %"
b0 $"
0#"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b10010 x
b10101010 w
b11111101 v
b11001100 u
b0 t
b0 s
b0 r
0q
b0 p
b0 o
b0 n
xm
0l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
xb
0a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
xS
xR
b0 Q
b0 P
b0 O
b0 N
0M
b0 L
bx0000000 K
b0 J
b0 I
b0 H
b0 G
0F
0E
0D
0C
zB
b10010 A
b10101010 @
b11111101 ?
b11001100 >
b10010 =
b10101010 <
b11111101 ;
b11001100 :
19
b0 8
b0 7
b0 6
b0 5
b11001100 4
b11111101 3
b10101010 2
b10010 1
10
1/
1.
1-
0,
0+
b0 *
b0 )
b0 (
b0 '
0&
1%
1$
1#
1"
x!
$end
#10000000
0/
#20000000
1/
#30000000
0/
#40000000
1/
#50000000
0/
#60000000
1/
#70000000
0/
#80000000
1/
0.
#90000000
0/
#100000000
1/
#110000000
0/
#120000000
1/
#130000000
0/
#140000000
1/
#150000000
0/
#160000000
1/
1.
00
#170000000
0/
#180000000
1/
#190000000
0/
#200000000
1/
#210000000
0/
#220000000
1/
#230000000
0/
#240000000
1/
0.
0-
#250000000
0/
#260000000
1/
#270000000
0/
#280000000
1/
#290000000
0/
#300000000
1/
#310000000
0/
#320000000
0%
1/
1.
10
#330000000
0/
#340000000
1/
#350000000
0/
#360000000
1/
#370000000
0/
#380000000
1/
#390000000
0/
#400000000
1/
0.
#410000000
0/
#420000000
1/
#430000000
0/
#440000000
1/
#450000000
0/
#460000000
1/
#470000000
0/
#480000000
1/
1.
00
1-
#490000000
0/
#500000000
1/
#510000000
0/
#520000000
1/
#530000000
0/
#540000000
1/
#550000000
0/
#560000000
1/
0.
#570000000
0/
#580000000
1/
#590000000
0/
#600000000
1/
#610000000
0/
#620000000
1/
#630000000
0/
#640000000
1%
1/
1.
10
#650000000
0/
#660000000
1/
#670000000
0/
#680000000
1/
#690000000
0/
#700000000
1/
#710000000
0/
#720000000
1/
0.
0-
#730000000
0/
#740000000
1/
#750000000
0/
#760000000
1/
#770000000
0/
#780000000
1/
#790000000
0/
#800000000
1/
1.
00
#810000000
0/
#820000000
1/
#830000000
0/
#840000000
1/
#850000000
0/
#860000000
1/
#870000000
0/
#880000000
1/
0.
#890000000
0/
#900000000
1/
#910000000
0/
#920000000
1/
#930000000
0/
#940000000
1/
#950000000
0/
#960000000
0%
1/
1.
10
1-
#970000000
0/
#980000000
1/
#990000000
0/
#1000000000
1/
#1010000000
0/
#1020000000
1/
#1030000000
0/
#1040000000
1/
0.
#1050000000
0/
#1060000000
1/
#1070000000
0/
#1080000000
1/
#1090000000
0/
#1100000000
1/
#1110000000
0/
#1120000000
1/
1.
00
#1130000000
0/
#1140000000
1/
#1150000000
0/
#1160000000
1/
#1170000000
0/
#1180000000
1/
#1190000000
0/
#1200000000
1/
0.
0-
#1210000000
0/
#1220000000
1/
#1230000000
0/
#1240000000
1/
#1250000000
0/
#1260000000
1/
#1270000000
0/
#1280000000
1%
1/
1.
10
#1290000000
0/
#1300000000
1/
#1310000000
0/
#1320000000
1/
#1330000000
0/
#1340000000
1/
#1350000000
0/
#1360000000
1/
0.
#1370000000
0/
#1380000000
1/
#1390000000
0/
#1400000000
1/
#1410000000
0/
#1420000000
1/
#1430000000
0/
#1440000000
1/
1.
00
1-
#1450000000
0/
#1460000000
1/
#1470000000
0/
#1480000000
1/
#1490000000
0/
#1500000000
1/
#1510000000
0/
#1520000000
1/
0.
#1530000000
0/
#1540000000
1/
#1550000000
0/
#1560000000
1/
#1570000000
0/
#1580000000
1/
#1590000000
0/
#1600000000
1/
1.
10
#1610000000
0/
#1620000000
1/
#1630000000
0/
#1640000000
1/
#1650000000
0/
#1660000000
1/
#1670000000
0/
#1680000000
1/
0.
0-
#1690000000
0/
#1700000000
1/
#1710000000
0/
#1720000000
1/
#1730000000
0/
#1740000000
1/
#1750000000
0/
#1760000000
1/
1.
00
#1770000000
0/
#1780000000
1/
#1790000000
0/
#1800000000
1/
#1810000000
0/
#1820000000
1/
#1830000000
0/
#1840000000
1/
0.
#1850000000
0/
#1860000000
1/
#1870000000
0/
#1880000000
1/
#1890000000
0/
#1900000000
1/
#1910000000
0/
#1920000000
1/
1.
10
1-
