$date
	Wed Mar 26 19:12:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! o_vld $end
$var wire 32 " o_data [31:0] $end
$var reg 1 # arstn $end
$var reg 1 $ clk $end
$var reg 33 % i_data [32:0] $end
$var reg 1 & i_vld $end
$scope module r1 $end
$var wire 1 $ clk $end
$var wire 33 ' i_data [32:0] $end
$var wire 1 & i_vld $end
$var wire 1 # rstn $end
$var wire 33 ( w_convergent [32:0] $end
$var reg 32 ) o_data [31:0] $end
$var reg 1 ! o_vld $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
0&
bx %
0$
0#
bx "
x!
$end
#10000
0!
1$
#20000
0$
#30000
1$
#40000
0$
#50000
1#
1$
#60000
0$
#70000
1$
#80000
0$
#90000
b10000000000000000 (
b1111111111111111 %
b1111111111111111 '
1&
1$
#100000
0$
#110000
b1000000000000000 "
b1000000000000000 )
1!
0&
1$
#120000
0$
#130000
0!
1$
#140000
0$
#150000
1$
#160000
0$
#170000
1$
#180000
0$
#190000
1$
#200000
0$
#210000
1$
#220000
0$
#230000
1$
#240000
0$
#250000
1$
#260000
0$
#270000
1$
#280000
0$
#290000
1$
#300000
0$
#310000
1$
#320000
0$
#330000
1$
#340000
0$
#350000
1$
#360000
0$
#370000
1$
#380000
0$
#390000
1$
#400000
0$
#410000
1$
#420000
0$
#430000
1$
#440000
0$
#450000
1$
#460000
0$
#470000
1$
#480000
0$
#490000
1$
#500000
0$
#510000
1$
#520000
0$
#530000
1$
