digraph "CFG for '_Z6kernelv' function" {
	label="CFG for '_Z6kernelv' function";

	Node0x5ac4040 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%0:\l  %1 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %2 = getelementptr i8, i8 addrspace(4)* %1, i64 4\l  %3 = bitcast i8 addrspace(4)* %2 to i16 addrspace(4)*\l  %4 = load i16, i16 addrspace(4)* %3, align 4, !range !4, !invariant.load !5\l  %5 = getelementptr i8, i8 addrspace(4)* %1, i64 6\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 2, !range !4, !invariant.load !5\l  %8 = tail call i8 addrspace(4)* @llvm.amdgcn.implicitarg.ptr()\l  %9 = getelementptr inbounds i8, i8 addrspace(4)* %8, i64 24\l  %10 = bitcast i8 addrspace(4)* %9 to i64 addrspace(4)*\l  %11 = load i64, i64 addrspace(4)* %10, align 8, !tbaa !6\l  %12 = inttoptr i64 %11 to i8 addrspace(1)*\l  %13 = addrspacecast i8 addrspace(1)* %12 to i8*\l  %14 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %13,\l... i64 noundef 33, i64 noundef 0, i64 noundef 0, i64 noundef 0, i64 noundef 0,\l... i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  %15 = extractelement \<2 x i64\> %14, i64 0\l  br i1 icmp eq (i8* addrspacecast (i8 addrspace(4)* getelementptr inbounds\l... ([42 x i8], [42 x i8] addrspace(4)* @.str, i64 0, i64 0) to i8*), i8* null),\l... label %16, label %20\l|{<s0>T|<s1>F}}"];
	Node0x5ac4040:s0 -> Node0x5ac7470;
	Node0x5ac4040:s1 -> Node0x5ac7e60;
	Node0x5ac7470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%16:\l16:                                               \l  %17 = and i64 %15, -225\l  %18 = or i64 %17, 32\l  %19 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %13,\l... i64 noundef %18, i64 noundef 0, i64 noundef 0, i64 noundef 0, i64 noundef 0,\l... i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  br label %461\l}"];
	Node0x5ac7470 -> Node0x5ac81d0;
	Node0x5ac7e60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#93b5fe70",label="{%20:\l20:                                               \l  %21 = and i64 %15, 2\l  %22 = and i64 %15, -3\l  %23 = insertelement \<2 x i64\> \<i64 poison, i64 0\>, i64 %22, i64 0\l  br label %24\l}"];
	Node0x5ac7e60 -> Node0x5ac8d70;
	Node0x5ac8d70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%24:\l24:                                               \l  %25 = phi i64 [ select (i1 icmp eq (i8* addrspacecast (i8 addrspace(4)*\l... getelementptr inbounds ([42 x i8], [42 x i8] addrspace(4)* @.str, i64 0, i64\l... 0) to i8*), i8* null), i64 0, i64 add (i64 ptrtoint (i8* addrspacecast (i8\l... addrspace(4)* getelementptr inbounds ([42 x i8], [42 x i8] addrspace(4)*\l... @.str, i64 0, i64 41) to i8*) to i64), i64 add (i64 sub (i64 0, i64 ptrtoint\l... ([42 x i8]* addrspacecast ([42 x i8] addrspace(4)* @.str to [42 x i8]*) to\l... i64)), i64 1))), %20 ], [ %458, %450 ]\l  %26 = phi i8 addrspace(4)* [ getelementptr inbounds ([42 x i8], [42 x i8]\l... addrspace(4)* @.str, i64 0, i64 0), %20 ], [ %459, %450 ]\l  %27 = phi \<2 x i64\> [ %23, %20 ], [ %457, %450 ]\l  %28 = icmp ugt i64 %25, 56\l  %29 = extractelement \<2 x i64\> %27, i64 0\l  %30 = or i64 %29, %21\l  %31 = insertelement \<2 x i64\> poison, i64 %30, i64 0\l  %32 = select i1 %28, \<2 x i64\> %27, \<2 x i64\> %31\l  %33 = tail call i64 @llvm.umin.i64(i64 %25, i64 56)\l  %34 = trunc i64 %33 to i32\l  %35 = extractelement \<2 x i64\> %32, i64 0\l  %36 = icmp ugt i32 %34, 7\l  br i1 %36, label %39, label %37\l|{<s0>T|<s1>F}}"];
	Node0x5ac8d70:s0 -> Node0x5ac9df0;
	Node0x5ac8d70:s1 -> Node0x5ac9e80;
	Node0x5ac9e80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%37:\l37:                                               \l  %38 = icmp eq i32 %34, 0\l  br i1 %38, label %92, label %79\l|{<s0>T|<s1>F}}"];
	Node0x5ac9e80:s0 -> Node0x5aca080;
	Node0x5ac9e80:s1 -> Node0x5aca0d0;
	Node0x5ac9df0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%39:\l39:                                               \l  %40 = load i8, i8 addrspace(4)* %26, align 1, !tbaa !10\l  %41 = zext i8 %40 to i64\l  %42 = getelementptr inbounds i8, i8 addrspace(4)* %26, i64 1\l  %43 = load i8, i8 addrspace(4)* %42, align 1, !tbaa !10\l  %44 = zext i8 %43 to i64\l  %45 = shl nuw nsw i64 %44, 8\l  %46 = or i64 %45, %41\l  %47 = getelementptr inbounds i8, i8 addrspace(4)* %26, i64 2\l  %48 = load i8, i8 addrspace(4)* %47, align 1, !tbaa !10\l  %49 = zext i8 %48 to i64\l  %50 = shl nuw nsw i64 %49, 16\l  %51 = or i64 %46, %50\l  %52 = getelementptr inbounds i8, i8 addrspace(4)* %26, i64 3\l  %53 = load i8, i8 addrspace(4)* %52, align 1, !tbaa !10\l  %54 = zext i8 %53 to i64\l  %55 = shl nuw nsw i64 %54, 24\l  %56 = or i64 %51, %55\l  %57 = getelementptr inbounds i8, i8 addrspace(4)* %26, i64 4\l  %58 = load i8, i8 addrspace(4)* %57, align 1, !tbaa !10\l  %59 = zext i8 %58 to i64\l  %60 = shl nuw nsw i64 %59, 32\l  %61 = or i64 %56, %60\l  %62 = getelementptr inbounds i8, i8 addrspace(4)* %26, i64 5\l  %63 = load i8, i8 addrspace(4)* %62, align 1, !tbaa !10\l  %64 = zext i8 %63 to i64\l  %65 = shl nuw nsw i64 %64, 40\l  %66 = or i64 %61, %65\l  %67 = getelementptr inbounds i8, i8 addrspace(4)* %26, i64 6\l  %68 = load i8, i8 addrspace(4)* %67, align 1, !tbaa !10\l  %69 = zext i8 %68 to i64\l  %70 = shl nuw nsw i64 %69, 48\l  %71 = or i64 %66, %70\l  %72 = getelementptr inbounds i8, i8 addrspace(4)* %26, i64 7\l  %73 = load i8, i8 addrspace(4)* %72, align 1, !tbaa !10\l  %74 = zext i8 %73 to i64\l  %75 = shl nuw i64 %74, 56\l  %76 = or i64 %71, %75\l  %77 = add nsw i32 %34, -8\l  %78 = getelementptr inbounds i8, i8 addrspace(4)* %26, i64 8\l  br label %92\l}"];
	Node0x5ac9df0 -> Node0x5aca080;
	Node0x5aca0d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%79:\l79:                                               \l  %80 = phi i32 [ %90, %79 ], [ 0, %37 ]\l  %81 = phi i64 [ %89, %79 ], [ 0, %37 ]\l  %82 = zext i32 %80 to i64\l  %83 = getelementptr inbounds i8, i8 addrspace(4)* %26, i64 %82\l  %84 = load i8, i8 addrspace(4)* %83, align 1, !tbaa !10\l  %85 = zext i8 %84 to i64\l  %86 = shl i32 %80, 3\l  %87 = zext i32 %86 to i64\l  %88 = shl nuw i64 %85, %87\l  %89 = or i64 %88, %81\l  %90 = add nuw nsw i32 %80, 1\l  %91 = icmp eq i32 %90, %34\l  br i1 %91, label %92, label %79, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x5aca0d0:s0 -> Node0x5aca080;
	Node0x5aca0d0:s1 -> Node0x5aca0d0;
	Node0x5aca080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%92:\l92:                                               \l  %93 = phi i8 addrspace(4)* [ %78, %39 ], [ %26, %37 ], [ %26, %79 ]\l  %94 = phi i32 [ %77, %39 ], [ 0, %37 ], [ 0, %79 ]\l  %95 = phi i64 [ %76, %39 ], [ 0, %37 ], [ %89, %79 ]\l  %96 = icmp ugt i32 %94, 7\l  br i1 %96, label %99, label %97\l|{<s0>T|<s1>F}}"];
	Node0x5aca080:s0 -> Node0x5accd60;
	Node0x5aca080:s1 -> Node0x5accdb0;
	Node0x5accdb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%97:\l97:                                               \l  %98 = icmp eq i32 %94, 0\l  br i1 %98, label %152, label %139\l|{<s0>T|<s1>F}}"];
	Node0x5accdb0:s0 -> Node0x5accf80;
	Node0x5accdb0:s1 -> Node0x5accfd0;
	Node0x5accd60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%99:\l99:                                               \l  %100 = load i8, i8 addrspace(4)* %93, align 1, !tbaa !10\l  %101 = zext i8 %100 to i64\l  %102 = getelementptr inbounds i8, i8 addrspace(4)* %93, i64 1\l  %103 = load i8, i8 addrspace(4)* %102, align 1, !tbaa !10\l  %104 = zext i8 %103 to i64\l  %105 = shl nuw nsw i64 %104, 8\l  %106 = or i64 %105, %101\l  %107 = getelementptr inbounds i8, i8 addrspace(4)* %93, i64 2\l  %108 = load i8, i8 addrspace(4)* %107, align 1, !tbaa !10\l  %109 = zext i8 %108 to i64\l  %110 = shl nuw nsw i64 %109, 16\l  %111 = or i64 %106, %110\l  %112 = getelementptr inbounds i8, i8 addrspace(4)* %93, i64 3\l  %113 = load i8, i8 addrspace(4)* %112, align 1, !tbaa !10\l  %114 = zext i8 %113 to i64\l  %115 = shl nuw nsw i64 %114, 24\l  %116 = or i64 %111, %115\l  %117 = getelementptr inbounds i8, i8 addrspace(4)* %93, i64 4\l  %118 = load i8, i8 addrspace(4)* %117, align 1, !tbaa !10\l  %119 = zext i8 %118 to i64\l  %120 = shl nuw nsw i64 %119, 32\l  %121 = or i64 %116, %120\l  %122 = getelementptr inbounds i8, i8 addrspace(4)* %93, i64 5\l  %123 = load i8, i8 addrspace(4)* %122, align 1, !tbaa !10\l  %124 = zext i8 %123 to i64\l  %125 = shl nuw nsw i64 %124, 40\l  %126 = or i64 %121, %125\l  %127 = getelementptr inbounds i8, i8 addrspace(4)* %93, i64 6\l  %128 = load i8, i8 addrspace(4)* %127, align 1, !tbaa !10\l  %129 = zext i8 %128 to i64\l  %130 = shl nuw nsw i64 %129, 48\l  %131 = or i64 %126, %130\l  %132 = getelementptr inbounds i8, i8 addrspace(4)* %93, i64 7\l  %133 = load i8, i8 addrspace(4)* %132, align 1, !tbaa !10\l  %134 = zext i8 %133 to i64\l  %135 = shl nuw i64 %134, 56\l  %136 = or i64 %131, %135\l  %137 = add nsw i32 %94, -8\l  %138 = getelementptr inbounds i8, i8 addrspace(4)* %93, i64 8\l  br label %152\l}"];
	Node0x5accd60 -> Node0x5accf80;
	Node0x5accfd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%139:\l139:                                              \l  %140 = phi i32 [ %150, %139 ], [ 0, %97 ]\l  %141 = phi i64 [ %149, %139 ], [ 0, %97 ]\l  %142 = zext i32 %140 to i64\l  %143 = getelementptr inbounds i8, i8 addrspace(4)* %93, i64 %142\l  %144 = load i8, i8 addrspace(4)* %143, align 1, !tbaa !10\l  %145 = zext i8 %144 to i64\l  %146 = shl i32 %140, 3\l  %147 = zext i32 %146 to i64\l  %148 = shl nuw i64 %145, %147\l  %149 = or i64 %148, %141\l  %150 = add nuw nsw i32 %140, 1\l  %151 = icmp eq i32 %150, %94\l  br i1 %151, label %152, label %139\l|{<s0>T|<s1>F}}"];
	Node0x5accfd0:s0 -> Node0x5accf80;
	Node0x5accfd0:s1 -> Node0x5accfd0;
	Node0x5accf80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%152:\l152:                                              \l  %153 = phi i8 addrspace(4)* [ %138, %99 ], [ %93, %97 ], [ %93, %139 ]\l  %154 = phi i32 [ %137, %99 ], [ 0, %97 ], [ 0, %139 ]\l  %155 = phi i64 [ %136, %99 ], [ 0, %97 ], [ %149, %139 ]\l  %156 = icmp ugt i32 %154, 7\l  br i1 %156, label %159, label %157\l|{<s0>T|<s1>F}}"];
	Node0x5accf80:s0 -> Node0x5acf4a0;
	Node0x5accf80:s1 -> Node0x5acf4f0;
	Node0x5acf4f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%157:\l157:                                              \l  %158 = icmp eq i32 %154, 0\l  br i1 %158, label %212, label %199\l|{<s0>T|<s1>F}}"];
	Node0x5acf4f0:s0 -> Node0x5acf680;
	Node0x5acf4f0:s1 -> Node0x5acf6d0;
	Node0x5acf4a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%159:\l159:                                              \l  %160 = load i8, i8 addrspace(4)* %153, align 1, !tbaa !10\l  %161 = zext i8 %160 to i64\l  %162 = getelementptr inbounds i8, i8 addrspace(4)* %153, i64 1\l  %163 = load i8, i8 addrspace(4)* %162, align 1, !tbaa !10\l  %164 = zext i8 %163 to i64\l  %165 = shl nuw nsw i64 %164, 8\l  %166 = or i64 %165, %161\l  %167 = getelementptr inbounds i8, i8 addrspace(4)* %153, i64 2\l  %168 = load i8, i8 addrspace(4)* %167, align 1, !tbaa !10\l  %169 = zext i8 %168 to i64\l  %170 = shl nuw nsw i64 %169, 16\l  %171 = or i64 %166, %170\l  %172 = getelementptr inbounds i8, i8 addrspace(4)* %153, i64 3\l  %173 = load i8, i8 addrspace(4)* %172, align 1, !tbaa !10\l  %174 = zext i8 %173 to i64\l  %175 = shl nuw nsw i64 %174, 24\l  %176 = or i64 %171, %175\l  %177 = getelementptr inbounds i8, i8 addrspace(4)* %153, i64 4\l  %178 = load i8, i8 addrspace(4)* %177, align 1, !tbaa !10\l  %179 = zext i8 %178 to i64\l  %180 = shl nuw nsw i64 %179, 32\l  %181 = or i64 %176, %180\l  %182 = getelementptr inbounds i8, i8 addrspace(4)* %153, i64 5\l  %183 = load i8, i8 addrspace(4)* %182, align 1, !tbaa !10\l  %184 = zext i8 %183 to i64\l  %185 = shl nuw nsw i64 %184, 40\l  %186 = or i64 %181, %185\l  %187 = getelementptr inbounds i8, i8 addrspace(4)* %153, i64 6\l  %188 = load i8, i8 addrspace(4)* %187, align 1, !tbaa !10\l  %189 = zext i8 %188 to i64\l  %190 = shl nuw nsw i64 %189, 48\l  %191 = or i64 %186, %190\l  %192 = getelementptr inbounds i8, i8 addrspace(4)* %153, i64 7\l  %193 = load i8, i8 addrspace(4)* %192, align 1, !tbaa !10\l  %194 = zext i8 %193 to i64\l  %195 = shl nuw i64 %194, 56\l  %196 = or i64 %191, %195\l  %197 = add nsw i32 %154, -8\l  %198 = getelementptr inbounds i8, i8 addrspace(4)* %153, i64 8\l  br label %212\l}"];
	Node0x5acf4a0 -> Node0x5acf680;
	Node0x5acf6d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%199:\l199:                                              \l  %200 = phi i32 [ %210, %199 ], [ 0, %157 ]\l  %201 = phi i64 [ %209, %199 ], [ 0, %157 ]\l  %202 = zext i32 %200 to i64\l  %203 = getelementptr inbounds i8, i8 addrspace(4)* %153, i64 %202\l  %204 = load i8, i8 addrspace(4)* %203, align 1, !tbaa !10\l  %205 = zext i8 %204 to i64\l  %206 = shl i32 %200, 3\l  %207 = zext i32 %206 to i64\l  %208 = shl nuw i64 %205, %207\l  %209 = or i64 %208, %201\l  %210 = add nuw nsw i32 %200, 1\l  %211 = icmp eq i32 %210, %154\l  br i1 %211, label %212, label %199\l|{<s0>T|<s1>F}}"];
	Node0x5acf6d0:s0 -> Node0x5acf680;
	Node0x5acf6d0:s1 -> Node0x5acf6d0;
	Node0x5acf680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%212:\l212:                                              \l  %213 = phi i8 addrspace(4)* [ %198, %159 ], [ %153, %157 ], [ %153, %199 ]\l  %214 = phi i32 [ %197, %159 ], [ 0, %157 ], [ 0, %199 ]\l  %215 = phi i64 [ %196, %159 ], [ 0, %157 ], [ %209, %199 ]\l  %216 = icmp ugt i32 %214, 7\l  br i1 %216, label %219, label %217\l|{<s0>T|<s1>F}}"];
	Node0x5acf680:s0 -> Node0x5ad1720;
	Node0x5acf680:s1 -> Node0x5ad1770;
	Node0x5ad1770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%217:\l217:                                              \l  %218 = icmp eq i32 %214, 0\l  br i1 %218, label %272, label %259\l|{<s0>T|<s1>F}}"];
	Node0x5ad1770:s0 -> Node0x5ad1900;
	Node0x5ad1770:s1 -> Node0x5ad1950;
	Node0x5ad1720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%219:\l219:                                              \l  %220 = load i8, i8 addrspace(4)* %213, align 1, !tbaa !10\l  %221 = zext i8 %220 to i64\l  %222 = getelementptr inbounds i8, i8 addrspace(4)* %213, i64 1\l  %223 = load i8, i8 addrspace(4)* %222, align 1, !tbaa !10\l  %224 = zext i8 %223 to i64\l  %225 = shl nuw nsw i64 %224, 8\l  %226 = or i64 %225, %221\l  %227 = getelementptr inbounds i8, i8 addrspace(4)* %213, i64 2\l  %228 = load i8, i8 addrspace(4)* %227, align 1, !tbaa !10\l  %229 = zext i8 %228 to i64\l  %230 = shl nuw nsw i64 %229, 16\l  %231 = or i64 %226, %230\l  %232 = getelementptr inbounds i8, i8 addrspace(4)* %213, i64 3\l  %233 = load i8, i8 addrspace(4)* %232, align 1, !tbaa !10\l  %234 = zext i8 %233 to i64\l  %235 = shl nuw nsw i64 %234, 24\l  %236 = or i64 %231, %235\l  %237 = getelementptr inbounds i8, i8 addrspace(4)* %213, i64 4\l  %238 = load i8, i8 addrspace(4)* %237, align 1, !tbaa !10\l  %239 = zext i8 %238 to i64\l  %240 = shl nuw nsw i64 %239, 32\l  %241 = or i64 %236, %240\l  %242 = getelementptr inbounds i8, i8 addrspace(4)* %213, i64 5\l  %243 = load i8, i8 addrspace(4)* %242, align 1, !tbaa !10\l  %244 = zext i8 %243 to i64\l  %245 = shl nuw nsw i64 %244, 40\l  %246 = or i64 %241, %245\l  %247 = getelementptr inbounds i8, i8 addrspace(4)* %213, i64 6\l  %248 = load i8, i8 addrspace(4)* %247, align 1, !tbaa !10\l  %249 = zext i8 %248 to i64\l  %250 = shl nuw nsw i64 %249, 48\l  %251 = or i64 %246, %250\l  %252 = getelementptr inbounds i8, i8 addrspace(4)* %213, i64 7\l  %253 = load i8, i8 addrspace(4)* %252, align 1, !tbaa !10\l  %254 = zext i8 %253 to i64\l  %255 = shl nuw i64 %254, 56\l  %256 = or i64 %251, %255\l  %257 = add nsw i32 %214, -8\l  %258 = getelementptr inbounds i8, i8 addrspace(4)* %213, i64 8\l  br label %272\l}"];
	Node0x5ad1720 -> Node0x5ad1900;
	Node0x5ad1950 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%259:\l259:                                              \l  %260 = phi i32 [ %270, %259 ], [ 0, %217 ]\l  %261 = phi i64 [ %269, %259 ], [ 0, %217 ]\l  %262 = zext i32 %260 to i64\l  %263 = getelementptr inbounds i8, i8 addrspace(4)* %213, i64 %262\l  %264 = load i8, i8 addrspace(4)* %263, align 1, !tbaa !10\l  %265 = zext i8 %264 to i64\l  %266 = shl i32 %260, 3\l  %267 = zext i32 %266 to i64\l  %268 = shl nuw i64 %265, %267\l  %269 = or i64 %268, %261\l  %270 = add nuw nsw i32 %260, 1\l  %271 = icmp eq i32 %270, %214\l  br i1 %271, label %272, label %259\l|{<s0>T|<s1>F}}"];
	Node0x5ad1950:s0 -> Node0x5ad1900;
	Node0x5ad1950:s1 -> Node0x5ad1950;
	Node0x5ad1900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%272:\l272:                                              \l  %273 = phi i8 addrspace(4)* [ %258, %219 ], [ %213, %217 ], [ %213, %259 ]\l  %274 = phi i32 [ %257, %219 ], [ 0, %217 ], [ 0, %259 ]\l  %275 = phi i64 [ %256, %219 ], [ 0, %217 ], [ %269, %259 ]\l  %276 = icmp ugt i32 %274, 7\l  br i1 %276, label %279, label %277\l|{<s0>T|<s1>F}}"];
	Node0x5ad1900:s0 -> Node0x5ad4190;
	Node0x5ad1900:s1 -> Node0x5ad41e0;
	Node0x5ad41e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%277:\l277:                                              \l  %278 = icmp eq i32 %274, 0\l  br i1 %278, label %332, label %319\l|{<s0>T|<s1>F}}"];
	Node0x5ad41e0:s0 -> Node0x5ad4370;
	Node0x5ad41e0:s1 -> Node0x5ad43c0;
	Node0x5ad4190 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%279:\l279:                                              \l  %280 = load i8, i8 addrspace(4)* %273, align 1, !tbaa !10\l  %281 = zext i8 %280 to i64\l  %282 = getelementptr inbounds i8, i8 addrspace(4)* %273, i64 1\l  %283 = load i8, i8 addrspace(4)* %282, align 1, !tbaa !10\l  %284 = zext i8 %283 to i64\l  %285 = shl nuw nsw i64 %284, 8\l  %286 = or i64 %285, %281\l  %287 = getelementptr inbounds i8, i8 addrspace(4)* %273, i64 2\l  %288 = load i8, i8 addrspace(4)* %287, align 1, !tbaa !10\l  %289 = zext i8 %288 to i64\l  %290 = shl nuw nsw i64 %289, 16\l  %291 = or i64 %286, %290\l  %292 = getelementptr inbounds i8, i8 addrspace(4)* %273, i64 3\l  %293 = load i8, i8 addrspace(4)* %292, align 1, !tbaa !10\l  %294 = zext i8 %293 to i64\l  %295 = shl nuw nsw i64 %294, 24\l  %296 = or i64 %291, %295\l  %297 = getelementptr inbounds i8, i8 addrspace(4)* %273, i64 4\l  %298 = load i8, i8 addrspace(4)* %297, align 1, !tbaa !10\l  %299 = zext i8 %298 to i64\l  %300 = shl nuw nsw i64 %299, 32\l  %301 = or i64 %296, %300\l  %302 = getelementptr inbounds i8, i8 addrspace(4)* %273, i64 5\l  %303 = load i8, i8 addrspace(4)* %302, align 1, !tbaa !10\l  %304 = zext i8 %303 to i64\l  %305 = shl nuw nsw i64 %304, 40\l  %306 = or i64 %301, %305\l  %307 = getelementptr inbounds i8, i8 addrspace(4)* %273, i64 6\l  %308 = load i8, i8 addrspace(4)* %307, align 1, !tbaa !10\l  %309 = zext i8 %308 to i64\l  %310 = shl nuw nsw i64 %309, 48\l  %311 = or i64 %306, %310\l  %312 = getelementptr inbounds i8, i8 addrspace(4)* %273, i64 7\l  %313 = load i8, i8 addrspace(4)* %312, align 1, !tbaa !10\l  %314 = zext i8 %313 to i64\l  %315 = shl nuw i64 %314, 56\l  %316 = or i64 %311, %315\l  %317 = add nsw i32 %274, -8\l  %318 = getelementptr inbounds i8, i8 addrspace(4)* %273, i64 8\l  br label %332\l}"];
	Node0x5ad4190 -> Node0x5ad4370;
	Node0x5ad43c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%319:\l319:                                              \l  %320 = phi i32 [ %330, %319 ], [ 0, %277 ]\l  %321 = phi i64 [ %329, %319 ], [ 0, %277 ]\l  %322 = zext i32 %320 to i64\l  %323 = getelementptr inbounds i8, i8 addrspace(4)* %273, i64 %322\l  %324 = load i8, i8 addrspace(4)* %323, align 1, !tbaa !10\l  %325 = zext i8 %324 to i64\l  %326 = shl i32 %320, 3\l  %327 = zext i32 %326 to i64\l  %328 = shl nuw i64 %325, %327\l  %329 = or i64 %328, %321\l  %330 = add nuw nsw i32 %320, 1\l  %331 = icmp eq i32 %330, %274\l  br i1 %331, label %332, label %319\l|{<s0>T|<s1>F}}"];
	Node0x5ad43c0:s0 -> Node0x5ad4370;
	Node0x5ad43c0:s1 -> Node0x5ad43c0;
	Node0x5ad4370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%332:\l332:                                              \l  %333 = phi i8 addrspace(4)* [ %318, %279 ], [ %273, %277 ], [ %273, %319 ]\l  %334 = phi i32 [ %317, %279 ], [ 0, %277 ], [ 0, %319 ]\l  %335 = phi i64 [ %316, %279 ], [ 0, %277 ], [ %329, %319 ]\l  %336 = icmp ugt i32 %334, 7\l  br i1 %336, label %339, label %337\l|{<s0>T|<s1>F}}"];
	Node0x5ad4370:s0 -> Node0x5ad6de0;
	Node0x5ad4370:s1 -> Node0x5ad6e30;
	Node0x5ad6e30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%337:\l337:                                              \l  %338 = icmp eq i32 %334, 0\l  br i1 %338, label %392, label %379\l|{<s0>T|<s1>F}}"];
	Node0x5ad6e30:s0 -> Node0x5ad6fc0;
	Node0x5ad6e30:s1 -> Node0x5ad7010;
	Node0x5ad6de0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%339:\l339:                                              \l  %340 = load i8, i8 addrspace(4)* %333, align 1, !tbaa !10\l  %341 = zext i8 %340 to i64\l  %342 = getelementptr inbounds i8, i8 addrspace(4)* %333, i64 1\l  %343 = load i8, i8 addrspace(4)* %342, align 1, !tbaa !10\l  %344 = zext i8 %343 to i64\l  %345 = shl nuw nsw i64 %344, 8\l  %346 = or i64 %345, %341\l  %347 = getelementptr inbounds i8, i8 addrspace(4)* %333, i64 2\l  %348 = load i8, i8 addrspace(4)* %347, align 1, !tbaa !10\l  %349 = zext i8 %348 to i64\l  %350 = shl nuw nsw i64 %349, 16\l  %351 = or i64 %346, %350\l  %352 = getelementptr inbounds i8, i8 addrspace(4)* %333, i64 3\l  %353 = load i8, i8 addrspace(4)* %352, align 1, !tbaa !10\l  %354 = zext i8 %353 to i64\l  %355 = shl nuw nsw i64 %354, 24\l  %356 = or i64 %351, %355\l  %357 = getelementptr inbounds i8, i8 addrspace(4)* %333, i64 4\l  %358 = load i8, i8 addrspace(4)* %357, align 1, !tbaa !10\l  %359 = zext i8 %358 to i64\l  %360 = shl nuw nsw i64 %359, 32\l  %361 = or i64 %356, %360\l  %362 = getelementptr inbounds i8, i8 addrspace(4)* %333, i64 5\l  %363 = load i8, i8 addrspace(4)* %362, align 1, !tbaa !10\l  %364 = zext i8 %363 to i64\l  %365 = shl nuw nsw i64 %364, 40\l  %366 = or i64 %361, %365\l  %367 = getelementptr inbounds i8, i8 addrspace(4)* %333, i64 6\l  %368 = load i8, i8 addrspace(4)* %367, align 1, !tbaa !10\l  %369 = zext i8 %368 to i64\l  %370 = shl nuw nsw i64 %369, 48\l  %371 = or i64 %366, %370\l  %372 = getelementptr inbounds i8, i8 addrspace(4)* %333, i64 7\l  %373 = load i8, i8 addrspace(4)* %372, align 1, !tbaa !10\l  %374 = zext i8 %373 to i64\l  %375 = shl nuw i64 %374, 56\l  %376 = or i64 %371, %375\l  %377 = add nsw i32 %334, -8\l  %378 = getelementptr inbounds i8, i8 addrspace(4)* %333, i64 8\l  br label %392\l}"];
	Node0x5ad6de0 -> Node0x5ad6fc0;
	Node0x5ad7010 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%379:\l379:                                              \l  %380 = phi i32 [ %390, %379 ], [ 0, %337 ]\l  %381 = phi i64 [ %389, %379 ], [ 0, %337 ]\l  %382 = zext i32 %380 to i64\l  %383 = getelementptr inbounds i8, i8 addrspace(4)* %333, i64 %382\l  %384 = load i8, i8 addrspace(4)* %383, align 1, !tbaa !10\l  %385 = zext i8 %384 to i64\l  %386 = shl i32 %380, 3\l  %387 = zext i32 %386 to i64\l  %388 = shl nuw i64 %385, %387\l  %389 = or i64 %388, %381\l  %390 = add nuw nsw i32 %380, 1\l  %391 = icmp eq i32 %390, %334\l  br i1 %391, label %392, label %379\l|{<s0>T|<s1>F}}"];
	Node0x5ad7010:s0 -> Node0x5ad6fc0;
	Node0x5ad7010:s1 -> Node0x5ad7010;
	Node0x5ad6fc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%392:\l392:                                              \l  %393 = phi i8 addrspace(4)* [ %378, %339 ], [ %333, %337 ], [ %333, %379 ]\l  %394 = phi i32 [ %377, %339 ], [ 0, %337 ], [ 0, %379 ]\l  %395 = phi i64 [ %376, %339 ], [ 0, %337 ], [ %389, %379 ]\l  %396 = icmp ugt i32 %394, 7\l  br i1 %396, label %399, label %397\l|{<s0>T|<s1>F}}"];
	Node0x5ad6fc0:s0 -> Node0x5ad9640;
	Node0x5ad6fc0:s1 -> Node0x5ad9690;
	Node0x5ad9690 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%397:\l397:                                              \l  %398 = icmp eq i32 %394, 0\l  br i1 %398, label %450, label %437\l|{<s0>T|<s1>F}}"];
	Node0x5ad9690:s0 -> Node0x5ac9210;
	Node0x5ad9690:s1 -> Node0x5ad9820;
	Node0x5ad9640 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%399:\l399:                                              \l  %400 = load i8, i8 addrspace(4)* %393, align 1, !tbaa !10\l  %401 = zext i8 %400 to i64\l  %402 = getelementptr inbounds i8, i8 addrspace(4)* %393, i64 1\l  %403 = load i8, i8 addrspace(4)* %402, align 1, !tbaa !10\l  %404 = zext i8 %403 to i64\l  %405 = shl nuw nsw i64 %404, 8\l  %406 = or i64 %405, %401\l  %407 = getelementptr inbounds i8, i8 addrspace(4)* %393, i64 2\l  %408 = load i8, i8 addrspace(4)* %407, align 1, !tbaa !10\l  %409 = zext i8 %408 to i64\l  %410 = shl nuw nsw i64 %409, 16\l  %411 = or i64 %406, %410\l  %412 = getelementptr inbounds i8, i8 addrspace(4)* %393, i64 3\l  %413 = load i8, i8 addrspace(4)* %412, align 1, !tbaa !10\l  %414 = zext i8 %413 to i64\l  %415 = shl nuw nsw i64 %414, 24\l  %416 = or i64 %411, %415\l  %417 = getelementptr inbounds i8, i8 addrspace(4)* %393, i64 4\l  %418 = load i8, i8 addrspace(4)* %417, align 1, !tbaa !10\l  %419 = zext i8 %418 to i64\l  %420 = shl nuw nsw i64 %419, 32\l  %421 = or i64 %416, %420\l  %422 = getelementptr inbounds i8, i8 addrspace(4)* %393, i64 5\l  %423 = load i8, i8 addrspace(4)* %422, align 1, !tbaa !10\l  %424 = zext i8 %423 to i64\l  %425 = shl nuw nsw i64 %424, 40\l  %426 = or i64 %421, %425\l  %427 = getelementptr inbounds i8, i8 addrspace(4)* %393, i64 6\l  %428 = load i8, i8 addrspace(4)* %427, align 1, !tbaa !10\l  %429 = zext i8 %428 to i64\l  %430 = shl nuw nsw i64 %429, 48\l  %431 = or i64 %426, %430\l  %432 = getelementptr inbounds i8, i8 addrspace(4)* %393, i64 7\l  %433 = load i8, i8 addrspace(4)* %432, align 1, !tbaa !10\l  %434 = zext i8 %433 to i64\l  %435 = shl nuw i64 %434, 56\l  %436 = or i64 %431, %435\l  br label %450\l}"];
	Node0x5ad9640 -> Node0x5ac9210;
	Node0x5ad9820 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%437:\l437:                                              \l  %438 = phi i32 [ %448, %437 ], [ 0, %397 ]\l  %439 = phi i64 [ %447, %437 ], [ 0, %397 ]\l  %440 = zext i32 %438 to i64\l  %441 = getelementptr inbounds i8, i8 addrspace(4)* %393, i64 %440\l  %442 = load i8, i8 addrspace(4)* %441, align 1, !tbaa !10\l  %443 = zext i8 %442 to i64\l  %444 = shl i32 %438, 3\l  %445 = zext i32 %444 to i64\l  %446 = shl nuw i64 %443, %445\l  %447 = or i64 %446, %439\l  %448 = add nuw nsw i32 %438, 1\l  %449 = icmp eq i32 %448, %394\l  br i1 %449, label %450, label %437\l|{<s0>T|<s1>F}}"];
	Node0x5ad9820:s0 -> Node0x5ac9210;
	Node0x5ad9820:s1 -> Node0x5ad9820;
	Node0x5ac9210 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7ac8e70",label="{%450:\l450:                                              \l  %451 = phi i64 [ %436, %399 ], [ 0, %397 ], [ %447, %437 ]\l  %452 = shl nuw nsw i64 %33, 2\l  %453 = add nuw nsw i64 %452, 28\l  %454 = and i64 %453, 480\l  %455 = and i64 %35, -225\l  %456 = or i64 %455, %454\l  %457 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %13,\l... i64 noundef %456, i64 noundef %95, i64 noundef %155, i64 noundef %215, i64\l... noundef %275, i64 noundef %335, i64 noundef %395, i64 noundef %451) #10\l  %458 = sub i64 %25, %33\l  %459 = getelementptr inbounds i8, i8 addrspace(4)* %26, i64 %33\l  %460 = icmp eq i64 %458, 0\l  br i1 %460, label %461, label %24\l|{<s0>T|<s1>F}}"];
	Node0x5ac9210:s0 -> Node0x5ac81d0;
	Node0x5ac9210:s1 -> Node0x5ac8d70;
	Node0x5ac81d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%461:\l461:                                              \l  %462 = phi \<2 x i64\> [ %19, %16 ], [ %457, %450 ]\l  %463 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !13\l  %464 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %465 = zext i16 %4 to i32\l  %466 = mul i32 %464, %465\l  %467 = add i32 %466, %463\l  %468 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !13\l  %469 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %470 = zext i16 %7 to i32\l  %471 = mul i32 %469, %470\l  %472 = add i32 %471, %468\l  %473 = extractelement \<2 x i64\> %462, i64 0\l  %474 = and i64 %473, -225\l  %475 = or i64 %474, 32\l  %476 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %13,\l... i64 noundef %475, i64 noundef 4, i64 noundef 0, i64 noundef 0, i64 noundef 0,\l... i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  %477 = extractelement \<2 x i64\> %476, i64 0\l  %478 = zext i32 %467 to i64\l  %479 = and i64 %477, -225\l  %480 = or i64 %479, 32\l  %481 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %13,\l... i64 noundef %480, i64 noundef %478, i64 noundef 0, i64 noundef 0, i64 noundef\l... 0, i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  %482 = extractelement \<2 x i64\> %481, i64 0\l  %483 = zext i32 %472 to i64\l  %484 = and i64 %482, -227\l  %485 = or i64 %484, 34\l  %486 = tail call fastcc \<2 x i64\> @__ockl_hostcall_internal(i8* noundef %13,\l... i64 noundef %485, i64 noundef %483, i64 noundef 0, i64 noundef 0, i64 noundef\l... 0, i64 noundef 0, i64 noundef 0, i64 noundef 0) #10\l  ret void\l}"];
}
