
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N9/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N9/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N9/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3564674
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.141 ; gain = 241.801 ; free physical = 91588 ; free virtual = 201989
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.612; parent = 2372.462; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.227; parent = 3039.145; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N9/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N9/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3117.109 ; gain = 319.770 ; free physical = 91515 ; free virtual = 201916
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.612; parent = 2372.462; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4090.195; parent = 3117.113; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3134.922 ; gain = 337.582 ; free physical = 91526 ; free virtual = 201928
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.612; parent = 2372.462; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4108.008; parent = 3134.926; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3134.922 ; gain = 337.582 ; free physical = 91526 ; free virtual = 201928
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.612; parent = 2372.462; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4108.008; parent = 3134.926; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3134.922 ; gain = 0.000 ; free physical = 91534 ; free virtual = 201935
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N9/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3304.641 ; gain = 0.000 ; free physical = 91590 ; free virtual = 201991
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3304.641 ; gain = 0.000 ; free physical = 91590 ; free virtual = 201991
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.641 ; gain = 507.301 ; free physical = 91684 ; free virtual = 202085
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.554; parent = 2385.403; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.711; parent = 3272.629; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.641 ; gain = 507.301 ; free physical = 91684 ; free virtual = 202086
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.554; parent = 2385.403; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.711; parent = 3272.629; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.641 ; gain = 507.301 ; free physical = 91685 ; free virtual = 202086
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.554; parent = 2385.403; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.711; parent = 3272.629; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3304.641 ; gain = 507.301 ; free physical = 91711 ; free virtual = 202114
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.554; parent = 2385.403; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.711; parent = 3272.629; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   23 Bit       Adders := 74    
+---Registers : 
	               23 Bit    Registers := 77    
	               16 Bit    Registers := 76    
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 3304.641 ; gain = 507.301 ; free physical = 91993 ; free virtual = 202404
Synthesis current peak Physical Memory [PSS] (MB): peak = 2817.659; parent = 2563.540; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.711; parent = 3272.629; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 3711.938 ; gain = 914.598 ; free physical = 91460 ; free virtual = 201870
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.726; parent = 2995.606; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4685.023; parent = 3711.941; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 3731.938 ; gain = 934.598 ; free physical = 91422 ; free virtual = 201833
Synthesis current peak Physical Memory [PSS] (MB): peak = 3267.796; parent = 3013.677; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4705.023; parent = 3731.941; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 3953.891 ; gain = 1156.551 ; free physical = 91202 ; free virtual = 201613
Synthesis current peak Physical Memory [PSS] (MB): peak = 3282.366; parent = 3028.247; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4926.977; parent = 3953.895; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3953.891 ; gain = 1156.551 ; free physical = 91218 ; free virtual = 201629
Synthesis current peak Physical Memory [PSS] (MB): peak = 3282.858; parent = 3028.739; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4926.977; parent = 3953.895; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3953.891 ; gain = 1156.551 ; free physical = 91219 ; free virtual = 201630
Synthesis current peak Physical Memory [PSS] (MB): peak = 3282.874; parent = 3028.755; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4926.977; parent = 3953.895; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 3953.891 ; gain = 1156.551 ; free physical = 91220 ; free virtual = 201631
Synthesis current peak Physical Memory [PSS] (MB): peak = 3283.780; parent = 3029.661; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4926.977; parent = 3953.895; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 3953.891 ; gain = 1156.551 ; free physical = 91220 ; free virtual = 201631
Synthesis current peak Physical Memory [PSS] (MB): peak = 3283.843; parent = 3029.724; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4926.977; parent = 3953.895; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3953.891 ; gain = 1156.551 ; free physical = 91221 ; free virtual = 201631
Synthesis current peak Physical Memory [PSS] (MB): peak = 3284.538; parent = 3030.419; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4926.977; parent = 3953.895; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3953.891 ; gain = 1156.551 ; free physical = 91221 ; free virtual = 201631
Synthesis current peak Physical Memory [PSS] (MB): peak = 3284.538; parent = 3030.419; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4926.977; parent = 3953.895; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   972|
|3     |LUT2   |  4776|
|4     |LUT3   |   300|
|5     |LUT4   |  1800|
|6     |LUT5   |  2250|
|7     |LUT6   |  3750|
|8     |FDRE   |  2611|
|9     |IBUF   |  2253|
|10    |OBUF   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3953.891 ; gain = 1156.551 ; free physical = 91221 ; free virtual = 201631
Synthesis current peak Physical Memory [PSS] (MB): peak = 3284.554; parent = 3030.435; children = 254.150
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4926.977; parent = 3953.895; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 3953.891 ; gain = 986.832 ; free physical = 91260 ; free virtual = 201671
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3953.898 ; gain = 1156.551 ; free physical = 91260 ; free virtual = 201671
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3953.898 ; gain = 0.000 ; free physical = 91380 ; free virtual = 201791
INFO: [Netlist 29-17] Analyzing 3226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N9/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3977.902 ; gain = 0.000 ; free physical = 91386 ; free virtual = 201797
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2254 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2253 instances

Synth Design complete, checksum: 554ce2c9
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 3977.902 ; gain = 2273.383 ; free physical = 91607 ; free virtual = 202017
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N9/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W6_N9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4605.414 ; gain = 627.512 ; free physical = 91037 ; free virtual = 201448
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 18:18:10 2025...
