// Seed: 1654554396
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  tri0 id_2;
  logic id_3, id_4, id_5;
  logic id_6;
  assign id_4 = id_4;
  assign id_2[1] = 1;
  logic id_7;
endmodule
