#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 22 09:07:52 2020
# Process ID: 12080
# Current directory: C:/ArchLabs/CS145-ArchLabs/lab01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15164 C:\ArchLabs\CS145-ArchLabs\lab01\lab01.xpr
# Log file: C:/ArchLabs/CS145-ArchLabs/lab01/vivado.log
# Journal file: C:/ArchLabs/CS145-ArchLabs/lab01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ArchLabs/CS145-ArchLabs/lab01/lab01.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 751.082 ; gain = 146.102
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ArchLabs/CS145-ArchLabs/lab01/lab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flowing_light_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ArchLabs/CS145-ArchLabs/lab01/lab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flowing_light_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ArchLabs/CS145-ArchLabs/lab01/lab01.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto afcf8112b7f14bb3965cfd50b3c722e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flowing_light_tb_behav xil_defaultlib.flowing_light_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ArchLabs/CS145-ArchLabs/lab01/lab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flowing_light_tb_behav -key {Behavioral:sim_1:Functional:flowing_light_tb} -tclbatch {flowing_light_tb.tcl} -view {C:/ArchLabs/CS145-ArchLabs/lab01/flowing_light_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/ArchLabs/CS145-ArchLabs/lab01/flowing_light_tb_behav.wcfg
source flowing_light_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flowing_light_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 763.902 ; gain = 10.035
run 2 us
save_wave_config {C:/ArchLabs/CS145-ArchLabs/lab01/flowing_light_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ArchLabs/CS145-ArchLabs/lab01/lab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flowing_light_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ArchLabs/CS145-ArchLabs/lab01/lab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flowing_light_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab01/lab01.srcs/sources_1/new/flowing_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab01/lab01.srcs/sim_1/new/flowing_light_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_light_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ArchLabs/CS145-ArchLabs/lab01/lab01.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto afcf8112b7f14bb3965cfd50b3c722e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flowing_light_tb_behav xil_defaultlib.flowing_light_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flowing_light
Compiling module xil_defaultlib.flowing_light_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flowing_light_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ArchLabs/CS145-ArchLabs/lab01/lab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flowing_light_tb_behav -key {Behavioral:sim_1:Functional:flowing_light_tb} -tclbatch {flowing_light_tb.tcl} -view {C:/ArchLabs/CS145-ArchLabs/lab01/flowing_light_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/ArchLabs/CS145-ArchLabs/lab01/flowing_light_tb_behav.wcfg
source flowing_light_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flowing_light_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 773.500 ; gain = 2.973
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ArchLabs/CS145-ArchLabs/lab01/lab01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'flowing_light_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ArchLabs/CS145-ArchLabs/lab01/lab01.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flowing_light_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab01/lab01.srcs/sources_1/new/flowing_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab01/lab01.srcs/sim_1/new/flowing_light_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_light_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ArchLabs/CS145-ArchLabs/lab01/lab01.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto afcf8112b7f14bb3965cfd50b3c722e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot flowing_light_tb_behav xil_defaultlib.flowing_light_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flowing_light
Compiling module xil_defaultlib.flowing_light_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot flowing_light_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ArchLabs/CS145-ArchLabs/lab01/lab01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flowing_light_tb_behav -key {Behavioral:sim_1:Functional:flowing_light_tb} -tclbatch {flowing_light_tb.tcl} -view {C:/ArchLabs/CS145-ArchLabs/lab01/flowing_light_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/ArchLabs/CS145-ArchLabs/lab01/flowing_light_tb_behav.wcfg
source flowing_light_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flowing_light_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 778.117 ; gain = 0.000
run 2 us
save_wave_config {C:/ArchLabs/CS145-ArchLabs/lab01/flowing_light_tb_behav.wcfg}
save_wave_config {C:/ArchLabs/CS145-ArchLabs/lab01/flowing_light_tb_behav.wcfg}
save_wave_config {C:/ArchLabs/CS145-ArchLabs/lab01/flowing_light_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 22 09:16:07 2020...
