Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Sat Nov 04 13:15:57 2017
| Host             : DESKTOP-1HN8OHR running 64-bit major release  (build 9200)
| Command          : report_power -file AUDIO_FX_TOP_power_routed.rpt -pb AUDIO_FX_TOP_power_summary_routed.pb -rpx AUDIO_FX_TOP_power_routed.rpx
| Design           : AUDIO_FX_TOP
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.089 |
| Dynamic (W)              | 0.017 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        3 |       --- |             --- |
| Slice Logic             |     0.002 |     5780 |       --- |             --- |
|   LUT as Logic          |     0.002 |     1975 |     20800 |            9.50 |
|   CARRY4                |    <0.001 |      242 |      8150 |            2.97 |
|   Register              |    <0.001 |      893 |     41600 |            2.15 |
|   BUFG                  |    <0.001 |        3 |        32 |            9.38 |
|   Others                |     0.000 |       76 |       --- |             --- |
|   LUT as Shift Register |     0.000 |     1896 |      9600 |           19.75 |
|   F7/F8 Muxes           |     0.000 |      626 |     32600 |            1.92 |
| Signals                 |     0.003 |     2603 |       --- |             --- |
| I/O                     |     0.006 |       41 |       106 |           38.68 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.089 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.011 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| AUDIO_FX_TOP       |     0.017 |
|   cd1000           |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   cd250            |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   cd500            |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   cd750            |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk1047          |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk1109          |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk1175          |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk1245          |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk1319          |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk1397          |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk1480          |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk1568          |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk1661          |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk1760          |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk1865          |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk1975          |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk20k           |    <0.001 |
|   clk3             |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   clk50m           |    <0.001 |
|   clk700           |    <0.001 |
|     nolabel_line31 |    <0.001 |
|   delay250MS       |     0.000 |
|   display          |    <0.001 |
|     BTI            |     0.000 |
|     DisplayOut     |    <0.001 |
|     HUNDREDS       |     0.000 |
|     ONES           |     0.000 |
|     TENS           |     0.000 |
|     THOUSAND       |     0.000 |
|   hello            |     0.000 |
|     U0             |     0.000 |
|   keyboard         |    <0.001 |
|     uut            |    <0.001 |
|       db_clk       |    <0.001 |
|       db_data      |    <0.001 |
|   map              |    <0.001 |
|     delay_reg      |    <0.001 |
|     playback_reg   |    <0.001 |
|   u1               |    <0.001 |
|   u2               |    <0.001 |
|   volume_led       |     0.000 |
+--------------------+-----------+


