rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1728774235
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00000001', 0, '// LD BC,0xff00')
('00000000', 0, 0)
('11111111', 0, 0)
('00010001', 0, '// LD DE,0x00ff')
('11111111', 0, 0)
('00000000', 0, 0)
('00100001', 0, '// LD HL,0x3344')
('01000100', 0, 0)
('00110011', 0, 0)
('00110001', 0, '// LD SP,0x1')
('00000001', 0, 0)
('00000000', 0, 0)
('00110111', 0, '// SCF')
('00111111', 0, '// CCF')
('11101101', 0, '// SBC HL,HL')
('01100010', 'H=00000000,L=00000000,FlagC=0,FlagZ=1,FlagPV=0,FlagS=0,FlagN=1,FlagH=0', 0)
('11101101', 0, '// SBC HL,BC')
('01000010', 'H=00000001,L=00000000,FlagC=1,FlagZ=0,FlagPV=0,FlagS=0,FlagN=1,FlagH=1', 0)
('11101101', 0, '// SBC HL,DE')
('01010010', 'H=00000000,L=00000000,FlagC=0,FlagZ=1,FlagPV=0,FlagS=0,FlagN=1,FlagH=0', 0)
('11101101', 0, '// SBC HL,SP')
('01110010', 'H=11111111,L=11111111,FlagC=1,FlagZ=0,FlagPV=0,FlagS=1,FlagN=1,FlagH=1', 0)
('00100001', 0, '// LD HL,0x8000')
('00000000', 0, 0)
('10000000', 0, 0)
('11101101', 0, '// SBC HL,SP')
('01110010', 'H=01111111,L=11111110,FlagC=0,FlagZ=0,FlagPV=1,FlagS=0,FlagN=1,FlagH=1', 0)
('00100001', 0, '// LD HL,0x7fff')
('11111111', 0, 0)
('01111111', 0, 0)
('11101101', 0, '// SBC HL,BC')
('01000010', 'H=10000000,L=11111111,FlagC=1,FlagZ=0,FlagPV=1,FlagS=1,FlagN=1,FlagH=0', 0)
('ffffffff', 0, 0)
----------------------------------------

// LD BC,0xff00
00000001
00000000
00000000
11111111
11111111
// LD DE,0x00ff
00010001
11111111
11111111
00000000
00000000
// LD HL,0x3344
00100001
01000100
01000100
00110011
00110011
// LD SP,0x1
00110001
00000001
00000001
00000000
00000000
// SCF
00110111
// CCF
00111111
// SBC HL,HL
11101101
01100010
✅ Test( H=00000000 ) is passed.
✅ Test( L=00000000 ) is passed.
✅ Test( FlagC=0 ) is passed.
✅ Test( FlagZ=1 ) is passed.
✅ Test( FlagPV=0 ) is passed.
✅ Test( FlagS=0 ) is passed.
✅ Test( FlagN=1 ) is passed.
✅ Test( FlagH=0 ) is passed.
// SBC HL,BC
11101101
01000010
✅ Test( H=00000001 ) is passed.
✅ Test( L=00000000 ) is passed.
✅ Test( FlagC=1 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagPV=0 ) is passed.
✅ Test( FlagS=0 ) is passed.
✅ Test( FlagN=1 ) is passed.
✅ Test( FlagH=1 ) is passed.
// SBC HL,DE
11101101
01010010
✅ Test( H=00000000 ) is passed.
✅ Test( L=00000000 ) is passed.
✅ Test( FlagC=0 ) is passed.
✅ Test( FlagZ=1 ) is passed.
✅ Test( FlagPV=0 ) is passed.
✅ Test( FlagS=0 ) is passed.
✅ Test( FlagN=1 ) is passed.
✅ Test( FlagH=0 ) is passed.
// SBC HL,SP
11101101
01110010
✅ Test( H=11111111 ) is passed.
✅ Test( L=11111111 ) is passed.
✅ Test( FlagC=1 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagPV=0 ) is passed.
✅ Test( FlagS=1 ) is passed.
✅ Test( FlagN=1 ) is passed.
✅ Test( FlagH=1 ) is passed.
// LD HL,0x8000
00100001
00000000
00000000
10000000
10000000
// SBC HL,SP
11101101
01110010
✅ Test( H=01111111 ) is passed.
✅ Test( L=11111110 ) is passed.
✅ Test( FlagC=0 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagPV=1 ) is passed.
✅ Test( FlagS=0 ) is passed.
✅ Test( FlagN=1 ) is passed.
✅ Test( FlagH=1 ) is passed.
// LD HL,0x7fff
00100001
11111111
11111111
01111111
01111111
// SBC HL,BC
11101101
01000010
✅ Test( H=10000000 ) is passed.
✅ Test( L=11111111 ) is passed.
✅ Test( FlagC=1 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagPV=1 ) is passed.
✅ Test( FlagS=1 ) is passed.
✅ Test( FlagN=1 ) is passed.
✅ Test( FlagH=0 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000100000    DEC:32
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN xxxxxxxx
regF    :    BIN 10101111    DEC:175
regB    :    BIN 11111111    DEC:255
regC    :    BIN 00000000    DEC:0
regD    :    BIN 00000000    DEC:0
regE    :    BIN 11111111    DEC:255
regH    :    BIN 10000000    DEC:128
regL    :    BIN 11111111    DEC:255
regPC   :    BIN 0000000000100000    DEC:32
regSP   :    BIN 0000000000000001    DEC:1
regIX   :    BIN xxxxxxxxxxxxxxxx
regIY   :    BIN xxxxxxxxxxxxxxxx
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00010100    DEC:20
regDt   :    BIN xxxxxxxx
regDex  :    BIN xxxxxxxx
regDcs  :    BIN 01111111    DEC:127
regOP   :    BIN 01000010    DEC:66
regOPo  :    BIN 11101101    DEC:237
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000001000010    DEC:66

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
----------------------------------------


488000.00ns INFO     cocotb.regression                  tb_instruction passed
488000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      488000.00           0.09    5597100.18  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                488000.00           0.09    5535911.82  **
                                                        *****************************************************************************************
                                                        
