

================================================================
== Vitis HLS Report for 'needwun_Pipeline_init_col'
================================================================
* Date:           Sat Apr  5 08:32:42 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.039 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  0.655 us|  0.655 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_col  |      129|      129|         1|          1|          1|   129|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_idx = alloca i32 1"   --->   Operation 4 'alloca' 'b_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %b_idx"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc8"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_idx_4 = load i8 %b_idx" [nw.c:23]   --->   Operation 8 'load' 'b_idx_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.58ns)   --->   "%icmp_ln23 = icmp_eq  i8 %b_idx_4, i8 129" [nw.c:23]   --->   Operation 10 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 129, i64 129, i64 129"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%add_ln23 = add i8 %b_idx_4, i8 1" [nw.c:23]   --->   Operation 12 'add' 'add_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc8.split, void %fill_in.preheader.exitStub" [nw.c:23]   --->   Operation 13 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [nw.c:17]   --->   Operation 14 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %b_idx_4, i9 0" [nw.c:24]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln24_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %b_idx_4, i2 0" [nw.c:24]   --->   Operation 16 'bitconcatenate' 'shl_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i10 %shl_ln24_1" [nw.c:24]   --->   Operation 17 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%add_ln24 = add i17 %shl_ln, i17 %zext_ln24" [nw.c:24]   --->   Operation 18 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%sub_ln24 = sub i8 0, i8 %b_idx_4" [nw.c:24]   --->   Operation 19 'sub' 'sub_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i8 %sub_ln24" [nw.c:24]   --->   Operation 20 'sext' 'sext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %add_ln24, i32 2, i32 16" [nw.c:24]   --->   Operation 21 'partselect' 'lshr_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i15 %lshr_ln" [nw.c:24]   --->   Operation 22 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln24_1" [nw.c:24]   --->   Operation 23 'getelementptr' 'M_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.24ns)   --->   "%store_ln24 = store i32 %sext_ln24, i15 %M_addr" [nw.c:24]   --->   Operation 24 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16641> <RAM>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln23 = store i8 %add_ln23, i8 %b_idx" [nw.c:23]   --->   Operation 25 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc8" [nw.c:23]   --->   Operation 26 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_idx             (alloca           ) [ 01]
specinterface_ln0 (specinterface    ) [ 00]
store_ln0         (store            ) [ 00]
br_ln0            (br               ) [ 00]
b_idx_4           (load             ) [ 00]
specpipeline_ln0  (specpipeline     ) [ 00]
icmp_ln23         (icmp             ) [ 01]
empty             (speclooptripcount) [ 00]
add_ln23          (add              ) [ 00]
br_ln23           (br               ) [ 00]
specloopname_ln17 (specloopname     ) [ 00]
shl_ln            (bitconcatenate   ) [ 00]
shl_ln24_1        (bitconcatenate   ) [ 00]
zext_ln24         (zext             ) [ 00]
add_ln24          (add              ) [ 00]
sub_ln24          (sub              ) [ 00]
sext_ln24         (sext             ) [ 00]
lshr_ln           (partselect       ) [ 00]
zext_ln24_1       (zext             ) [ 00]
M_addr            (getelementptr    ) [ 00]
store_ln24        (store            ) [ 00]
store_ln23        (store            ) [ 00]
br_ln23           (br               ) [ 00]
ret_ln0           (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="b_idx_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_idx/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="M_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="15" slack="0"/>
<pin id="56" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln24_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="15" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln0_store_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="0"/>
<pin id="68" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_idx_4_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_idx_4/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="icmp_ln23_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="0"/>
<pin id="76" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="add_ln23_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="shl_ln_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="17" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="0"/>
<pin id="88" dir="0" index="2" bw="1" slack="0"/>
<pin id="89" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="shl_ln24_1_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="0"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln24_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln24_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="add_ln24_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="17" slack="0"/>
<pin id="107" dir="0" index="1" bw="10" slack="0"/>
<pin id="108" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sub_ln24_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="sext_ln24_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="lshr_ln_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="15" slack="0"/>
<pin id="124" dir="0" index="1" bw="17" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="0" index="3" bw="6" slack="0"/>
<pin id="127" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln24_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="15" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln23_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="142" class="1005" name="b_idx_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="b_idx "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="46" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="77"><net_src comp="70" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="70" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="70" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="70" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="104"><net_src comp="93" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="85" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="101" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="70" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="105" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="135"><net_src comp="122" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="141"><net_src comp="79" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="48" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="147"><net_src comp="142" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="148"><net_src comp="142" pin="1"/><net_sink comp="137" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		b_idx_4 : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		shl_ln : 2
		shl_ln24_1 : 2
		zext_ln24 : 3
		add_ln24 : 4
		sub_ln24 : 2
		sext_ln24 : 3
		lshr_ln : 5
		zext_ln24_1 : 6
		M_addr : 7
		store_ln24 : 8
		store_ln23 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |   add_ln23_fu_79   |    0    |    15   |
|          |   add_ln24_fu_105  |    0    |    24   |
|----------|--------------------|---------|---------|
|    sub   |   sub_ln24_fu_111  |    0    |    15   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln23_fu_73  |    0    |    11   |
|----------|--------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_85    |    0    |    0    |
|          |  shl_ln24_1_fu_93  |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln24_fu_101  |    0    |    0    |
|          | zext_ln24_1_fu_132 |    0    |    0    |
|----------|--------------------|---------|---------|
|   sext   |  sext_ln24_fu_117  |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|   lshr_ln_fu_122   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    65   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|b_idx_reg_142|    8   |
+-------------+--------+
|    Total    |    8   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   65   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |   65   |
+-----------+--------+--------+
