[2025-09-17 06:14:44] START suite=qualcomm_srv trace=srv466_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv466_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2805786 heartbeat IPC: 3.564 cumulative IPC: 3.564 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5384940 heartbeat IPC: 3.877 cumulative IPC: 3.714 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5384940 cumulative IPC: 3.714 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5384940 cumulative IPC: 3.714 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14682170 heartbeat IPC: 1.076 cumulative IPC: 1.076 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 23931127 heartbeat IPC: 1.081 cumulative IPC: 1.078 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 33435592 heartbeat IPC: 1.052 cumulative IPC: 1.069 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 42703922 heartbeat IPC: 1.079 cumulative IPC: 1.072 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 51920989 heartbeat IPC: 1.085 cumulative IPC: 1.074 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 61234352 heartbeat IPC: 1.074 cumulative IPC: 1.074 (Simulation time: 00 hr 08 min 14 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv466_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 70397420 heartbeat IPC: 1.091 cumulative IPC: 1.077 (Simulation time: 00 hr 09 min 18 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 79571346 heartbeat IPC: 1.09 cumulative IPC: 1.078 (Simulation time: 00 hr 10 min 29 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 88718450 heartbeat IPC: 1.093 cumulative IPC: 1.08 (Simulation time: 00 hr 11 min 38 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 92451861 cumulative IPC: 1.082 (Simulation time: 00 hr 12 min 51 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 92451861 cumulative IPC: 1.082 (Simulation time: 00 hr 12 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv466_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.082 instructions: 100000001 cycles: 92451861
CPU 0 Branch Prediction Accuracy: 92.25% MPKI: 13.89 Average ROB Occupancy at Mispredict: 29.28
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06607
BRANCH_INDIRECT: 0.3364
BRANCH_CONDITIONAL: 12.22
BRANCH_DIRECT_CALL: 0.402
BRANCH_INDIRECT_CALL: 0.4858
BRANCH_RETURN: 0.379


====Backend Stall Breakdown====
ROB_STALL: 160313
LQ_STALL: 0
SQ_STALL: 871575


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 133.53107
REPLAY_LOAD: 60.531036
NON_REPLAY_LOAD: 25.443663

== Total ==
ADDR_TRANS: 47270
REPLAY_LOAD: 26331
NON_REPLAY_LOAD: 86712

== Counts ==
ADDR_TRANS: 354
REPLAY_LOAD: 435
NON_REPLAY_LOAD: 3408

cpu0->cpu0_STLB TOTAL        ACCESS:    2138329 HIT:    2109616 MISS:      28713 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2138329 HIT:    2109616 MISS:      28713 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 155.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9349884 HIT:    8392464 MISS:     957420 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7572792 HIT:    6755371 MISS:     817421 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     588796 HIT:     519687 MISS:      69109 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1121548 HIT:    1102121 MISS:      19427 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      66748 HIT:      15285 MISS:      51463 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15264601 HIT:    7641581 MISS:    7623020 MSHR_MERGE:    1859762
cpu0->cpu0_L1I LOAD         ACCESS:   15264601 HIT:    7641581 MISS:    7623020 MSHR_MERGE:    1859762
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.16 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30138493 HIT:   25972764 MISS:    4165729 MSHR_MERGE:    1700598
cpu0->cpu0_L1D LOAD         ACCESS:   16640435 HIT:   14319503 MISS:    2320932 MSHR_MERGE:     511375
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13426038 HIT:   11648128 MISS:    1777910 MSHR_MERGE:    1189084
cpu0->cpu0_L1D TRANSLATION  ACCESS:      72020 HIT:       5133 MISS:      66887 MSHR_MERGE:        139
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12552241 HIT:   10412330 MISS:    2139911 MSHR_MERGE:    1081554
cpu0->cpu0_ITLB LOAD         ACCESS:   12552241 HIT:   10412330 MISS:    2139911 MSHR_MERGE:    1081554
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.302 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28600477 HIT:   27150550 MISS:    1449927 MSHR_MERGE:     369955
cpu0->cpu0_DTLB LOAD         ACCESS:   28600477 HIT:   27150550 MISS:    1449927 MSHR_MERGE:     369955
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.786 cycles
cpu0->LLC TOTAL        ACCESS:    1067284 HIT:     987758 MISS:      79526 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     817421 HIT:     758629 MISS:      58792 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      69109 HIT:      65066 MISS:       4043 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     129291 HIT:     128946 MISS:        345 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      51463 HIT:      35117 MISS:      16346 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.22 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        551
  ROW_BUFFER_MISS:      78630
  AVG DBUS CONGESTED CYCLE: 4.057
Channel 0 WQ ROW_BUFFER_HIT:        514
  ROW_BUFFER_MISS:       4005
  FULL:          0
Channel 0 REFRESHES ISSUED:       7705

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       552964       546956        87001         9456
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           21         2015         4286         1933
  STLB miss resolved @ L2C                0          479         4471         8059         5154
  STLB miss resolved @ LLC                0          497         6871        17796        11938
  STLB miss resolved @ MEM                0            1         2399         8778        12795

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195502        51816      1428665       137399          313
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          711          702           28
  STLB miss resolved @ L2C                0          133         2838         1296           13
  STLB miss resolved @ LLC                0           95         2424         2986           75
  STLB miss resolved @ MEM                0            0          513          463          101
[2025-09-17 06:27:35] END   suite=qualcomm_srv trace=srv466_ap (rc=0)
