--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
184 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! nter_rsCounter_write_1__VAL_1<1>  SLICE_X0Y21.X     SLICE_X0Y20.F2   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X0Y20.G3   !
 ! nter_rsCounter_write_1__VAL_1<1>  SLICE_X0Y21.X     SLICE_X0Y20.G2   !
 ! nter_rsCounter_write_1__VAL_1<1>  SLICE_X0Y21.X     SLICE_X1Y23.F1   !
 ! nter_rsCounter_write_1__VAL_1<2>  SLICE_X1Y18.X     SLICE_X0Y19.F3   !
 ! nter_rsCounter_write_1__VAL_1<0>  SLICE_X3Y18.X     SLICE_X3Y19.F2   !
 ! nter_rsCounter_write_1__VAL_1<0>  SLICE_X3Y18.X     SLICE_X3Y19.G2   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X3Y19.G3   !
 ! ftop/iqadc/N369                   SLICE_X3Y22.X     SLICE_X3Y19.G1   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X3Y19.G4   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X3Y19.BX   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X7Y25.F2   !
 ! nter_rsCounter_write_1__VAL_1<4>  SLICE_X0Y27.X     SLICE_X3Y26.F2   !
 ! nter_rsCounter_write_1__VAL_1<4>  SLICE_X0Y27.X     SLICE_X3Y26.G2   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X3Y26.G4   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X3Y24.F1   !
 ! nter_rsCounter_write_1__VAL_1<5>  SLICE_X1Y27.X     SLICE_X1Y25.F1   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X1Y25.G4   !
 ! nter_rsCounter_write_1__VAL_1<5>  SLICE_X1Y27.X     SLICE_X1Y25.G1   !
 ! ftop/iqadc/N370                   SLICE_X3Y24.X     SLICE_X1Y25.G3   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X1Y25.G2   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X1Y25.BX   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X1Y27.G4   !
 ! ftop/iqadc/N223                   SLICE_X3Y25.X     SLICE_X1Y27.G1   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X1Y27.G3   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X1Y27.BX   !
 ! nter_rsCounter_write_1__VAL_1<4>  SLICE_X0Y27.X     SLICE_X2Y20.F2   !
 ! nter_rsCounter_write_1__VAL_1<3>  SLICE_X1Y21.X     SLICE_X1Y20.F1   !
 ! nter_rsCounter_write_1__VAL_1<3>  SLICE_X1Y21.X     SLICE_X1Y20.G1   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X1Y20.G3   !
 ! ftop/iqadc/N369                   SLICE_X3Y22.X     SLICE_X1Y20.G4   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X1Y20.G2   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X1Y20.BX   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X3Y25.G3   !
 ! ftop/iqadc/Mmux__varindex0000_5_f7SLICE_X6Y25.Y     SLICE_X3Y25.G4   !
 ! ftop/iqadc/x__h8844<4>            SLICE_X3Y22.Y     SLICE_X3Y25.G2   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X1Y21.G3   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X1Y21.G2   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X1Y21.BX   !
 ! ftop/iqadc/N223                   SLICE_X3Y25.X     SLICE_X0Y26.F4   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X0Y26.F1   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X0Y26.F2   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X1Y26.F3   !
 ! nter_rsCounter_write_1__VAL_1<9>  SLICE_X0Y26.X     SLICE_X1Y26.F1   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X1Y26.F2   !
 ! ftop/iqadc/N369                   SLICE_X3Y22.X     SLICE_X1Y26.F4   !
 ! nter_rsCounter_write_1__VAL_1<9>  SLICE_X0Y26.X     SLICE_X1Y26.G4   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X1Y26.BX   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X0Y26.BX   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X3Y27.F2   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X3Y27.F3   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X6Y26.F3   !
 ! ter_rsCounter_write_1__VAL_1<10>  SLICE_X3Y27.X     SLICE_X6Y26.F4   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X6Y26.F2   !
 ! ftop/iqadc/N369                   SLICE_X3Y22.X     SLICE_X6Y26.F1   !
 ! ter_rsCounter_write_1__VAL_1<10>  SLICE_X3Y27.X     SLICE_X6Y26.G2   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X6Y26.BX   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X3Y27.BX   !
 ! nter_rsCounter_write_1__VAL_1<7>  SLICE_X1Y29.X     SLICE_X1Y28.F1   !
 ! nter_rsCounter_write_1__VAL_1<7>  SLICE_X1Y29.X     SLICE_X1Y28.G3   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X1Y28.G4   !
 ! ftop/iqadc/N370                   SLICE_X3Y24.X     SLICE_X1Y28.G2   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X1Y28.G1   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X1Y28.BX   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X1Y29.G4   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X1Y29.G3   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X1Y29.BX   !
 ! ftop/iqadc/N223                   SLICE_X3Y25.X     SLICE_X2Y27.F3   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X2Y27.F4   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X2Y27.F2   !
 ! nter_rsCounter_write_1__VAL_1<8>  SLICE_X2Y27.X     SLICE_X2Y26.F2   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X2Y26.F1   !
 ! ftop/iqadc/N369                   SLICE_X3Y22.X     SLICE_X2Y26.F3   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X2Y26.F4   !
 ! nter_rsCounter_write_1__VAL_1<8>  SLICE_X2Y27.X     SLICE_X2Y26.G2   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X2Y26.BX   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X2Y27.BX   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X2Y30.F4   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X2Y30.F3   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X3Y28.F2   !
 ! ter_rsCounter_write_1__VAL_1<14>  SLICE_X2Y30.X     SLICE_X3Y28.F1   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X3Y28.F3   !
 ! ftop/iqadc/N370                   SLICE_X3Y24.X     SLICE_X3Y28.F4   !
 ! ter_rsCounter_write_1__VAL_1<14>  SLICE_X2Y30.X     SLICE_X3Y28.G1   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X3Y28.BX   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X2Y30.BX   !
 ! ter_rsCounter_write_1__VAL_1<13>  SLICE_X2Y29.X     SLICE_X2Y24.F3   !
 ! ftop/iqadc/N223                   SLICE_X3Y25.X     SLICE_X2Y19.F3   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X2Y19.F4   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X2Y19.F2   !
 ! ter_rsCounter_write_1__VAL_1<12>  SLICE_X2Y19.X     SLICE_X2Y18.F4   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X2Y18.F1   !
 ! ftop/iqadc/N370                   SLICE_X3Y24.X     SLICE_X2Y18.F2   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X2Y18.F3   !
 ! ter_rsCounter_write_1__VAL_1<12>  SLICE_X2Y19.X     SLICE_X2Y18.G2   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X2Y18.BX   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X2Y19.BX   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X2Y16.F2   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X2Y16.F4   !
 ! ter_rsCounter_write_1__VAL_1<11>  SLICE_X2Y16.X     SLICE_X3Y16.F4   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X3Y16.F3   !
 ! ftop/iqadc/N369                   SLICE_X3Y22.X     SLICE_X3Y16.F1   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X3Y16.F2   !
 ! ter_rsCounter_write_1__VAL_1<11>  SLICE_X2Y16.X     SLICE_X3Y16.G4   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X3Y16.BX   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X2Y16.BX   !
 ! ftop/iqadc/N405                   SLICE_X1Y23.X     SLICE_X3Y22.G1   !
 ! nter_rsCounter_write_1__VAL_1<6>  SLICE_X0Y31.X     SLICE_X1Y31.F3   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X1Y31.G1   !
 ! nter_rsCounter_write_1__VAL_1<6>  SLICE_X0Y31.X     SLICE_X1Y31.G3   !
 ! ftop/iqadc/N370                   SLICE_X3Y24.X     SLICE_X1Y31.G2   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X1Y31.G4   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X1Y31.BX   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X0Y31.G2   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X0Y31.G3   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X0Y31.BX   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X3Y26.G1   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X3Y26.BX   !
 ! ftop/iqadc/N223                   SLICE_X3Y25.X     SLICE_X0Y27.G4   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X0Y27.G1   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X0Y27.G2   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X0Y27.BX   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X7Y25.G3   !
 ! nter_rsCounter_write_1__VAL_1<0>  SLICE_X3Y18.X     SLICE_X7Y25.G2   !
 ! nter_rsCounter_write_1__VAL_1<2>  SLICE_X1Y18.X     SLICE_X7Y25.G4   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X7Y25.BX   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X7Y24.F3   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X7Y24.G2   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X7Y24.BX   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X7Y24.BY   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X6Y25.F2   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X6Y25.G3   !
 ! nter_rsCounter_write_1__VAL_1<1>  SLICE_X0Y21.X     SLICE_X6Y25.G2   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X6Y25.BX   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X6Y24.F3   !
 ! ter_rsCounter_write_1__VAL_1<13>  SLICE_X2Y29.X     SLICE_X6Y24.F2   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X2Y31.F4   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X2Y31.F2   !
 ! ter_rsCounter_write_1__VAL_1<15>  SLICE_X2Y31.X     SLICE_X3Y30.F3   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X3Y30.F2   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X3Y30.F1   !
 ! ter_rsCounter_write_1__VAL_1<15>  SLICE_X2Y31.X     SLICE_X3Y30.G3   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X3Y30.BX   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X2Y31.BX   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X6Y24.G1   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X6Y24.BX   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X6Y24.BY   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X6Y25.BY   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X3Y25.F3   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X3Y18.G3   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X3Y18.G4   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X3Y18.BX   !
 ! nter_rsCounter_write_1__VAL_1<2>  SLICE_X1Y18.X     SLICE_X0Y25.F1   !
 ! nter_rsCounter_write_1__VAL_1<1>  SLICE_X0Y21.X     SLICE_X0Y25.F4   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X0Y25.G4   !
 ! ter_rsCounter_write_1__VAL_1<17>  SLICE_X0Y25.Y     SLICE_X0Y25.G2   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X0Y28.F3   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X0Y28.F2   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X0Y28.F1   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X2Y28.G4   !
 ! ter_rsCounter_write_1__VAL_1<16>  SLICE_X2Y28.Y     SLICE_X2Y28.G2   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X0Y28.G2   !
 ! ftop/iqadc/x__h8844<1>            SLICE_X1Y22.X     SLICE_X0Y28.G1   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X0Y28.G3   !
 ! ter_rsCounter_write_1__VAL_1<13>  SLICE_X2Y29.X     SLICE_X2Y28.F2   !
 ! ter_rsCounter_write_1__VAL_1<13>  SLICE_X2Y29.X     SLICE_X2Y21.G4   !
 ! nter_rsCounter_write_1__VAL_1<2>  SLICE_X1Y18.X     SLICE_X0Y22.F1   !
 ! nter_rsCounter_write_1__VAL_1<1>  SLICE_X0Y21.X     SLICE_X0Y22.F4   !
 ! nter_rsCounter_write_1__VAL_1<2>  SLICE_X1Y18.X     SLICE_X0Y19.G3   !
 ! ftop/iqadc/N369                   SLICE_X3Y22.X     SLICE_X0Y19.G1   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X0Y19.G2   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X0Y19.BX   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X1Y18.G1   !
 ! ftop/iqadc/x__h8844<2>            SLICE_X3Y21.X     SLICE_X1Y18.G2   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X1Y18.BX   !
 ! ter_rsCounter_write_1__VAL_1<13>  SLICE_X2Y29.X     SLICE_X2Y21.F4   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X0Y20.BX   !
 ! ftop/iqadc/x__h8844<0>            SLICE_X0Y24.F5    SLICE_X0Y21.G3   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X0Y21.BX   !
 ! ter_rsCounter_write_1__VAL_1<13>  SLICE_X2Y29.X     SLICE_X2Y25.G3   !
 ! ter_rsCounter_write_1__VAL_1<13>  SLICE_X2Y29.X     SLICE_X3Y29.F3   !
 ! ter_rsCounter_write_1__VAL_1<13>  SLICE_X2Y29.X     SLICE_X3Y29.G3   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X3Y29.BX   !
 ! ftop/iqadc/x__h8844<3>            SLICE_X2Y23.X     SLICE_X2Y29.BX   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.054 - 0.063)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y11.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X50Y13.G1      net (fanout=1)        0.382   ftop/clkN210/locked_d
    SLICE_X50Y13.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (1.195ns logic, 0.382ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.253ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y13.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X50Y13.BX      net (fanout=2)        0.420   ftop/clkN210/unlock2
    SLICE_X50Y13.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (0.833ns logic, 0.420ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.915ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.915ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y13.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X50Y13.BX      net (fanout=2)        0.336   ftop/clkN210/unlock2
    SLICE_X50Y13.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.915ns (0.579ns logic, 0.336ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.067 - 0.051)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y11.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X50Y13.G1      net (fanout=1)        0.306   ftop/clkN210/locked_d
    SLICE_X50Y13.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.869ns logic, 0.306ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X50Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X50Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X50Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X50Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X50Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X50Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X51Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X51Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X51Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y49.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y49.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y49.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13743 paths analyzed, 1977 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.889ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.821ns (Levels of Logic = 6)
  Clock Path Skew:      -0.068ns (0.592 - 0.660)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y190.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X97Y192.G2     net (fanout=5)        0.723   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X97Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X100Y192.G2    net (fanout=17)       1.072   ftop/gbe0/gmac/gmac/N29
    SLICE_X100Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2
    SLICE_X100Y192.F1    net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2/O
    SLICE_X100Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X101Y196.G1    net (fanout=3)        0.618   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X101Y196.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X101Y196.F3    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X101Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X100Y196.F2    net (fanout=3)        0.599   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X100Y196.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.821ns (4.078ns logic, 3.743ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.820ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.390 - 0.451)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y188.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X109Y188.BX    net (fanout=27)       0.929   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X109Y188.F5    Tbxf5                 0.524   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X109Y188.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X109Y188.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X108Y185.F1    net (fanout=3)        0.585   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.G1    net (fanout=7)        0.407   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X104Y176.F2    net (fanout=40)       1.475   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X104Y176.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<37>_SW0
    SLICE_X104Y177.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N18
    SLICE_X104Y177.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<37>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (3.483ns logic, 4.337ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.820ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.390 - 0.451)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_0 to ftop/gbe0/gmac/txfun_inF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y188.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_0
    SLICE_X109Y189.BX    net (fanout=27)       0.929   ftop/gbe0/gmac/txfun_ptr<0>
    SLICE_X109Y189.F5    Tbxf5                 0.524   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y188.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y188.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X108Y185.F1    net (fanout=3)        0.585   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.G1    net (fanout=7)        0.407   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X104Y176.F2    net (fanout=40)       1.475   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X104Y176.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<37>_SW0
    SLICE_X104Y177.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N18
    SLICE_X104Y177.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<37>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (3.483ns logic, 4.337ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.786ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.592 - 0.640)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y186.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X97Y192.G1     net (fanout=8)        0.688   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X97Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X100Y192.G2    net (fanout=17)       1.072   ftop/gbe0/gmac/gmac/N29
    SLICE_X100Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2
    SLICE_X100Y192.F1    net (fanout=1)        0.610   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2/O
    SLICE_X100Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X101Y196.G1    net (fanout=3)        0.618   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X101Y196.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X101Y196.F3    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X101Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X100Y196.F2    net (fanout=3)        0.599   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X100Y196.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.786ns (4.078ns logic, 3.708ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.847ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.730 - 0.695)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txDV to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y184.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/gmac/txRS_txDV
    D26.O2               net (fanout=2)        2.618   ftop/gbe0/gmac/gmac/txRS_txDV
    D26.OTCLK2           Tioock                0.708   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (1.229ns logic, 2.618ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.390 - 0.426)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_19 to ftop/gbe0/gmac/txfun_inF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y182.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_19
    SLICE_X109Y189.F2    net (fanout=5)        0.716   ftop/gbe0/gmac/txfun_inF_D_OUT<19>
    SLICE_X109Y189.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y188.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y188.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X108Y185.F1    net (fanout=3)        0.585   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.G1    net (fanout=7)        0.407   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X104Y176.F2    net (fanout=40)       1.475   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X104Y176.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<37>_SW0
    SLICE_X104Y177.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N18
    SLICE_X104Y177.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<37>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (3.647ns logic, 4.124ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 6)
  Clock Path Skew:      -0.085ns (0.592 - 0.677)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y188.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y195.G3     net (fanout=24)       0.664   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N46
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X97Y194.G1     net (fanout=16)       0.989   ftop/gbe0/gmac/gmac/N38
    SLICE_X97Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y192.F2    net (fanout=11)       0.644   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y192.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X101Y196.G1    net (fanout=3)        0.618   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X101Y196.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X101Y196.F3    net (fanout=10)       0.121   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X101Y196.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X100Y196.F2    net (fanout=3)        0.599   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X100Y196.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (4.081ns logic, 3.635ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.687ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.390 - 0.432)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y184.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X109Y189.F3    net (fanout=5)        0.560   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
    SLICE_X109Y189.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y188.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y188.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X108Y185.F1    net (fanout=3)        0.585   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.G1    net (fanout=7)        0.407   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X104Y176.F2    net (fanout=40)       1.475   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X104Y176.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<37>_SW0
    SLICE_X104Y177.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N18
    SLICE_X104Y177.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<37>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                      7.687ns (3.719ns logic, 3.968ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.572ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (0.413 - 0.567)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y45.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X110Y43.G2     net (fanout=8)        0.515   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X110Y43.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X110Y43.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X110Y43.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y47.G1     net (fanout=23)       1.747   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y47.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N2
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X110Y47.F4     net (fanout=10)       1.259   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X110Y47.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_D_OUT<36>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X108Y49.SR     net (fanout=1)        0.694   ftop/gbe0/gmac/rxfun_inF/N8
    SLICE_X108Y49.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.572ns (3.336ns logic, 4.236ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.557ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.413 - 0.578)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y42.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X110Y43.G1     net (fanout=4)        0.500   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X110Y43.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X110Y43.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X110Y43.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y47.G1     net (fanout=23)       1.747   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y47.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N2
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X110Y47.F4     net (fanout=10)       1.259   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X110Y47.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_D_OUT<36>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X108Y49.SR     net (fanout=1)        0.694   ftop/gbe0/gmac/rxfun_inF/N8
    SLICE_X108Y49.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.557ns (3.336ns logic, 4.221ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.413 - 0.478)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/empty_reg to ftop/gbe0/gmac/rxfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y49.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_inF/empty_reg
    SLICE_X110Y43.F2     net (fanout=6)        1.226   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
    SLICE_X110Y43.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y47.G1     net (fanout=23)       1.747   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y47.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N2
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X110Y47.F4     net (fanout=10)       1.259   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X110Y47.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_D_OUT<36>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X108Y49.SR     net (fanout=1)        0.694   ftop/gbe0/gmac/rxfun_inF/N8
    SLICE_X108Y49.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (2.717ns logic, 4.926ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.448 - 0.478)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/empty_reg to ftop/gbe0/gmac/rxfun_inF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y49.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_inF/empty_reg
    SLICE_X110Y43.F2     net (fanout=6)        1.226   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
    SLICE_X110Y43.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y48.G1     net (fanout=23)       1.521   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y48.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N4
                                                       ftop/gbe0/gmac/rxfun_inF/d0h1
    SLICE_X111Y48.F4     net (fanout=10)       1.220   ftop/gbe0/gmac/rxfun_inF/d0h
    SLICE_X111Y48.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<7>_SW0
    SLICE_X111Y49.SR     net (fanout=1)        1.016   ftop/gbe0/gmac/rxfun_inF/N6
    SLICE_X111Y49.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.661ns (2.678ns logic, 4.983ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.644ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.390 - 0.418)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y185.YQ    Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X109Y189.G2    net (fanout=5)        0.589   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X109Y189.F5    Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y188.FXINB net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X109Y188.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X108Y185.F1    net (fanout=3)        0.585   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.G1    net (fanout=7)        0.407   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X104Y176.F2    net (fanout=40)       1.475   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X104Y176.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<37>_SW0
    SLICE_X104Y177.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N18
    SLICE_X104Y177.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<37>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (3.647ns logic, 3.997ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.413 - 0.495)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_8 to ftop/gbe0/gmac/rxfun_inF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y49.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_8
    SLICE_X110Y43.F1     net (fanout=8)        1.091   ftop/gbe0/gmac/rxfun_inF_D_OUT<8>
    SLICE_X110Y43.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y47.G1     net (fanout=23)       1.747   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y47.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N2
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X110Y47.F4     net (fanout=10)       1.259   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X110Y47.X      Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_D_OUT<36>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<6>_SW0
    SLICE_X108Y49.SR     net (fanout=1)        0.694   ftop/gbe0/gmac/rxfun_inF/N8
    SLICE_X108Y49.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.583ns (2.792ns logic, 4.791ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.612ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.315 - 0.356)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y188.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y195.G3     net (fanout=24)       0.664   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N46
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X97Y194.G1     net (fanout=16)       0.989   ftop/gbe0/gmac/gmac/N38
    SLICE_X97Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X90Y186.F3     net (fanout=11)       0.859   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X90Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X94Y186.G3     net (fanout=3)        0.536   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X94Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X100Y189.CE    net (fanout=10)       1.491   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X100Y189.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (3.073ns logic, 4.539ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.612ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.315 - 0.356)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y188.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X96Y195.G3     net (fanout=24)       0.664   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N46
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X97Y194.G1     net (fanout=16)       0.989   ftop/gbe0/gmac/gmac/N38
    SLICE_X97Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X90Y186.F3     net (fanout=11)       0.859   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X90Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X94Y186.G3     net (fanout=3)        0.536   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X94Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X100Y188.CE    net (fanout=10)       1.491   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X100Y188.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (3.073ns logic, 4.539ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.448 - 0.495)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_8 to ftop/gbe0/gmac/rxfun_inF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y49.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_8
    SLICE_X110Y43.F1     net (fanout=8)        1.091   ftop/gbe0/gmac/rxfun_inF_D_OUT<8>
    SLICE_X110Y43.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y48.G1     net (fanout=23)       1.521   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y48.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N4
                                                       ftop/gbe0/gmac/rxfun_inF/d0h1
    SLICE_X111Y48.F4     net (fanout=10)       1.220   ftop/gbe0/gmac/rxfun_inF/d0h
    SLICE_X111Y48.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<7>_SW0
    SLICE_X111Y49.SR     net (fanout=1)        1.016   ftop/gbe0/gmac/rxfun_inF/N6
    SLICE_X111Y49.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (2.753ns logic, 4.848ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.592ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.390 - 0.446)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_29 to ftop/gbe0/gmac/txfun_inF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y187.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_29
    SLICE_X109Y188.G1    net (fanout=5)        0.465   ftop/gbe0/gmac/txfun_inF_D_OUT<29>
    SLICE_X109Y188.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X109Y188.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X109Y188.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X108Y185.F1    net (fanout=3)        0.585   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.G1    net (fanout=7)        0.407   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X104Y176.F2    net (fanout=40)       1.475   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X104Y176.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<37>_SW0
    SLICE_X104Y177.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N18
    SLICE_X104Y177.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<37>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                      7.592ns (3.719ns logic, 3.873ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.583ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.390 - 0.451)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y188.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X109Y188.F2    net (fanout=5)        0.456   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X109Y188.F5    Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X109Y188.FXINA net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X109Y188.Y     Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X108Y185.F1    net (fanout=3)        0.585   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.G1    net (fanout=7)        0.407   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X109Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X104Y176.F2    net (fanout=40)       1.475   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X104Y176.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<37>_SW0
    SLICE_X104Y177.SR    net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N18
    SLICE_X104Y177.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<37>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                      7.583ns (3.719ns logic, 3.864ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.590ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.080 - 0.134)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_inF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y45.YQ     Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X110Y43.G2     net (fanout=8)        0.515   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X110Y43.Y      Tilo                  0.616   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X110Y43.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X110Y43.X      Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y48.G1     net (fanout=23)       1.521   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X113Y48.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_inF/N4
                                                       ftop/gbe0/gmac/rxfun_inF/d0h1
    SLICE_X111Y48.F4     net (fanout=10)       1.220   ftop/gbe0/gmac/rxfun_inF/d0h
    SLICE_X111Y48.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<7>_SW0
    SLICE_X111Y49.SR     net (fanout=1)        1.016   ftop/gbe0/gmac/rxfun_inF/N6
    SLICE_X111Y49.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.590ns (3.297ns logic, 4.293ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 1)
  Clock Path Skew:      0.144ns (0.886 - 0.742)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_30 to ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y43.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    SLICE_X110Y39.BY     net (fanout=2)        0.456   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
    SLICE_X110Y39.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<30>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.289ns logic, 0.456ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.746ns (Levels of Logic = 1)
  Clock Path Skew:      0.144ns (0.886 - 0.742)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_30 to ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y43.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    SLICE_X110Y39.BY     net (fanout=2)        0.456   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
    SLICE_X110Y39.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<30>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (0.290ns logic, 0.456ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.097 - 0.082)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_39 to ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y40.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_39
    SLICE_X106Y40.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
    SLICE_X106Y40.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<39>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.097 - 0.082)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_39 to ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y40.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_39
    SLICE_X106Y40.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
    SLICE_X106Y40.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<39>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.031 - 0.026)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_17 to ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y27.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_17
    SLICE_X110Y27.BY     net (fanout=2)        0.342   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
    SLICE_X110Y27.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<17>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.289ns logic, 0.342ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.031 - 0.026)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_17 to ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y27.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_17
    SLICE_X110Y27.BY     net (fanout=2)        0.342   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
    SLICE_X110Y27.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<17>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.290ns logic, 0.342ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.639ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem36.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.578 - 0.452)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem36.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y43.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X110Y42.G3     net (fanout=43)       0.347   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X110Y42.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<35>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem36.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.418ns logic, 0.347ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.639ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem36.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.578 - 0.452)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem36.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y43.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X110Y42.G3     net (fanout=43)       0.347   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X110Y42.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<35>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem36.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.418ns logic, 0.347ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.133ns (0.585 - 0.452)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y43.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X110Y41.G3     net (fanout=43)       0.369   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X110Y41.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<38>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.418ns logic, 0.369ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.133ns (0.585 - 0.452)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y43.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X110Y41.G3     net (fanout=43)       0.369   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X110Y41.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<38>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.418ns logic, 0.369ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.661ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_5 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (0.886 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_5 to ftop/gbe0/gmac/rxfun_outF/data1_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y41.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<5>
                                                       ftop/gbe0/gmac/rxfun_sr_5
    SLICE_X110Y38.BX     net (fanout=3)        0.301   ftop/gbe0/gmac/rxfun_sr<5>
    SLICE_X110Y38.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.498ns logic, 0.301ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.168ns (0.855 - 0.687)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_9 to ftop/gbe0/gmac/rxfun_sr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y40.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<9>
                                                       ftop/gbe0/gmac/rxfun_sr_9
    SLICE_X112Y38.BX     net (fanout=3)        0.341   ftop/gbe0/gmac/rxfun_sr<9>
    SLICE_X112Y38.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.498ns logic, 0.341ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_16 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.080 - 0.068)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_16 to ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y31.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_16
    SLICE_X110Y30.BY     net (fanout=2)        0.344   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
    SLICE_X110Y30.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<16>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.347ns logic, 0.344ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_16 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.080 - 0.068)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_16 to ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y31.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_16
    SLICE_X110Y30.BY     net (fanout=2)        0.344   ftop/gbe0/gmac/rxfun_outF_D_OUT<16>
    SLICE_X110Y30.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<16>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.348ns logic, 0.344ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 1)
  Clock Path Skew:      0.129ns (0.585 - 0.456)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_38 to ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y41.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<38>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_38
    SLICE_X110Y41.BY     net (fanout=2)        0.528   ftop/gbe0/gmac/rxfun_outF_D_OUT<38>
    SLICE_X110Y41.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<38>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.289ns logic, 0.528ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.689ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.818ns (Levels of Logic = 1)
  Clock Path Skew:      0.129ns (0.585 - 0.456)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_38 to ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y41.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<38>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_38
    SLICE_X110Y41.BY     net (fanout=2)        0.528   ftop/gbe0/gmac/rxfun_outF_D_OUT<38>
    SLICE_X110Y41.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<38>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem39.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.818ns (0.290ns logic, 0.528ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.689ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.428 - 0.351)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y200.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X111Y200.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X111Y200.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_8 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.168ns (0.855 - 0.687)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_8 to ftop/gbe0/gmac/rxfun_sr_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y40.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_sr<9>
                                                       ftop/gbe0/gmac/rxfun_sr_8
    SLICE_X112Y38.BY     net (fanout=3)        0.310   ftop/gbe0/gmac/rxfun_sr<8>
    SLICE_X112Y38.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_18
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.556ns logic, 0.310ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.082 - 0.069)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y44.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X107Y45.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X107Y45.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.035 - 0.030)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y191.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X95Y190.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X95Y190.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X112Y74.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X112Y74.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X112Y74.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X112Y74.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3/SR
  Location pin: SLICE_X108Y77.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3/SR
  Location pin: SLICE_X108Y77.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_2/SR
  Location pin: SLICE_X108Y77.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_2/SR
  Location pin: SLICE_X108Y77.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X110Y72.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X110Y72.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X110Y72.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X110Y72.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X104Y74.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X104Y74.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxOper_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxOper/dSyncReg2/SR
  Location pin: SLICE_X106Y172.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxOper_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxOper/dSyncReg2/SR
  Location pin: SLICE_X106Y172.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1/SR
  Location pin: SLICE_X112Y72.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1/SR
  Location pin: SLICE_X112Y72.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0/SR
  Location pin: SLICE_X112Y72.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0/SR
  Location pin: SLICE_X112Y72.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.917ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.681ns (Levels of Logic = 5)
  Clock Path Skew:      -0.236ns (0.348 - 0.584)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y101.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.G3     net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y97.F2     net (fanout=1)        0.314   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y82.G1     net (fanout=11)       1.154   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y82.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y78.BY     net (fanout=1)        0.744   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y78.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.681ns (2.766ns logic, 3.915ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.680ns (Levels of Logic = 5)
  Clock Path Skew:      -0.236ns (0.348 - 0.584)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y101.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.G3     net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y97.F2     net (fanout=1)        0.314   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y82.G1     net (fanout=11)       1.154   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y82.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y78.BY     net (fanout=1)        0.744   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y78.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.680ns (2.765ns logic, 3.915ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.678ns (Levels of Logic = 5)
  Clock Path Skew:      -0.236ns (0.348 - 0.584)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y101.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.G3     net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y97.F2     net (fanout=1)        0.314   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y82.F1     net (fanout=11)       1.150   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y82.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X104Y79.BY     net (fanout=1)        0.744   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X104Y79.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.678ns (2.767ns logic, 3.911ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.677ns (Levels of Logic = 5)
  Clock Path Skew:      -0.236ns (0.348 - 0.584)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y101.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.G3     net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y97.F2     net (fanout=1)        0.314   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y82.F1     net (fanout=11)       1.150   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y82.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X104Y79.BY     net (fanout=1)        0.744   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X104Y79.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.677ns (2.766ns logic, 3.911ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.698ns (Levels of Logic = 4)
  Clock Path Skew:      -0.214ns (0.348 - 0.562)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y96.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X113Y97.F1     net (fanout=3)        1.515   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y82.G1     net (fanout=11)       1.154   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y82.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y78.BY     net (fanout=1)        0.744   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y78.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.698ns (2.130ns logic, 4.568ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.697ns (Levels of Logic = 4)
  Clock Path Skew:      -0.214ns (0.348 - 0.562)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y96.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X113Y97.F1     net (fanout=3)        1.515   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y82.G1     net (fanout=11)       1.154   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y82.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y78.BY     net (fanout=1)        0.744   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y78.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.697ns (2.129ns logic, 4.568ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.695ns (Levels of Logic = 4)
  Clock Path Skew:      -0.214ns (0.348 - 0.562)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y96.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X113Y97.F1     net (fanout=3)        1.515   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y82.F1     net (fanout=11)       1.150   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y82.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X104Y79.BY     net (fanout=1)        0.744   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X104Y79.CLK    Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.695ns (2.131ns logic, 4.564ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.694ns (Levels of Logic = 4)
  Clock Path Skew:      -0.214ns (0.348 - 0.562)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y96.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X113Y97.F1     net (fanout=3)        1.515   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X105Y82.F1     net (fanout=11)       1.150   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X105Y82.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X104Y79.BY     net (fanout=1)        0.744   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X104Y79.CLK    Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.694ns (2.130ns logic, 4.564ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.650ns (Levels of Logic = 5)
  Clock Path Skew:      -0.167ns (0.417 - 0.584)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y101.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.G3     net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y97.F2     net (fanout=1)        0.314   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y95.F4     net (fanout=11)       0.025   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X110Y77.BX     net (fanout=17)       1.006   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X110Y77.CLK    Tdick                 0.760   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      6.650ns (3.602ns logic, 3.048ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.667ns (Levels of Logic = 4)
  Clock Path Skew:      -0.145ns (0.417 - 0.562)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y96.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X113Y97.F1     net (fanout=3)        1.515   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y95.F4     net (fanout=11)       0.025   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X110Y77.BX     net (fanout=17)       1.006   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X110Y77.CLK    Tdick                 0.760   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      6.667ns (2.966ns logic, 3.701ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.571ns (Levels of Logic = 4)
  Clock Path Skew:      -0.236ns (0.348 - 0.584)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y101.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.G3     net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y97.F2     net (fanout=1)        0.314   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y95.F4     net (fanout=11)       0.025   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y79.SR     net (fanout=17)       1.395   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y79.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.571ns (3.134ns logic, 3.437ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.571ns (Levels of Logic = 4)
  Clock Path Skew:      -0.236ns (0.348 - 0.584)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y101.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.G3     net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y97.F2     net (fanout=1)        0.314   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y95.F4     net (fanout=11)       0.025   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y78.SR     net (fanout=17)       1.395   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y78.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.571ns (3.134ns logic, 3.437ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.588ns (Levels of Logic = 3)
  Clock Path Skew:      -0.214ns (0.348 - 0.562)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y96.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X113Y97.F1     net (fanout=3)        1.515   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y95.F4     net (fanout=11)       0.025   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y78.SR     net (fanout=17)       1.395   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y78.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.588ns (2.498ns logic, 4.090ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.588ns (Levels of Logic = 3)
  Clock Path Skew:      -0.214ns (0.348 - 0.562)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y96.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X113Y97.F1     net (fanout=3)        1.515   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y95.F4     net (fanout=11)       0.025   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y79.SR     net (fanout=17)       1.395   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X104Y79.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.588ns (2.498ns logic, 4.090ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.608ns (Levels of Logic = 4)
  Clock Path Skew:      -0.174ns (0.410 - 0.584)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y101.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.G3     net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y97.F2     net (fanout=1)        0.314   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y95.F4     net (fanout=11)       0.025   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X110Y79.CE     net (fanout=17)       1.569   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X110Y79.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.608ns (2.997ns logic, 3.611ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.152ns (0.410 - 0.562)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y96.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X113Y97.F1     net (fanout=3)        1.515   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y95.F4     net (fanout=11)       0.025   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X110Y79.CE     net (fanout=17)       1.569   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X110Y79.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.625ns (2.361ns logic, 4.264ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.192ns (0.392 - 0.584)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y101.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.G3     net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y97.F2     net (fanout=1)        0.314   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y95.F4     net (fanout=11)       0.025   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y79.SR     net (fanout=17)       1.388   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y79.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.564ns (3.134ns logic, 3.430ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.581ns (Levels of Logic = 3)
  Clock Path Skew:      -0.170ns (0.392 - 0.562)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y96.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_1
    SLICE_X113Y97.F1     net (fanout=3)        1.515   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<1>
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y95.F4     net (fanout=11)       0.025   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y79.SR     net (fanout=17)       1.388   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y79.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.581ns (2.498ns logic, 4.083ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.557ns (Levels of Logic = 4)
  Clock Path Skew:      -0.183ns (0.401 - 0.584)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y101.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.G3     net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y97.F2     net (fanout=1)        0.314   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y95.F4     net (fanout=11)       0.025   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y74.SR     net (fanout=17)       1.381   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y74.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.557ns (3.134ns logic, 3.423ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.557ns (Levels of Logic = 4)
  Clock Path Skew:      -0.183ns (0.401 - 0.584)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y101.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.G3     net (fanout=2)        0.548   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X113Y97.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X113Y97.F2     net (fanout=1)        0.314   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X113Y97.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.G4     net (fanout=2)        1.155   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y95.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y95.F4     net (fanout=11)       0.025   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y95.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y75.SR     net (fanout=17)       1.381   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y75.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.557ns (3.134ns logic, 3.423ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.458 - 0.383)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y80.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y83.G2     net (fanout=13)       0.416   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y83.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.395ns logic, 0.416ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.458 - 0.383)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y80.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y83.G2     net (fanout=13)       0.416   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y83.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.395ns logic, 0.416ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.458 - 0.383)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y80.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y82.G2     net (fanout=13)       0.416   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y82.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.395ns logic, 0.416ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.458 - 0.383)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y80.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y82.G2     net (fanout=13)       0.416   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y82.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.395ns logic, 0.416ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.471 - 0.417)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y76.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y75.G3     net (fanout=13)       0.385   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y75.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.418ns logic, 0.385ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.471 - 0.417)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y76.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y75.G3     net (fanout=13)       0.385   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y75.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.418ns logic, 0.385ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.471 - 0.417)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y76.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y74.G3     net (fanout=13)       0.385   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y74.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.418ns logic, 0.385ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.471 - 0.417)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y76.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y74.G3     net (fanout=13)       0.385   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y74.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.418ns logic, 0.385ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.067 - 0.057)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y74.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X110Y75.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X110Y75.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y94.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X107Y92.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X107Y92.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.458ns logic, 0.325ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.047 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y80.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y79.G2     net (fanout=13)       0.422   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y79.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.395ns logic, 0.422ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.047 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y80.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y79.G2     net (fanout=13)       0.422   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y79.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.395ns logic, 0.422ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y78.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X102Y79.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X102Y79.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.027 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y97.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X108Y94.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X108Y94.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.035 - 0.037)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y94.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X111Y92.BX     net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X111Y92.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.479ns logic, 0.328ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.022 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y94.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X108Y93.BX     net (fanout=2)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X108Y93.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.519ns logic, 0.297ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.036 - 0.040)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y79.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X109Y80.BY     net (fanout=6)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X109Y80.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.518ns logic, 0.297ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.013 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y92.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X108Y91.BX     net (fanout=2)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X108Y91.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.519ns logic, 0.313ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.047 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y80.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y79.G1     net (fanout=10)       0.450   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y79.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.418ns logic, 0.450ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.047 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y80.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y79.G1     net (fanout=10)       0.450   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y79.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.418ns logic, 0.450ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X102Y78.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X102Y78.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X102Y78.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X102Y78.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y79.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y79.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X102Y79.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X102Y79.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y75.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y75.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X110Y75.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X110Y75.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y79.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y79.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X110Y77.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X110Y77.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y87.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y87.SR
  Clock network: ftop/gmiixo_rst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X111Y74.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X111Y74.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.533ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.518ns (Levels of Logic = 0)
  Clock Path Skew:      -5.015ns (-1.420 - 3.595)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y49.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X79Y48.SR      net (fanout=3)        0.561   ftop/clkN210/rstInD
    SLICE_X79Y48.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.957ns logic, 0.561ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.158ns (Levels of Logic = 0)
  Clock Path Skew:      -3.537ns (-0.661 - 2.876)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y49.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X79Y48.SR      net (fanout=3)        0.449   ftop/clkN210/rstInD
    SLICE_X79Y48.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (0.709ns logic, 0.449ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X79Y48.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X79Y48.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X79Y48.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5249682 paths analyzed, 66581 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.497ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.473ns (Levels of Logic = 19)
  Clock Path Skew:      -0.024ns (0.757 - 0.781)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X52Y79.G2      net (fanout=8)        0.532   ftop/cp/cpReq<24>
    SLICE_X52Y79.Y       Tilo                  0.616   ftop/cp/wn___1__h77584<3>
                                                       ftop/cp/Msub_wn___1__h77584_cy<1>11
    SLICE_X50Y80.F1      net (fanout=2)        0.888   ftop/cp/Msub_wn___1__h77584_cy<1>
    SLICE_X50Y80.X       Tilo                  0.601   ftop/cp/_theResult_____1__h76813<2>
                                                       ftop/cp/_theResult_____1__h76813<2>1
    SLICE_X45Y90.G3      net (fanout=17)       1.041   ftop/cp/_theResult_____1__h76813<2>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X64Y67.G4      net (fanout=40)       0.535   ftop/cp/cpRespF/d0h
    SLICE_X64Y67.Y       Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X64Y67.F2      net (fanout=1)        0.735   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X64Y67.CLK     Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     19.473ns (7.724ns logic, 11.749ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.407ns (Levels of Logic = 19)
  Clock Path Skew:      -0.031ns (0.750 - 0.781)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X52Y79.G2      net (fanout=8)        0.532   ftop/cp/cpReq<24>
    SLICE_X52Y79.Y       Tilo                  0.616   ftop/cp/wn___1__h77584<3>
                                                       ftop/cp/Msub_wn___1__h77584_cy<1>11
    SLICE_X50Y80.F1      net (fanout=2)        0.888   ftop/cp/Msub_wn___1__h77584_cy<1>
    SLICE_X50Y80.X       Tilo                  0.601   ftop/cp/_theResult_____1__h76813<2>
                                                       ftop/cp/_theResult_____1__h76813<2>1
    SLICE_X45Y90.G3      net (fanout=17)       1.041   ftop/cp/_theResult_____1__h76813<2>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X60Y70.G1      net (fanout=40)       1.169   ftop/cp/cpRespF/d0h
    SLICE_X60Y70.Y       Tilo                  0.616   ftop/cp_server_response_get<12>
                                                       ftop/cp/cpRespF/data0_reg_or0000<12>_SW0
    SLICE_X60Y70.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<12>_SW0/O
    SLICE_X60Y70.CLK     Tfck                  0.656   ftop/cp_server_response_get<12>
                                                       ftop/cp/cpRespF/data0_reg_12_rstpot
                                                       ftop/cp/cpRespF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     19.407ns (7.724ns logic, 11.683ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.408ns (Levels of Logic = 19)
  Clock Path Skew:      -0.028ns (0.757 - 0.785)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X52Y79.G1      net (fanout=6)        0.496   ftop/cp/cpReq<25>
    SLICE_X52Y79.Y       Tilo                  0.616   ftop/cp/wn___1__h77584<3>
                                                       ftop/cp/Msub_wn___1__h77584_cy<1>11
    SLICE_X50Y80.F1      net (fanout=2)        0.888   ftop/cp/Msub_wn___1__h77584_cy<1>
    SLICE_X50Y80.X       Tilo                  0.601   ftop/cp/_theResult_____1__h76813<2>
                                                       ftop/cp/_theResult_____1__h76813<2>1
    SLICE_X45Y90.G3      net (fanout=17)       1.041   ftop/cp/_theResult_____1__h76813<2>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X64Y67.G4      net (fanout=40)       0.535   ftop/cp/cpRespF/d0h
    SLICE_X64Y67.Y       Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X64Y67.F2      net (fanout=1)        0.735   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X64Y67.CLK     Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     19.408ns (7.695ns logic, 11.713ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.399ns (Levels of Logic = 19)
  Clock Path Skew:      -0.028ns (0.757 - 0.785)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.XQ      Tcko                  0.521   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X49Y82.G4      net (fanout=19)       1.314   ftop/cp/cpReq<23>
    SLICE_X49Y82.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/Msub_wn__h76794_xor<3>11
    SLICE_X49Y82.F4      net (fanout=2)        0.290   ftop/cp/wn__h76794<3>
    SLICE_X49Y82.X       Tilo                  0.562   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/_theResult_____1__h76813<3>1
    SLICE_X45Y90.G1      net (fanout=17)       0.880   ftop/cp/_theResult_____1__h76813<3>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X64Y67.G4      net (fanout=40)       0.535   ftop/cp/cpRespF/d0h
    SLICE_X64Y67.Y       Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X64Y67.F2      net (fanout=1)        0.735   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X64Y67.CLK     Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     19.399ns (7.627ns logic, 11.772ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.342ns (Levels of Logic = 19)
  Clock Path Skew:      -0.035ns (0.750 - 0.785)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X52Y79.G1      net (fanout=6)        0.496   ftop/cp/cpReq<25>
    SLICE_X52Y79.Y       Tilo                  0.616   ftop/cp/wn___1__h77584<3>
                                                       ftop/cp/Msub_wn___1__h77584_cy<1>11
    SLICE_X50Y80.F1      net (fanout=2)        0.888   ftop/cp/Msub_wn___1__h77584_cy<1>
    SLICE_X50Y80.X       Tilo                  0.601   ftop/cp/_theResult_____1__h76813<2>
                                                       ftop/cp/_theResult_____1__h76813<2>1
    SLICE_X45Y90.G3      net (fanout=17)       1.041   ftop/cp/_theResult_____1__h76813<2>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X60Y70.G1      net (fanout=40)       1.169   ftop/cp/cpRespF/d0h
    SLICE_X60Y70.Y       Tilo                  0.616   ftop/cp_server_response_get<12>
                                                       ftop/cp/cpRespF/data0_reg_or0000<12>_SW0
    SLICE_X60Y70.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<12>_SW0/O
    SLICE_X60Y70.CLK     Tfck                  0.656   ftop/cp_server_response_get<12>
                                                       ftop/cp/cpRespF/data0_reg_12_rstpot
                                                       ftop/cp/cpRespF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     19.342ns (7.695ns logic, 11.647ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.333ns (Levels of Logic = 19)
  Clock Path Skew:      -0.035ns (0.750 - 0.785)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.XQ      Tcko                  0.521   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X49Y82.G4      net (fanout=19)       1.314   ftop/cp/cpReq<23>
    SLICE_X49Y82.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/Msub_wn__h76794_xor<3>11
    SLICE_X49Y82.F4      net (fanout=2)        0.290   ftop/cp/wn__h76794<3>
    SLICE_X49Y82.X       Tilo                  0.562   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/_theResult_____1__h76813<3>1
    SLICE_X45Y90.G1      net (fanout=17)       0.880   ftop/cp/_theResult_____1__h76813<3>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X60Y70.G1      net (fanout=40)       1.169   ftop/cp/cpRespF/d0h
    SLICE_X60Y70.Y       Tilo                  0.616   ftop/cp_server_response_get<12>
                                                       ftop/cp/cpRespF/data0_reg_or0000<12>_SW0
    SLICE_X60Y70.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<12>_SW0/O
    SLICE_X60Y70.CLK     Tfck                  0.656   ftop/cp_server_response_get<12>
                                                       ftop/cp/cpRespF/data0_reg_12_rstpot
                                                       ftop/cp/cpRespF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     19.333ns (7.627ns logic, 11.706ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.311ns (Levels of Logic = 19)
  Clock Path Skew:      -0.043ns (0.489 - 0.532)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X52Y79.G2      net (fanout=8)        0.532   ftop/cp/cpReq<24>
    SLICE_X52Y79.Y       Tilo                  0.616   ftop/cp/wn___1__h77584<3>
                                                       ftop/cp/Msub_wn___1__h77584_cy<1>11
    SLICE_X50Y80.F1      net (fanout=2)        0.888   ftop/cp/Msub_wn___1__h77584_cy<1>
    SLICE_X50Y80.X       Tilo                  0.601   ftop/cp/_theResult_____1__h76813<2>
                                                       ftop/cp/_theResult_____1__h76813<2>1
    SLICE_X45Y90.G3      net (fanout=17)       1.041   ftop/cp/_theResult_____1__h76813<2>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X60Y74.G3      net (fanout=40)       1.073   ftop/cp/cpRespF/d0h
    SLICE_X60Y74.Y       Tilo                  0.616   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X60Y74.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X60Y74.CLK     Tfck                  0.656   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     19.311ns (7.724ns logic, 11.587ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.266ns (Levels of Logic = 19)
  Clock Path Skew:      -0.085ns (0.696 - 0.781)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X52Y79.G2      net (fanout=8)        0.532   ftop/cp/cpReq<24>
    SLICE_X52Y79.Y       Tilo                  0.616   ftop/cp/wn___1__h77584<3>
                                                       ftop/cp/Msub_wn___1__h77584_cy<1>11
    SLICE_X50Y80.F1      net (fanout=2)        0.888   ftop/cp/Msub_wn___1__h77584_cy<1>
    SLICE_X50Y80.X       Tilo                  0.601   ftop/cp/_theResult_____1__h76813<2>
                                                       ftop/cp/_theResult_____1__h76813<2>1
    SLICE_X45Y90.G3      net (fanout=17)       1.041   ftop/cp/_theResult_____1__h76813<2>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y65.G2      net (fanout=40)       1.042   ftop/cp/cpRespF/d0h
    SLICE_X66Y65.Y       Tilo                  0.616   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_or0000<3>_SW0
    SLICE_X66Y65.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<3>_SW0/O
    SLICE_X66Y65.CLK     Tfck                  0.656   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_3_rstpot
                                                       ftop/cp/cpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     19.266ns (7.724ns logic, 11.542ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.282ns (Levels of Logic = 19)
  Clock Path Skew:      -0.012ns (0.757 - 0.769)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y80.XQ      Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X49Y82.G2      net (fanout=20)       1.197   ftop/cp/cpReq<21>
    SLICE_X49Y82.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/Msub_wn__h76794_xor<3>11
    SLICE_X49Y82.F4      net (fanout=2)        0.290   ftop/cp/wn__h76794<3>
    SLICE_X49Y82.X       Tilo                  0.562   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/_theResult_____1__h76813<3>1
    SLICE_X45Y90.G1      net (fanout=17)       0.880   ftop/cp/_theResult_____1__h76813<3>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X64Y67.G4      net (fanout=40)       0.535   ftop/cp/cpRespF/d0h
    SLICE_X64Y67.Y       Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X64Y67.F2      net (fanout=1)        0.735   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X64Y67.CLK     Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     19.282ns (7.627ns logic, 11.655ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.246ns (Levels of Logic = 19)
  Clock Path Skew:      -0.047ns (0.489 - 0.536)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X52Y79.G1      net (fanout=6)        0.496   ftop/cp/cpReq<25>
    SLICE_X52Y79.Y       Tilo                  0.616   ftop/cp/wn___1__h77584<3>
                                                       ftop/cp/Msub_wn___1__h77584_cy<1>11
    SLICE_X50Y80.F1      net (fanout=2)        0.888   ftop/cp/Msub_wn___1__h77584_cy<1>
    SLICE_X50Y80.X       Tilo                  0.601   ftop/cp/_theResult_____1__h76813<2>
                                                       ftop/cp/_theResult_____1__h76813<2>1
    SLICE_X45Y90.G3      net (fanout=17)       1.041   ftop/cp/_theResult_____1__h76813<2>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X60Y74.G3      net (fanout=40)       1.073   ftop/cp/cpRespF/d0h
    SLICE_X60Y74.Y       Tilo                  0.616   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X60Y74.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X60Y74.CLK     Tfck                  0.656   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     19.246ns (7.695ns logic, 11.551ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.201ns (Levels of Logic = 19)
  Clock Path Skew:      -0.089ns (0.696 - 0.785)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X52Y79.G1      net (fanout=6)        0.496   ftop/cp/cpReq<25>
    SLICE_X52Y79.Y       Tilo                  0.616   ftop/cp/wn___1__h77584<3>
                                                       ftop/cp/Msub_wn___1__h77584_cy<1>11
    SLICE_X50Y80.F1      net (fanout=2)        0.888   ftop/cp/Msub_wn___1__h77584_cy<1>
    SLICE_X50Y80.X       Tilo                  0.601   ftop/cp/_theResult_____1__h76813<2>
                                                       ftop/cp/_theResult_____1__h76813<2>1
    SLICE_X45Y90.G3      net (fanout=17)       1.041   ftop/cp/_theResult_____1__h76813<2>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y65.G2      net (fanout=40)       1.042   ftop/cp/cpRespF/d0h
    SLICE_X66Y65.Y       Tilo                  0.616   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_or0000<3>_SW0
    SLICE_X66Y65.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<3>_SW0/O
    SLICE_X66Y65.CLK     Tfck                  0.656   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_3_rstpot
                                                       ftop/cp/cpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     19.201ns (7.695ns logic, 11.506ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.237ns (Levels of Logic = 19)
  Clock Path Skew:      -0.047ns (0.489 - 0.536)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.XQ      Tcko                  0.521   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X49Y82.G4      net (fanout=19)       1.314   ftop/cp/cpReq<23>
    SLICE_X49Y82.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/Msub_wn__h76794_xor<3>11
    SLICE_X49Y82.F4      net (fanout=2)        0.290   ftop/cp/wn__h76794<3>
    SLICE_X49Y82.X       Tilo                  0.562   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/_theResult_____1__h76813<3>1
    SLICE_X45Y90.G1      net (fanout=17)       0.880   ftop/cp/_theResult_____1__h76813<3>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X60Y74.G3      net (fanout=40)       1.073   ftop/cp/cpRespF/d0h
    SLICE_X60Y74.Y       Tilo                  0.616   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X60Y74.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X60Y74.CLK     Tfck                  0.656   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     19.237ns (7.627ns logic, 11.610ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.192ns (Levels of Logic = 19)
  Clock Path Skew:      -0.089ns (0.696 - 0.785)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.XQ      Tcko                  0.521   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X49Y82.G4      net (fanout=19)       1.314   ftop/cp/cpReq<23>
    SLICE_X49Y82.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/Msub_wn__h76794_xor<3>11
    SLICE_X49Y82.F4      net (fanout=2)        0.290   ftop/cp/wn__h76794<3>
    SLICE_X49Y82.X       Tilo                  0.562   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/_theResult_____1__h76813<3>1
    SLICE_X45Y90.G1      net (fanout=17)       0.880   ftop/cp/_theResult_____1__h76813<3>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y65.G2      net (fanout=40)       1.042   ftop/cp/cpRespF/d0h
    SLICE_X66Y65.Y       Tilo                  0.616   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_or0000<3>_SW0
    SLICE_X66Y65.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<3>_SW0/O
    SLICE_X66Y65.CLK     Tfck                  0.656   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_3_rstpot
                                                       ftop/cp/cpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     19.192ns (7.627ns logic, 11.565ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.195ns (Levels of Logic = 19)
  Clock Path Skew:      -0.086ns (0.446 - 0.532)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X52Y79.G2      net (fanout=8)        0.532   ftop/cp/cpReq<24>
    SLICE_X52Y79.Y       Tilo                  0.616   ftop/cp/wn___1__h77584<3>
                                                       ftop/cp/Msub_wn___1__h77584_cy<1>11
    SLICE_X50Y80.F1      net (fanout=2)        0.888   ftop/cp/Msub_wn___1__h77584_cy<1>
    SLICE_X50Y80.X       Tilo                  0.601   ftop/cp/_theResult_____1__h76813<2>
                                                       ftop/cp/_theResult_____1__h76813<2>1
    SLICE_X45Y90.G3      net (fanout=17)       1.041   ftop/cp/_theResult_____1__h76813<2>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X65Y72.G3      net (fanout=40)       0.526   ftop/cp/cpRespF/d0h
    SLICE_X65Y72.Y       Tilo                  0.561   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X65Y72.F1      net (fanout=1)        0.575   ftop/cp/cpRespF/data0_reg_or0000<24>_SW0/O
    SLICE_X65Y72.CLK     Tfck                  0.602   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24_rstpot
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     19.195ns (7.615ns logic, 11.580ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.216ns (Levels of Logic = 19)
  Clock Path Skew:      -0.019ns (0.750 - 0.769)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y80.XQ      Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X49Y82.G2      net (fanout=20)       1.197   ftop/cp/cpReq<21>
    SLICE_X49Y82.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/Msub_wn__h76794_xor<3>11
    SLICE_X49Y82.F4      net (fanout=2)        0.290   ftop/cp/wn__h76794<3>
    SLICE_X49Y82.X       Tilo                  0.562   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/_theResult_____1__h76813<3>1
    SLICE_X45Y90.G1      net (fanout=17)       0.880   ftop/cp/_theResult_____1__h76813<3>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X60Y70.G1      net (fanout=40)       1.169   ftop/cp/cpRespF/d0h
    SLICE_X60Y70.Y       Tilo                  0.616   ftop/cp_server_response_get<12>
                                                       ftop/cp/cpRespF/data0_reg_or0000<12>_SW0
    SLICE_X60Y70.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<12>_SW0/O
    SLICE_X60Y70.CLK     Tfck                  0.656   ftop/cp_server_response_get<12>
                                                       ftop/cp/cpRespF/data0_reg_12_rstpot
                                                       ftop/cp/cpRespF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     19.216ns (7.627ns logic, 11.589ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.192ns (Levels of Logic = 19)
  Clock Path Skew:      -0.042ns (0.739 - 0.781)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X52Y79.G2      net (fanout=8)        0.532   ftop/cp/cpReq<24>
    SLICE_X52Y79.Y       Tilo                  0.616   ftop/cp/wn___1__h77584<3>
                                                       ftop/cp/Msub_wn___1__h77584_cy<1>11
    SLICE_X50Y80.F1      net (fanout=2)        0.888   ftop/cp/Msub_wn___1__h77584_cy<1>
    SLICE_X50Y80.X       Tilo                  0.601   ftop/cp/_theResult_____1__h76813<2>
                                                       ftop/cp/_theResult_____1__h76813<2>1
    SLICE_X45Y90.G3      net (fanout=17)       1.041   ftop/cp/_theResult_____1__h76813<2>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X64Y64.G2      net (fanout=40)       0.954   ftop/cp/cpRespF/d0h
    SLICE_X64Y64.Y       Tilo                  0.616   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X64Y64.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X64Y64.CLK     Tfck                  0.656   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     19.192ns (7.724ns logic, 11.468ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.211ns (Levels of Logic = 19)
  Clock Path Skew:      -0.009ns (0.772 - 0.781)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X52Y79.G2      net (fanout=8)        0.532   ftop/cp/cpReq<24>
    SLICE_X52Y79.Y       Tilo                  0.616   ftop/cp/wn___1__h77584<3>
                                                       ftop/cp/Msub_wn___1__h77584_cy<1>11
    SLICE_X50Y80.F1      net (fanout=2)        0.888   ftop/cp/Msub_wn___1__h77584_cy<1>
    SLICE_X50Y80.X       Tilo                  0.601   ftop/cp/_theResult_____1__h76813<2>
                                                       ftop/cp/_theResult_____1__h76813<2>1
    SLICE_X45Y90.G3      net (fanout=17)       1.041   ftop/cp/_theResult_____1__h76813<2>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y69.G3      net (fanout=40)       0.497   ftop/cp/cpRespF/d0h
    SLICE_X63Y69.Y       Tilo                  0.561   ftop/cp_server_response_get<5>
                                                       ftop/cp/cpRespF/data0_reg_or0000<5>_SW0
    SLICE_X63Y69.F1      net (fanout=1)        0.620   ftop/cp/cpRespF/data0_reg_or0000<5>_SW0/O
    SLICE_X63Y69.CLK     Tfck                  0.602   ftop/cp_server_response_get<5>
                                                       ftop/cp/cpRespF/data0_reg_5_rstpot
                                                       ftop/cp/cpRespF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     19.211ns (7.615ns logic, 11.596ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.130ns (Levels of Logic = 19)
  Clock Path Skew:      -0.090ns (0.446 - 0.536)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y78.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X52Y79.G1      net (fanout=6)        0.496   ftop/cp/cpReq<25>
    SLICE_X52Y79.Y       Tilo                  0.616   ftop/cp/wn___1__h77584<3>
                                                       ftop/cp/Msub_wn___1__h77584_cy<1>11
    SLICE_X50Y80.F1      net (fanout=2)        0.888   ftop/cp/Msub_wn___1__h77584_cy<1>
    SLICE_X50Y80.X       Tilo                  0.601   ftop/cp/_theResult_____1__h76813<2>
                                                       ftop/cp/_theResult_____1__h76813<2>1
    SLICE_X45Y90.G3      net (fanout=17)       1.041   ftop/cp/_theResult_____1__h76813<2>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X65Y72.G3      net (fanout=40)       0.526   ftop/cp/cpRespF/d0h
    SLICE_X65Y72.Y       Tilo                  0.561   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X65Y72.F1      net (fanout=1)        0.575   ftop/cp/cpRespF/data0_reg_or0000<24>_SW0/O
    SLICE_X65Y72.CLK     Tfck                  0.602   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24_rstpot
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     19.130ns (7.586ns logic, 11.544ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.121ns (Levels of Logic = 19)
  Clock Path Skew:      -0.090ns (0.446 - 0.536)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.XQ      Tcko                  0.521   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X49Y82.G4      net (fanout=19)       1.314   ftop/cp/cpReq<23>
    SLICE_X49Y82.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/Msub_wn__h76794_xor<3>11
    SLICE_X49Y82.F4      net (fanout=2)        0.290   ftop/cp/wn__h76794<3>
    SLICE_X49Y82.X       Tilo                  0.562   ftop/cp/_theResult_____1__h76813<3>
                                                       ftop/cp/_theResult_____1__h76813<3>1
    SLICE_X45Y90.G1      net (fanout=17)       0.880   ftop/cp/_theResult_____1__h76813<3>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X65Y72.G3      net (fanout=40)       0.526   ftop/cp/cpRespF/d0h
    SLICE_X65Y72.Y       Tilo                  0.561   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X65Y72.F1      net (fanout=1)        0.575   ftop/cp/cpRespF/data0_reg_or0000<24>_SW0/O
    SLICE_X65Y72.CLK     Tfck                  0.602   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24_rstpot
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     19.121ns (7.518ns logic, 11.603ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.094ns (Levels of Logic = 19)
  Clock Path Skew:      -0.091ns (0.441 - 0.532)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X52Y79.G2      net (fanout=8)        0.532   ftop/cp/cpReq<24>
    SLICE_X52Y79.Y       Tilo                  0.616   ftop/cp/wn___1__h77584<3>
                                                       ftop/cp/Msub_wn___1__h77584_cy<1>11
    SLICE_X50Y80.F1      net (fanout=2)        0.888   ftop/cp/Msub_wn___1__h77584_cy<1>
    SLICE_X50Y80.X       Tilo                  0.601   ftop/cp/_theResult_____1__h76813<2>
                                                       ftop/cp/_theResult_____1__h76813<2>1
    SLICE_X45Y90.G3      net (fanout=17)       1.041   ftop/cp/_theResult_____1__h76813<2>
    SLICE_X45Y90.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X37Y110.G1     net (fanout=11)       2.377   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X37Y110.Y      Tilo                  0.561   ftop/cp/wci_respF_4_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X51Y90.F3      net (fanout=8)        2.989   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X51Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X51Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X51Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X51Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X51Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X51Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X51Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X51Y97.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X51Y98.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X51Y99.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X51Y100.XB     Tcinxb                0.216   ftop/cp/dispatched_D_IN115
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
    SLICE_X59Y77.G2      net (fanout=10)       1.830   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X59Y77.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X64Y68.G3      net (fanout=7)        0.822   ftop/cp/cpRespF_ENQ
    SLICE_X64Y68.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X65Y74.G4      net (fanout=40)       0.979   ftop/cp/cpRespF/d0h
    SLICE_X65Y74.Y       Tilo                  0.561   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X65Y74.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<23>_SW0/O
    SLICE_X65Y74.CLK     Tfck                  0.602   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23_rstpot
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     19.094ns (7.615ns logic, 11.479ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/sma0/wsiM_reqFifo_q_0_33 (FF)
  Destination:          ftop/bias/wsiS_reqFifo/Mram_arr34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.180ns (1.003 - 0.823)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/sma0/wsiM_reqFifo_q_0_33 to ftop/bias/wsiS_reqFifo/Mram_arr34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y102.XQ     Tcko                  0.396   ftop/sma0_wsiM0_MData<21>
                                                       ftop/sma0/wsiM_reqFifo_q_0_33
    SLICE_X70Y104.BY     net (fanout=2)        0.354   ftop/sma0_wsiM0_MData<21>
    SLICE_X70Y104.CLK    Tdh         (-Th)     0.130   ftop/bias/wsiS_reqFifo/_varindex0000<33>
                                                       ftop/bias/wsiS_reqFifo/Mram_arr34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.266ns logic, 0.354ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/sma0/wsiM_reqFifo_q_0_33 (FF)
  Destination:          ftop/bias/wsiS_reqFifo/Mram_arr34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.180ns (1.003 - 0.823)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/sma0/wsiM_reqFifo_q_0_33 to ftop/bias/wsiS_reqFifo/Mram_arr34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y102.XQ     Tcko                  0.396   ftop/sma0_wsiM0_MData<21>
                                                       ftop/sma0/wsiM_reqFifo_q_0_33
    SLICE_X70Y104.BY     net (fanout=2)        0.354   ftop/sma0_wsiM0_MData<21>
    SLICE_X70Y104.CLK    Tdh         (-Th)     0.129   ftop/bias/wsiS_reqFifo/_varindex0000<33>
                                                       ftop/bias/wsiS_reqFifo/Mram_arr34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.267ns logic, 0.354ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_25 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.385 - 0.294)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_25 to ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y98.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_9_q_0_25
    SLICE_X86Y100.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_9_MData<25>
    SLICE_X86Y100.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.287ns logic, 0.318ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_25 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.385 - 0.294)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_25 to ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y98.XQ      Tcko                  0.417   ftop/cp_wci_Vm_9_MData<25>
                                                       ftop/cp/wci_reqF_9_q_0_25
    SLICE_X86Y100.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_9_MData<25>
    SLICE_X86Y100.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.288ns logic, 0.318ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_10 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.442 - 0.343)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_10 to ftop/sma1/wci_wslv_reqF/Mram_arr11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y133.YQ     Tcko                  0.419   ftop/cp_wci_Vm_4_MData<11>
                                                       ftop/cp/wci_reqF_4_q_0_10
    SLICE_X12Y134.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_4_MData<10>
    SLICE_X12Y134.CLK    Tdh         (-Th)     0.130   ftop/sma1/wci_wslv_reqF/_varindex0000<10>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.289ns logic, 0.334ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_10 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr11.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.442 - 0.343)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_10 to ftop/sma1/wci_wslv_reqF/Mram_arr11.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y133.YQ     Tcko                  0.419   ftop/cp_wci_Vm_4_MData<11>
                                                       ftop/cp/wci_reqF_4_q_0_10
    SLICE_X12Y134.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_4_MData<10>
    SLICE_X12Y134.CLK    Tdh         (-Th)     0.129   ftop/sma1/wci_wslv_reqF/_varindex0000<10>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr11.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.290ns logic, 0.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_23 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.398 - 0.328)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_23 to ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y99.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<23>
                                                       ftop/cp/wci_reqF_10_q_0_23
    SLICE_X22Y98.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_10_MData<23>
    SLICE_X22Y98.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.287ns logic, 0.311ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_23 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.398 - 0.328)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_23 to ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y99.XQ      Tcko                  0.417   ftop/cp_wci_Vm_10_MData<23>
                                                       ftop/cp/wci_reqF_10_q_0_23
    SLICE_X22Y98.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_10_MData<23>
    SLICE_X22Y98.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.288ns logic, 0.311ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_14_q_0_3 (FF)
  Destination:          ftop/edp1/wci_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.303 - 0.244)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_14_q_0_3 to ftop/edp1/wci_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y149.XQ     Tcko                  0.396   ftop/cp_wci_Vm_14_MData<3>
                                                       ftop/cp/wci_reqF_14_q_0_3
    SLICE_X76Y148.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_14_MData<3>
    SLICE_X76Y148.CLK    Tdh         (-Th)     0.130   ftop/edp1/wci_reqF/_varindex0000<3>
                                                       ftop/edp1/wci_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_14_q_0_3 (FF)
  Destination:          ftop/edp1/wci_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.303 - 0.244)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_14_q_0_3 to ftop/edp1/wci_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y149.XQ     Tcko                  0.396   ftop/cp_wci_Vm_14_MData<3>
                                                       ftop/cp/wci_reqF_14_q_0_3
    SLICE_X76Y148.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_14_MData<3>
    SLICE_X76Y148.CLK    Tdh         (-Th)     0.129   ftop/edp1/wci_reqF/_varindex0000<3>
                                                       ftop/edp1/wci_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_7 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.578 - 0.517)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_7 to ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y34.XQ      Tcko                  0.417   ftop/cp/td<7>
                                                       ftop/cp/td_7
    SLICE_X64Y34.BY      net (fanout=2)        0.311   ftop/cp/td<7>
    SLICE_X64Y34.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<39>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.287ns logic, 0.311ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_7 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.578 - 0.517)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_7 to ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y34.XQ      Tcko                  0.417   ftop/cp/td<7>
                                                       ftop/cp/td_7
    SLICE_X64Y34.BY      net (fanout=2)        0.311   ftop/cp/td<7>
    SLICE_X64Y34.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<39>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.288ns logic, 0.311ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_2 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.563ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.104 - 0.080)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_2 to ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y47.XQ      Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_2
    SLICE_X94Y44.BY      net (fanout=3)        0.297   ftop/pwrk/i2cC_vrReadData_2
    SLICE_X94Y44.CLK     Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<2>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.266ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_2 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.564ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.104 - 0.080)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_2 to ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y47.XQ      Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_2
    SLICE_X94Y44.BY      net (fanout=3)        0.297   ftop/pwrk/i2cC_vrReadData_2
    SLICE_X94Y44.CLK     Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<2>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.564ns (0.267ns logic, 0.297ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_17 (FF)
  Destination:          ftop/bias/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.405 - 0.332)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_17 to ftop/bias/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y127.XQ     Tcko                  0.417   ftop/cp_wci_Vm_3_MData<17>
                                                       ftop/cp/wci_reqF_3_q_0_17
    SLICE_X94Y127.BY     net (fanout=2)        0.328   ftop/cp_wci_Vm_3_MData<17>
    SLICE_X94Y127.CLK    Tdh         (-Th)     0.130   ftop/bias/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/bias/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.287ns logic, 0.328ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_17 (FF)
  Destination:          ftop/bias/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.405 - 0.332)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_17 to ftop/bias/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y127.XQ     Tcko                  0.417   ftop/cp_wci_Vm_3_MData<17>
                                                       ftop/cp/wci_reqF_3_q_0_17
    SLICE_X94Y127.BY     net (fanout=2)        0.328   ftop/cp_wci_Vm_3_MData<17>
    SLICE_X94Y127.CLK    Tdh         (-Th)     0.129   ftop/bias/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/bias/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.288ns logic, 0.328ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_15 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.371 - 0.309)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_15 to ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y110.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<15>
                                                       ftop/cp/wci_reqF_10_q_0_15
    SLICE_X16Y111.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_10_MData<15>
    SLICE_X16Y111.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_15 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.371 - 0.309)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_15 to ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y110.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<15>
                                                       ftop/cp/wci_reqF_10_q_0_15
    SLICE_X16Y111.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_10_MData<15>
    SLICE_X16Y111.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_10 (FF)
  Destination:          ftop/bias/wci_wslv_reqF/Mram_arr11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.375 - 0.308)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_10 to ftop/bias/wci_wslv_reqF/Mram_arr11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y140.YQ     Tcko                  0.419   ftop/cp_wci_Vm_3_MData<11>
                                                       ftop/cp/wci_reqF_3_q_0_10
    SLICE_X90Y140.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_3_MData<10>
    SLICE_X90Y140.CLK    Tdh         (-Th)     0.130   ftop/bias/wci_wslv_reqF/_varindex0000<10>
                                                       ftop/bias/wci_wslv_reqF/Mram_arr11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.289ns logic, 0.330ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_14 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.362 - 0.300)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_14 to ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y92.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_9_q_0_14
    SLICE_X90Y93.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<14>
    SLICE_X90Y93.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/pwrk/wci_wslv_isReset_isInReset/SR
  Logical resource: ftop/pwrk/wci_wslv_isReset_isInReset/SR
  Location pin: SLICE_X24Y96.SR
  Clock network: ftop/cp_RST_N_wci_Vm_7
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/pwrk/wci_wslv_isReset_isInReset/SR
  Logical resource: ftop/pwrk/wci_wslv_isReset_isInReset/SR
  Location pin: SLICE_X24Y96.SR
  Clock network: ftop/cp_RST_N_wci_Vm_7
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/edp1/wmi_wmi_isReset_isInReset/SR
  Logical resource: ftop/edp1/wmi_wmi_isReset_isInReset/SR
  Location pin: SLICE_X24Y147.SR
  Clock network: ftop/cp_RST_N_wci_Vm_14
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/edp1/wmi_wmi_isReset_isInReset/SR
  Logical resource: ftop/edp1/wmi_wmi_isReset_isInReset/SR
  Location pin: SLICE_X24Y147.SR
  Clock network: ftop/cp_RST_N_wci_Vm_14
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<31>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_31/SR
  Location pin: SLICE_X62Y28.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<31>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_31/SR
  Location pin: SLICE_X62Y28.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<31>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_30/SR
  Location pin: SLICE_X62Y28.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<31>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_30/SR
  Location pin: SLICE_X62Y28.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_23/SR
  Location pin: SLICE_X60Y26.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_23/SR
  Location pin: SLICE_X60Y26.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_22/SR
  Location pin: SLICE_X60Y26.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_22/SR
  Location pin: SLICE_X60Y26.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_15/SR
  Location pin: SLICE_X62Y21.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_15/SR
  Location pin: SLICE_X62Y21.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_14/SR
  Location pin: SLICE_X62Y21.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_14/SR
  Location pin: SLICE_X62Y21.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<41>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_41/SR
  Location pin: SLICE_X62Y30.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<41>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_41/SR
  Location pin: SLICE_X62Y30.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<41>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_40/SR
  Location pin: SLICE_X62Y30.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<41>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_40/SR
  Location pin: SLICE_X62Y30.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.748ns|            0|            0|            2|      5249683|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.533ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.497ns|          N/A|            0|            0|      5249682|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.917|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.889|         |    3.812|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.497|         |         |         |
sys0_clkp      |   19.497|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.497|         |         |         |
sys0_clkp      |   19.497|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5265969 paths, 0 nets, and 124430 connections

Design statistics:
   Minimum period:  19.497ns{1}   (Maximum frequency:  51.290MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 24 16:09:29 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 922 MB



