# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do lab7_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# ** Warning: (vlib-34)# ** Error: Copying modelsim.ini to C:\altera\13.0\modelsim_ase\win3# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {lab7.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity Q1
# -- Compiling architecture structure of Q1
# 
ing file "C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini".
# 
# Permission denied. (errno = EACCES)
#     while executing
# "vmap work gate_work"
