Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Fri Jun 16 16:38:09 2023
| Host         : LAPTOP-TLK1S9GH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file blackjack_control_sets_placed.rpt
| Design       : blackjack
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |            9 |
| Yes          | No                    | No                     |              11 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------+---------------------------+------------------+----------------+--------------+
|    Clock Signal   |    Enable Signal   |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+--------------------+---------------------------+------------------+----------------+--------------+
|  clk_div_0/CLK    | ar_reg[11]_i_1_n_0 | ar[2]_i_1_n_0             |                1 |              1 |         1.00 |
|  clk_div_0/CLK    |                    | led[1]_i_1_n_0            |                1 |              2 |         2.00 |
|  clk_div_0/CLK    |                    | led0                      |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG    |                    |                           |                2 |              2 |         1.00 |
|  clk_div_0/CLK    |                    |                           |                3 |              6 |         2.00 |
|  clk_div_0/CLK    | ar_reg[11]_i_1_n_0 |                           |                6 |             11 |         1.83 |
|  btn_IBUF_BUFG[3] |                    |                           |                7 |             14 |         2.00 |
|  btn_IBUF_BUFG[1] |                    |                           |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG    |                    | clk_div_0/cnt[25]_i_1_n_0 |                7 |             25 |         3.57 |
+-------------------+--------------------+---------------------------+------------------+----------------+--------------+


