<!-- Profile Header -->
<h1 align="center">ğŸ‘‹ Hi, I'm Asokan</h1>
<h3 align="center">M.Tech VLSI Design | Digital & RTL Design Enthusiast</h3>

---

## ğŸ§‘â€ğŸ’» About Me  
I am a passionate learner in **VLSI Design**, currently pursuing my **M.Tech in VLSI Design** at  
**SRM Institute of Science and Technology, Kattankulathur**.  

I hold a **Bachelor's degree in Electrical and Electronics Engineering (EEE)** and my interest lies in building and simulating **digital systems using Verilog HDL**.  

This GitHub serves as my **portfolio to showcase projects, coding practice, and learning journey** in Digital Design.

---

## ğŸ”§ Tools & Environment  

<p align="left">
  <img src="https://img.shields.io/badge/EDA-Xilinx%20ISE-blue?style=for-the-badge&logo=xilinx&logoColor=white" />
  <img src="https://img.shields.io/badge/Simulation-ISim-green?style=for-the-badge&logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/Language-Verilog-orange?style=for-the-badge&logo=verilog&logoColor=white" />
</p>

---

## ğŸ“‚ Projects & Implementations  

### ğŸ”¹ Combinational Circuits  
- â• Half Adder & Full Adder  
- â– Half Subtractor & Full Subtractor  
- ğŸ”€ Multiplexers (MUX)  
- ğŸ”‘ Encoders & Decoders  
- âš–ï¸ Comparator  
- ğŸ”„ Bidirectional Buffer  
- ğŸŸ© Tri-State Buffer  
- ğŸ§® Arithmetic Logic Unit (ALU)  

---

### ğŸ”¹ Sequential Circuits  

**Flip-Flops**  
- SR, JK, D, T Flip-Flop  
- Conversion between Flip-Flops  

**Counters**  
- â±ï¸ Asynchronous Counters â†’ Up, Down, Up/Down  
- â²ï¸ Synchronous Counters â†’ Up, Down, Up/Down, Ring Counter, Johnson Counter  

**Registers**  
- SISO (Serial-In Serial-Out) Register  

---

### ğŸ”¹ Finite State Machines (FSM)  
- **101 Sequence Detector**  
  - Moore Model (Non-Overlapping)  
  - Mealy Model (Non-Overlapping)  

---

## ğŸ“« Contact  

<p>
  ğŸ“§ Email: <a href="mailto:asokankarunanidhi12@gmail.com">asokankarunanidhi12@gmail.com</a>  
</p>  

---

## ğŸš€ Vision  
To gain deep expertise in **RTL Design, Verification, and Digital Systems**, and continuously improve my knowledge through hands-on projects and research.  

---

<h3 align="center">âœ¨ This GitHub is a reflection of my continuous learning in Digital Design and Verilog HDL âœ¨</h3>
