v 20110115 2
C 51300 46100 1 0 0 gnd-1.sym
{
T 51300 46100 5 10 0 0 0 0 1
netname=GND
}
C 49800 53600 1 0 0 in-1.sym
{
T 49800 53900 5 10 0 0 0 0 1
device=INPUT
T 49200 53700 5 10 1 1 0 0 1
comment=1WIRE
T 49800 53600 5 10 0 0 0 0 1
graphical=1
}
N 51700 53700 50400 53700 4
{
T 51600 53700 5 10 0 0 0 0 1
netname=1WIRE
}
N 51400 46400 51400 47300 4
N 51400 47300 51700 47300 4
C 51200 55500 1 0 0 vcc-1.sym
{
T 51200 55500 5 10 0 0 0 0 1
netname=Vcc
}
N 51400 55500 51400 54900 4
N 51400 54900 51700 54900 4
N 50400 53300 51700 53300 4
{
T 50400 53300 5 10 0 0 0 0 1
netname=SPI_SCK
}
N 51700 52900 50400 52900 4
{
T 51600 52900 5 10 0 0 0 0 1
netname=SPI_MOSI
}
N 51700 52500 50400 52500 4
{
T 51600 52500 5 10 0 0 0 0 1
netname=SPI_MISO
}
C 49800 52400 1 0 0 in-1.sym
{
T 49800 52700 5 10 0 0 0 0 1
device=none
T 48900 52500 5 10 1 1 0 0 1
comment=SPI_MISO
T 49800 52400 5 10 0 0 0 0 1
graphical=1
}
C 49800 52800 1 0 0 in-1.sym
{
T 48900 52900 5 10 1 1 0 0 1
comment=SPI_MOSI
T 49800 53100 5 10 0 0 0 0 1
device=none
T 49800 52800 5 10 0 0 0 0 1
graphical=1
}
C 49800 53200 1 0 0 in-1.sym
{
T 49000 53300 5 10 1 1 0 0 1
comment=SPI_SCK
T 49800 53500 5 10 0 0 0 0 1
device=none
T 49800 53200 5 10 0 0 0 0 1
graphical=1
}
C 49800 52000 1 0 0 in-1.sym
{
T 49800 52300 5 10 0 0 0 0 1
device=none
T 49400 52100 5 10 1 1 0 0 1
comment=SCL
T 49800 52000 5 10 0 0 0 0 1
graphical=1
}
N 50400 52100 51700 52100 4
{
T 50600 52100 5 10 0 0 0 0 1
netname=SCL
}
C 49800 51600 1 0 0 in-1.sym
{
T 49800 51900 5 10 0 0 0 0 1
device=none
T 49400 51700 5 10 1 1 0 0 1
comment=SDA
T 49800 51600 5 10 0 0 0 0 1
graphical=1
}
N 50400 51700 51700 51700 4
{
T 50600 51700 5 10 0 0 0 0 1
netname=SDA
}
C 49800 51200 1 0 0 in-1.sym
{
T 49800 51500 5 10 0 0 0 0 1
device=none
T 49500 51300 5 10 1 1 0 0 1
comment=D1
T 49800 51200 5 10 0 0 0 0 1
graphical=1
}
N 50400 51300 51700 51300 4
{
T 50600 51300 5 10 0 0 0 0 1
netname=D1
}
C 49800 54000 1 0 0 in-1.sym
{
T 49800 54300 5 10 0 0 0 0 1
device=none
T 49100 54100 5 10 1 1 0 0 1
comment=RESET
T 49800 54000 5 10 0 0 0 0 1
graphical=1
}
N 50400 54100 51700 54100 4
{
T 50600 54100 5 10 0 0 0 0 1
netname=RESET
}
C 49800 49200 1 0 0 in-1.sym
{
T 49800 49500 5 10 0 0 0 0 1
device=none
T 49500 49300 5 10 1 1 0 0 1
comment=A1
T 49800 49200 5 10 0 0 0 0 1
graphical=1
}
N 50400 49300 51700 49300 4
{
T 50600 49300 5 10 0 0 0 0 1
netname=A1
}
C 49800 49600 1 0 0 in-1.sym
{
T 49800 49900 5 10 0 0 0 0 1
device=none
T 49500 49700 5 10 1 1 0 0 1
comment=D5
T 49800 49600 5 10 0 0 0 0 1
graphical=1
}
N 50400 49700 51700 49700 4
{
T 50600 49700 5 10 0 0 0 0 1
netname=D5
}
N 50400 47700 51700 47700 4
{
T 50400 47700 5 10 0 0 0 0 1
netname=GSW
}
C 49800 47600 1 0 0 in-1.sym
{
T 49800 47900 5 10 0 0 0 0 1
device=none
T 49200 47700 5 10 1 1 0 0 1
comment=GSW
T 49800 47600 5 10 0 0 0 0 1
graphical=1
}
C 49800 54400 1 0 0 in-1.sym
{
T 49800 54700 5 10 0 0 0 0 1
device=INPUT
T 49100 54500 5 10 1 1 0 0 1
comment=VCC_5V
T 49800 54400 5 10 0 0 0 0 1
graphical=1
}
N 51700 54500 50400 54500 4
{
T 51600 54500 5 10 0 0 0 0 1
netname=VCC_5V
}
C 51600 46800 1 0 0 connector20-2.sym
{
T 52400 55400 5 10 1 1 0 6 1
refdes=CONN1
T 52000 55350 5 10 0 0 0 0 1
device=CONNECTOR_20
T 52000 55550 5 10 0 0 0 0 1
footprint=CONNECTOR 10 2
}
C 49800 50800 1 0 0 in-1.sym
{
T 49800 51100 5 10 0 0 0 0 1
device=none
T 49500 50900 5 10 1 1 0 0 1
comment=D2
T 49800 50800 5 10 0 0 0 0 1
graphical=1
}
N 50400 50900 51700 50900 4
{
T 50600 50900 5 10 0 0 0 0 1
netname=D2
}
C 49800 50400 1 0 0 in-1.sym
{
T 49800 50700 5 10 0 0 0 0 1
device=none
T 49500 50500 5 10 1 1 0 0 1
comment=D3
T 49800 50400 5 10 0 0 0 0 1
graphical=1
}
N 50400 50500 51700 50500 4
{
T 50600 50500 5 10 0 0 0 0 1
netname=D3
}
C 49800 50000 1 0 0 in-1.sym
{
T 49800 50300 5 10 0 0 0 0 1
device=none
T 49500 50100 5 10 1 1 0 0 1
comment=D4
T 49800 50000 5 10 0 0 0 0 1
graphical=1
}
N 50400 50100 51700 50100 4
{
T 50600 50100 5 10 0 0 0 0 1
netname=D4
}
C 42100 62500 1 180 0 connector4-1.sym
{
T 40300 61600 5 10 0 0 180 0 1
device=CONNECTOR_4
T 41600 61000 5 10 1 1 0 0 1
model=DHT11
T 41700 62600 5 10 1 1 0 0 1
refdes=U2
T 42100 62500 5 10 0 0 0 0 1
footprint=DHT22
}
N 40400 62300 40000 62300 4
N 40000 61000 40000 62300 4
{
T 40000 59200 5 10 0 0 90 0 1
netname=GSW
}
C 37800 61600 1 0 0 in-1.sym
{
T 37800 61900 5 10 0 0 0 0 1
device=INPUT
T 37400 61700 5 10 1 1 0 0 1
comment=D2
T 37800 61600 5 10 0 0 0 0 1
graphical=1
}
N 40400 61700 38400 61700 4
{
T 40400 61700 5 10 0 0 0 0 1
netname=D2
}
N 39700 62000 39700 63400 4
{
T 39700 63400 5 10 0 0 0 0 1
netname=Vcc
}
N 39500 62000 40400 62000 4
C 38600 61900 1 0 0 resistor-2.sym
{
T 39000 62250 5 10 0 0 0 0 1
device=RESISTOR
T 38700 62200 5 10 1 1 0 0 1
refdes=R1
T 39100 62200 5 10 1 1 0 0 1
value=4k7
T 38600 61900 5 10 0 0 0 0 1
footprint=0805
}
N 38600 62000 38500 62000 4
N 38500 62000 38500 61700 4
C 39500 63400 1 0 0 vcc-1.sym
{
T 39500 63400 5 10 0 0 0 0 1
netname=Vcc
}
C 40100 60400 1 90 0 in-1.sym
{
T 39800 60400 5 10 0 0 90 0 1
device=none
T 40100 60400 5 10 1 1 180 0 1
comment=GSW
T 40100 60400 5 10 0 0 90 0 1
graphical=1
T 40100 60400 5 10 0 0 0 0 1
netname=GSW
}
C 37200 53100 1 180 0 DS18B20-1.sym
{
T 37025 50050 5 10 0 0 180 0 1
device=DS18B20
T 36900 53350 5 10 1 1 180 0 1
refdes=U5
T 37025 50850 5 10 0 0 180 0 1
footprint=TO92
}
C 34300 52700 1 0 0 in-1.sym
{
T 34300 53000 5 10 0 0 0 0 1
device=INPUT
T 33700 52800 5 10 1 1 0 0 1
comment=1WIRE
T 34300 52700 5 10 0 0 0 0 1
graphical=1
}
N 35700 52100 35700 53000 4
{
T 35700 50100 5 10 0 0 90 0 1
netname=GSW
}
N 35700 52600 36300 52600 4
N 35700 53000 36300 53000 4
N 34900 52800 36300 52800 4
{
T 34900 52800 5 10 0 0 0 0 1
netname=1WIRE
}
C 35800 51500 1 90 0 in-1.sym
{
T 35500 51500 5 10 0 0 90 0 1
device=none
T 35800 51500 5 10 1 1 180 0 1
comment=GSW
T 35800 51500 5 10 0 0 90 0 1
graphical=1
T 35800 51500 5 10 0 0 0 0 1
netname=GSW
}
N 42100 55300 42100 57900 4
{
T 42100 58500 5 10 0 0 0 0 1
netname=Vcc
}
N 41700 55300 42900 55300 4
N 42900 55900 40400 55900 4
N 40400 54500 40400 55900 4
{
T 40400 52400 5 10 0 0 90 0 1
netname=GSW
}
C 44600 57600 1 180 0 connector8-1.sym
{
T 44500 54400 5 10 0 0 180 0 1
device=CONNECTOR_8
T 44400 57800 5 10 1 1 180 0 1
refdes=U4
T 43900 54900 5 10 1 1 0 0 1
model=MPL115A1
T 44600 57600 5 10 0 0 0 0 1
footprint=LGA8
}
C 41100 57300 1 0 0 in-1.sym
{
T 41100 57600 5 10 0 0 0 0 1
device=none
T 40300 57400 5 10 1 1 0 0 1
comment=SPI_SCK
T 41100 57300 5 10 0 0 0 0 1
graphical=1
}
N 41700 57400 42900 57400 4
{
T 41700 57400 5 10 0 0 0 0 1
netname=SPI_SCK
}
C 41100 56400 1 0 0 in-1.sym
{
T 41100 56700 5 10 0 0 0 0 1
device=none
T 40800 56500 5 10 1 1 0 0 1
comment=D1
T 41100 56400 5 10 0 0 0 0 1
graphical=1
}
N 41700 56500 42900 56500 4
{
T 41700 56500 5 10 0 0 0 0 1
netname=D1
}
C 42000 55400 1 0 0 capacitor-1.sym
{
T 42200 56100 5 10 0 0 0 0 1
device=CAPACITOR
T 42500 55700 5 10 1 1 0 0 1
refdes=C1
T 42200 56300 5 10 0 0 0 0 1
symversion=0.1
T 42500 55400 5 10 1 1 0 0 1
value=1uF
T 42000 55400 5 10 0 0 0 0 1
footprint=0805
}
N 42900 56200 42100 56200 4
C 41100 57000 1 0 0 in-1.sym
{
T 41100 57300 5 10 0 0 0 0 1
device=none
T 40200 57100 5 10 1 1 0 0 1
comment=SPI_MOSI
T 41100 57000 5 10 0 0 0 0 1
graphical=1
}
C 41100 56700 1 0 0 in-1.sym
{
T 41100 57000 5 10 0 0 0 0 1
device=none
T 40200 56800 5 10 1 1 0 0 1
comment=SPI_MISO
T 41100 56700 5 10 0 0 0 0 1
graphical=1
}
N 42900 57100 41700 57100 4
{
T 42900 57100 5 10 0 0 0 0 1
netname=SPI_MOSI
}
N 42900 56800 41700 56800 4
{
T 42900 56800 5 10 0 0 0 0 1
netname=SPI_MISO
}
C 40800 55100 1 0 0 capacitor-1.sym
{
T 41000 55800 5 10 0 0 0 0 1
device=CAPACITOR
T 41300 55400 5 10 1 1 0 0 1
refdes=C2
T 41000 56000 5 10 0 0 0 0 1
symversion=0.1
T 41300 55000 5 10 1 1 0 0 1
value=1uF
T 40800 55100 5 10 0 0 0 0 1
footprint=0805
}
N 40800 55300 40400 55300 4
N 42000 55600 40400 55600 4
C 41900 57900 1 0 0 vcc-1.sym
{
T 41900 57900 5 10 0 0 0 0 1
netname=Vcc
}
C 40500 53900 1 90 0 in-1.sym
{
T 40200 53900 5 10 0 0 90 0 1
device=none
T 40500 53900 5 10 1 1 180 0 1
comment=GSW
T 40500 53900 5 10 0 0 90 0 1
graphical=1
T 40500 53900 5 10 0 0 0 0 1
netname=GSW
}
C 47800 61100 1 0 0 in-1.sym
{
T 47800 61400 5 10 0 0 0 0 1
device=none
T 47500 61200 5 10 1 1 0 0 1
comment=D3
T 47800 61100 5 10 0 0 0 0 1
graphical=1
}
C 47800 60500 1 0 0 in-1.sym
{
T 47800 60800 5 10 0 0 0 0 1
device=none
T 47500 60600 5 10 1 1 0 0 1
comment=D4
T 47800 60500 5 10 0 0 0 0 1
graphical=1
}
C 48700 61100 1 0 0 resistor-2.sym
{
T 49100 61450 5 10 0 0 0 0 1
device=RESISTOR
T 48800 61400 5 10 1 1 0 0 1
refdes=R4
T 49200 61400 5 10 1 1 0 0 1
value=200
T 48700 61100 5 10 0 0 0 0 1
footprint=0805
}
C 48700 60500 1 0 0 resistor-2.sym
{
T 49100 60850 5 10 0 0 0 0 1
device=RESISTOR
T 48800 60800 5 10 1 1 0 0 1
refdes=R5
T 49200 60800 5 10 1 1 0 0 1
value=200
T 48700 60500 5 10 0 0 0 0 1
footprint=0805
}
N 48400 61200 48700 61200 4
{
T 48400 61200 5 10 0 0 0 0 1
netname=D3
}
N 49600 61200 50000 61200 4
N 48400 60600 48700 60600 4
{
T 48400 60600 5 10 0 0 0 0 1
netname=D4
}
N 49600 60600 50000 60600 4
C 48700 59900 1 0 0 resistor-2.sym
{
T 49100 60250 5 10 0 0 0 0 1
device=RESISTOR
T 48800 60200 5 10 1 1 0 0 1
refdes=R6
T 49200 60200 5 10 1 1 0 0 1
value=200
T 48700 59900 5 10 0 0 0 0 1
footprint=0805
}
N 48400 60000 48700 60000 4
{
T 48400 60000 5 10 0 0 0 0 1
netname=D5
}
N 49600 60000 50000 60000 4
C 47800 59900 1 0 0 in-1.sym
{
T 47800 60200 5 10 0 0 0 0 1
device=none
T 47500 60000 5 10 1 1 0 0 1
comment=D5
T 47800 59900 5 10 0 0 0 0 1
graphical=1
}
C 51700 61700 1 180 0 connector6-1.sym
{
T 49900 59900 5 10 0 0 180 0 1
device=CONNECTOR_6
T 51600 59700 5 10 1 1 180 0 1
refdes=CONN3
T 51700 61700 5 10 0 0 0 0 1
footprint=CONNECTOR 3 2
}
N 50000 61500 49800 61500 4
N 50000 60900 49800 60900 4
N 50000 60300 49800 60300 4
C 49700 59100 1 0 0 gnd-1.sym
{
T 49700 59100 5 10 0 0 0 0 1
netname=GND
}
N 49800 59400 49800 61500 4
