0.6
2018.2
Jun 14 2018
20:41:02
F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sim_1/new/tb_UART.v,1755349221,verilog,,,,tb_UART,,,,,,,,
F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sim_1/new/tb_baud_rate_generator.v,1755049033,verilog,,F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sim_1/new/tb_receiver.v,,tb_baud_rate_generator,,,,,,,,
F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sim_1/new/tb_receiver.v,1755133119,verilog,,,,tb_uart_rx,,,,,,,,
F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sim_1/new/tb_transmitter.v,1755180283,verilog,,,,tb_transmitter,,,,,,,,
F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1755043465,verilog,,F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/UART.v,,fifo_generator_0,,,,,,,,
F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/UART.v,1755283999,verilog,,F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/baud_rate_generator.v,,UART,,,,,,,,
F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/baud_rate_generator.v,1755048120,verilog,,F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/reseiver.v,,baud_rate_generator,,,,,,,,
F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/reseiver.v,1755347884,verilog,,F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/transmitter.v,,receiver,,,,,,,,
F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sources_1/new/transmitter.v,1755267680,verilog,,F:/MOHAMMED ESSAM/Digital/Design/Final_Projects/Projects/Project 3 -UART/UART/UART.srcs/sim_1/new/tb_UART.v,,transmitter,,,,,,,,
