# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 720 0.000128 1024 240 880 88064 18.9882 6.83747 97.376 208.998 332.397 332.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 740 0.000512 2048 165 1580 28672 2.88576 3.46112 88.8698 104.785 200.077 200.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1510 6.4e-05 1024 170 500 291840 21.1663 13.5127 180.96 418.994 634.771 634.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 570 3.2e-05 512 130 370 376832 50.9726 13.3263 88.3609 417.651 570.583 570.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1710 0.001024 2048 190 190 18304 1.36525 6.33174 58.6281 66.3667 66.4282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 540 0.000256 1024 215 1620 24576 11.6658 3.40787 49.2729 104.62 169.156 169.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1920 0.000512 1024 390 2610 35392 1.67011 79.5698 52.4515 133.737 133.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1520 0.000256 2048 110 510 74688 7.11101 70.026 209.488 286.672 286.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 480 0.000512 1024 80 770 27136 2.37667 1.66886 24.657 55.193 83.9973 84.0959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1750 0.001024 512 290 770 17856 0.362496 6.04166 14.6693 21.1188 21.1754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 720 0.000128 1024 240 880 87552 18.8784 6.8345 110.932 207.487 344.328 344.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 740 0.000512 2048 165 1580 28512 2.89366 3.46522 100.841 104.798 212.068 212.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1510 6.4e-05 1024 170 500 291456 21.216 13.5291 204.688 419.241 658.805 658.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 570 3.2e-05 512 130 370 368640 49.6814 13.0546 98.6228 408.506 570.135 570.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1710 0.001024 2048 190 190 18288 1.3599 7.22458 57.8762 66.5018 66.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 540 0.000256 1024 215 1620 20736 11.778 3.33856 49.0622 102.327 166.696 166.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1920 0.000512 1024 390 2610 35424 1.67526 96.7885 52.5506 151.059 151.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1520 0.000256 2048 110 510 74664 7.05741 78.9934 209.642 295.736 295.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 480 0.000512 1024 80 770 27072 2.38182 1.6617 28.4061 52.4348 84.9873 85.0896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1750 0.001024 512 290 770 17856 0.363488 7.1889 13.2163 20.8121 20.8711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 720 0.000128 1024 240 880 87040 19.1932 6.86378 115.169 209.711 351.132 351.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 740 0.000512 2048 165 1580 28640 2.88256 3.46317 105.687 104.745 216.853 216.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1510 6.4e-05 1024 170 500 291840 21.1712 13.5247 214.31 419.026 668.164 668.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 570 3.2e-05 512 130 370 368640 50.5269 13.1441 103.308 412.17 579.421 579.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1710 0.001024 2048 190 190 18320 1.36349 7.58218 58.2813 67.2703 67.3289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 540 0.000256 1024 215 1620 23040 11.6186 3.36896 56.7099 103.274 175.155 175.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1920 0.000512 1024 390 2610 35360 1.6665 100.151 52.4268 154.289 154.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1520 0.000256 2048 110 510 74720 7.06122 82.8989 209.617 299.623 299.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 480 0.000512 1024 80 770 26880 2.36429 1.64864 29.5222 52.1762 85.8097 85.9057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1750 0.001024 512 290 770 17840 0.363936 7.46944 13.1918 21.0697 21.1272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 720 0.000128 1024 240 880 86016 18.8578 6.81779 106.396 206.305 338.573 338.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 740 0.000512 2048 165 1580 28416 2.87178 3.45754 98.0887 104.533 209.026 209.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1510 6.4e-05 1024 170 500 291072 21.136 13.4945 199.733 418.363 652.861 652.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 570 3.2e-05 512 130 370 368640 50.4964 13.1318 96.4101 412.191 572.506 572.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1710 0.001024 2048 190 190 18240 1.36397 7.12704 58.0988 66.633 66.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 540 0.000256 1024 215 1620 21504 11.7866 3.36282 49.5101 103.293 168.139 168.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1920 0.000512 1024 390 2610 35328 1.66707 93.2804 52.4063 147.401 147.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1520 0.000256 2048 110 510 74688 7.09309 77.1252 209.576 293.84 293.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 480 0.000512 1024 80 770 26880 2.36902 1.66464 27.4813 52.2824 83.8992 83.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1750 0.001024 512 290 770 17856 0.364704 6.97718 13.2189 20.603 20.6603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 720 0.000128 1024 240 880 86400 18.9058 6.83242 107.905 206.356 340.192 340.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 740 0.000512 2048 165 1580 28400 2.89562 3.46714 99.3 104.578 210.316 210.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1510 6.4e-05 1024 170 500 291200 21.2407 13.537 201.855 418.583 655.345 655.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 570 3.2e-05 512 130 370 358400 51.714 13.173 94.6356 412.148 571.935 572.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1710 0.001024 2048 190 190 18300 1.36602 7.27754 58.249 66.9355 66.9948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 540 0.000256 1024 215 1620 22400 11.7518 3.37178 52.0385 103.289 170.638 170.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1920 0.000512 1024 390 2610 35300 1.6625 94.437 52.3664 148.506 148.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1520 0.000256 2048 110 510 74700 7.14138 78.4207 209.595 295.201 295.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 480 0.000512 1024 80 770 27200 2.37408 1.65475 28.2305 52.3078 84.6705 84.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1750 0.001024 512 290 770 17800 0.364384 7.02576 13.1793 20.6112 20.6699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 720 0.000128 1024 240 880 86016 18.9509 6.83034 111.212 207.181 344.368 344.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 740 0.000512 2048 165 1580 28448 2.87722 3.46112 102.224 104.574 213.21 213.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1510 6.4e-05 1024 170 500 291200 21.1515 13.5139 208.087 418.726 661.607 661.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 570 3.2e-05 512 130 370 344064 51.52 13.0397 94.0057 404.289 563.122 563.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1710 0.001024 2048 190 190 18256 1.35987 7.43219 57.5201 66.3537 66.4126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 540 0.000256 1024 215 1620 21504 11.5201 3.29974 51.5363 101.339 167.881 168.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1920 0.000512 1024 390 2610 35280 1.66298 97.3353 52.4054 151.446 151.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1520 0.000256 2048 110 510 74592 7.10861 80.4536 209.528 297.135 297.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 480 0.000512 1024 80 770 26880 2.34858 1.6425 28.8147 52.0003 84.9109 85.0112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1750 0.001024 512 290 770 17808 0.36352 7.28678 13.2051 20.8994 20.9588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 720 0.000128 1024 240 880 84480 19.0673 6.81984 109.311 206.367 341.758 341.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 740 0.000512 2048 165 1580 28560 2.89744 3.47027 102.851 104.868 214.162 214.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1510 6.4e-05 1024 170 500 290880 21.2456 13.5235 208.05 418.718 661.671 661.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 570 3.2e-05 512 130 370 368640 50.567 13.16 100.973 412.271 577.243 577.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1710 0.001024 2048 190 190 18240 1.3607 7.44192 59.1883 68.035 68.0937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 540 0.000256 1024 215 1620 23040 11.6492 3.36896 55.2648 103.337 173.811 173.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1920 0.000512 1024 390 2610 35280 1.664 97.3484 52.3819 151.438 151.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1520 0.000256 2048 110 510 74640 7.06102 80.6075 209.543 297.254 297.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 480 0.000512 1024 80 770 26880 2.38586 1.66093 28.8646 52.4536 85.466 85.5616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1750 0.001024 512 290 770 17760 0.36144 7.2663 13.1666 20.838 20.8958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 720 0.000128 1024 240 880 86016 19.2308 6.84662 107.662 209.09 343.018 343.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 740 0.000512 2048 165 1580 28672 2.89002 3.48861 100.11 104.954 211.519 211.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1510 6.4e-05 1024 170 500 291840 21.15 14.0208 202.074 419.089 656.464 656.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 570 3.2e-05 512 130 370 360448 52.8153 13.3313 95.5953 417.703 579.711 579.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1710 0.001024 2048 190 190 18176 1.35814 7.14752 58.4397 66.9889 67.0434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 540 0.000256 1024 215 1620 24576 11.6562 3.41146 56.8601 104.709 176.82 176.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1920 0.000512 1024 390 2610 35328 1.66912 94.4476 52.4472 148.609 148.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1520 0.000256 2048 110 510 74624 7.05533 77.9544 209.489 294.542 294.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 480 0.000512 1024 80 770 27136 2.38163 1.67091 28.2297 52.5766 84.9572 85.0504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1750 0.001024 512 290 770 17792 0.364416 7.0529 13.1936 20.6536 20.7114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 720 0.000128 1024 240 880 86016 18.884 6.81373 108.441 208.451 342.784 342.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 740 0.000512 2048 165 1580 28416 2.8863 3.4689 100.053 105.736 212.215 212.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1510 6.4e-05 1024 170 500 290304 21.2004 13.4977 202.589 422.591 660.006 660.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 570 3.2e-05 512 130 370 344064 49.5742 12.8257 91.4845 399.649 553.805 554.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1710 0.001024 2048 190 190 18048 1.35859 7.24704 57.9356 66.5831 66.6419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 540 0.000256 1024 215 1620 18432 11.601 3.25043 43.1675 100.274 158.479 158.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1920 0.000512 1024 390 2610 35136 1.65968 94.6943 52.7857 149.183 149.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1520 0.000256 2048 110 510 74496 7.0767 78.3401 211.368 296.828 296.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 480 0.000512 1024 80 770 26112 2.3679 1.6425 27.3885 52.4073 83.9037 83.9973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1750 0.001024 512 290 770 17664 0.362496 7.07971 13.2772 20.7609 20.8177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 720 0.000128 1024 240 880 83200 19.2474 6.83133 112.354 206.473 345.102 345.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 740 0.000512 2048 165 1580 28400 2.8945 3.47258 106.644 104.869 217.951 218.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1510 6.4e-05 1024 170 500 291200 21.2242 13.5209 216.977 418.814 670.668 670.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 570 3.2e-05 512 130 370 358400 51.6972 13.1561 102.088 412.388 579.598 579.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1710 0.001024 2048 190 190 18200 1.36397 7.81293 58.1939 67.4122 67.4683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 540 0.000256 1024 215 1620 19200 12.1193 3.37715 48.7285 103.443 167.853 168.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1920 0.000512 1024 390 2610 35200 1.66854 102.236 52.3795 156.327 156.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1520 0.000256 2048 110 510 74600 7.06323 84.0973 209.646 300.851 300.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 480 0.000512 1024 80 770 26400 2.3712 1.63987 29.678 51.9148 85.702 85.7952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1750 0.001024 512 290 770 17600 0.359552 7.62675 13.1153 21.1432 21.2009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 720 0.000128 1024 240 880 81920 19.7095 6.84995 129.701 209.292 365.747 365.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 740 0.000512 2048 165 1580 28160 2.85507 3.42829 124.548 103.827 234.73 234.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1510 6.4e-05 1024 170 500 290816 21.1154 13.4896 255.512 417.946 708.194 708.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 570 3.2e-05 512 130 370 327680 51.4817 12.8111 110.399 395.94 570.909 571.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1710 0.001024 2048 190 190 17920 1.34973 9.02963 57.2642 67.6878 67.7445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 540 0.000256 1024 215 1620 16384 11.8547 3.24806 47.8929 99.3985 162.582 162.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1920 0.000512 1024 390 2610 35072 1.65811 118.841 52.2796 172.823 172.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1520 0.000256 2048 110 510 74496 7.05267 98.7546 209.512 315.363 315.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 480 0.000512 1024 80 770 25600 2.34301 1.61747 33.5862 51.3019 88.9503 89.0419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1750 0.001024 512 290 770 17664 0.363712 8.9784 13.1931 22.5755 22.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 720 0.000128 1024 240 885 88064 18.9553 6.84237 95.5985 208.91 330.508 330.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 740 0.000512 2048 165 1575 28736 2.88768 3.47341 85.8786 104.85 197.162 197.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1510 6.4e-05 1024 170 510 291328 21.2479 13.5109 325.151 418.864 778.914 779.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 570 3.2e-05 512 130 375 376832 50.8762 13.3303 96.2158 417.615 578.31 578.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1710 0.001024 2048 190 195 18336 1.36886 6.28454 58.6733 66.3688 66.4301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 540 0.000256 1024 215 1620 23552 11.7609 3.40986 46.7955 104.555 166.713 166.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1920 0.000512 1024 390 2610 35456 1.66912 81.3642 52.4804 135.557 135.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1520 0.000256 2048 110 510 74752 7.09107 130.505 209.527 347.169 347.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 480 0.000512 1024 80 780 27136 2.36886 1.66339 24.1757 52.362 80.6704 80.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1750 0.001024 512 290 780 17888 0.362496 6.09632 13.2044 19.7039 19.7604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 720 0.000128 1024 240 885 88320 19.0785 6.85402 96.8952 209.839 332.86 333.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 740 0.000512 2048 165 1575 28720 2.89795 3.47341 87.191 104.938 198.574 198.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1510 6.4e-05 1024 170 510 291520 21.262 13.5265 180.951 419.329 635.196 635.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 570 3.2e-05 512 130 375 378880 51.0325 13.3875 88.2279 419.368 572.282 572.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1710 0.001024 2048 190 195 18320 1.36726 6.35498 58.826 66.5891 66.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 540 0.000256 1024 215 1620 23040 11.901 3.4263 46.4703 105.016 166.998 167.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1920 0.000512 1024 390 2610 35440 1.66387 83.1137 52.5242 137.347 137.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1520 0.000256 2048 110 510 74760 7.06355 68.0462 209.799 284.95 285.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 480 0.000512 1024 80 780 27040 2.37222 1.66234 24.4697 52.3829 80.9866 81.0803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1750 0.001024 512 290 780 17880 0.360928 6.1809 13.2201 19.8063 19.8624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 720 0.000128 1024 240 885 87552 18.9638 6.83747 95.5753 208.47 330.045 330.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 740 0.000512 2048 165 1575 28704 2.89024 3.4727 86.2106 104.997 197.646 197.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1510 6.4e-05 1024 170 510 291072 21.2051 13.5114 179.242 419.156 633.25 633.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 570 3.2e-05 512 130 375 368640 50.5904 13.1461 84.8468 412.498 561.356 561.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1710 0.001024 2048 190 195 18288 1.36598 6.31808 59.2463 66.9726 67.0318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 540 0.000256 1024 215 1620 21504 11.8127 3.3695 42.9797 103.318 161.668 161.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1920 0.000512 1024 390 2610 35424 1.66707 82.1937 52.5107 136.415 136.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1520 0.000256 2048 110 510 74736 7.12842 67.5553 209.757 284.487 284.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 480 0.000512 1024 80 780 27072 2.37888 1.6672 24.3898 52.5234 81.0611 81.1552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1750 0.001024 512 290 780 17856 0.362496 6.15219 13.2112 19.7673 19.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 720 0.000128 1024 240 885 87808 19.1104 6.8567 98.5794 209.333 334.081 334.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 740 0.000512 2048 165 1575 28672 2.90586 3.47955 88.7416 104.922 200.124 200.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1510 6.4e-05 1024 170 510 291200 21.2725 13.5209 184.426 418.903 638.261 638.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 570 3.2e-05 512 130 375 358400 52.0298 13.2034 84.7608 413.528 563.798 564.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1710 0.001024 2048 190 195 18312 1.37011 6.52477 58.3495 66.2845 66.3465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 540 0.000256 1024 215 1620 21504 11.8664 3.38534 44.1326 103.58 163.158 163.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1920 0.000512 1024 390 2610 35392 1.67078 84.3551 52.4366 138.508 138.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1520 0.000256 2048 110 510 74704 7.06048 69.8073 209.514 286.427 286.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 480 0.000512 1024 80 780 27104 2.38678 1.6689 25.1604 52.4884 81.8061 81.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1750 0.001024 512 290 780 17864 0.364256 6.34061 13.209 19.9588 20.0168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 720 0.000128 1024 240 885 88064 18.973 6.84778 101.131 209.199 336.341 336.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 740 0.000512 2048 165 1575 28672 2.88784 3.46509 90.8696 104.944 202.238 202.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1510 6.4e-05 1024 170 510 291328 21.1774 13.4984 188.899 419.404 643.106 643.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 570 3.2e-05 512 130 375 376832 50.8911 13.3243 91.452 418.054 573.989 574.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1710 0.001024 2048 190 195 18304 1.36704 6.71334 59.7913 67.9139 67.9704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 540 0.000256 1024 215 1620 22528 11.8741 3.40976 46.7172 104.72 166.909 167.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1920 0.000512 1024 390 2610 35392 1.66742 82.0859 52.5018 136.298 136.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1520 0.000256 2048 110 510 74688 7.05955 71.6529 209.686 288.44 288.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 480 0.000512 1024 80 780 27136 2.3689 1.66912 25.9114 52.458 82.5079 82.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1750 0.001024 512 290 780 17856 0.36256 6.31808 13.2197 19.9435 20.0005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 720 0.000128 1024 240 885 87552 18.8664 6.83622 114.422 207.299 347.612 347.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 740 0.000512 2048 165 1575 28656 2.89165 3.4648 103.133 104.719 214.281 214.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1510 6.4e-05 1024 170 510 290880 21.2607 13.691 212.733 418.838 666.652 666.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 570 3.2e-05 512 130 375 350208 51.7232 13.0587 96.4161 408.059 569.526 569.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1710 0.001024 2048 190 195 18288 1.36522 7.68205 57.8089 66.899 66.9553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 540 0.000256 1024 215 1620 20736 11.7545 3.33437 50.2207 102.228 167.726 167.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1920 0.000512 1024 390 2610 35424 1.66771 98.1259 52.5025 152.34 152.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1520 0.000256 2048 110 510 74664 7.10294 80.7895 209.439 297.374 297.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 480 0.000512 1024 80 780 27072 2.37664 1.66298 29.5644 52.3759 86.0782 86.1737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1750 0.001024 512 290 780 17856 0.362496 7.44653 13.2217 21.0725 21.1316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 720 0.000128 1024 240 885 87040 19.1975 6.85654 111.683 209.691 347.621 347.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 740 0.000512 2048 165 1575 28640 2.88758 3.46669 101.157 104.712 212.297 212.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1510 6.4e-05 1024 170 510 291200 21.1971 13.527 208.694 418.979 662.532 662.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 570 3.2e-05 512 130 375 368640 50.5351 13.148 99.4226 412.135 575.515 575.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1710 0.001024 2048 190 195 18240 1.36397 7.50714 58.0934 67.0057 67.0659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 540 0.000256 1024 215 1620 20480 11.9239 3.37101 48.6006 103.261 167.341 167.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1920 0.000512 1024 390 2610 35360 1.66502 96.0942 52.4227 150.225 150.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1520 0.000256 2048 110 510 74720 7.06003 79.2328 209.597 295.934 295.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 480 0.000512 1024 80 780 26880 2.36365 1.64454 28.7871 52.1727 85.0694 85.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1750 0.001024 512 290 780 17840 0.360672 7.27824 13.2051 20.8848 20.9424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 720 0.000128 1024 240 885 86016 18.8409 6.80698 117.923 206.449 350.207 350.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 740 0.000512 2048 165 1575 28416 2.87264 3.4569 107.227 104.478 218.107 218.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1510 6.4e-05 1024 170 510 290304 21.1478 13.4908 222.407 418.66 675.837 675.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 570 3.2e-05 512 130 375 368640 50.4441 13.1256 106.34 412.478 582.654 582.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1710 0.001024 2048 190 195 18240 1.36397 8.07731 58.1285 67.6119 67.6711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 540 0.000256 1024 215 1620 21504 11.776 3.36282 54.4342 103.364 173.116 173.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1920 0.000512 1024 390 2610 35328 1.66675 102.345 52.4405 156.497 156.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1520 0.000256 2048 110 510 74688 7.10227 84.85 209.726 301.72 301.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 480 0.000512 1024 80 780 26880 2.36442 1.65853 30.7151 52.3216 87.1596 87.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1750 0.001024 512 290 780 17760 0.361024 7.75578 13.1683 21.328 21.3848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 720 0.000128 1024 240 885 86400 18.9096 6.82998 117.475 206.478 349.884 350.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 740 0.000512 2048 165 1575 28400 2.89386 3.45702 106.281 104.667 217.37 217.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1510 6.4e-05 1024 170 510 291200 21.2311 13.53 221.118 418.97 674.979 675.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 570 3.2e-05 512 130 375 358400 51.6966 13.1741 102.793 412.528 580.458 580.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1710 0.001024 2048 190 195 18200 1.36058 7.91962 58.0345 67.359 67.4177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 540 0.000256 1024 215 1620 22400 11.7336 3.37299 56.1316 103.385 174.806 174.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1920 0.000512 1024 390 2610 35300 1.66275 101.478 52.4129 155.597 155.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1520 0.000256 2048 110 510 74700 7.05891 83.9361 209.795 300.832 300.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 480 0.000512 1024 80 780 26800 2.38451 1.66634 30.4095 52.3529 86.9126 87.0068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1750 0.001024 512 290 780 17800 0.361152 7.71565 13.2036 21.325 21.3812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 720 0.000128 1024 240 885 86016 18.9478 6.82803 117.66 207.005 350.629 350.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 740 0.000512 2048 165 1575 28448 2.87744 3.45878 107.201 104.485 218.097 218.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1510 6.4e-05 1024 170 510 290304 21.2012 13.5162 221.85 418.381 675.083 675.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 570 3.2e-05 512 130 375 344064 51.5082 13.0478 99.0901 403.961 567.87 568.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1710 0.001024 2048 190 195 18256 1.36461 8.12032 57.4898 67.0182 67.0772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 540 0.000256 1024 215 1620 17920 11.9291 3.29898 45.381 101.252 162.041 162.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1920 0.000512 1024 390 2610 35280 1.66093 102.011 52.3611 156.075 156.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1520 0.000256 2048 110 510 74592 7.10394 84.5621 209.357 301.068 301.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 480 0.000512 1024 80 780 26432 2.36221 1.64262 30.1581 51.9607 86.2215 86.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1750 0.001024 512 290 780 17808 0.361152 7.7583 13.2069 21.3694 21.4266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 720 0.000128 1024 240 885 84480 19.027 6.81997 113.199 206.529 345.766 345.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 740 0.000512 2048 165 1575 28560 2.8961 3.47043 105.574 104.938 216.953 217.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1510 6.4e-05 1024 170 510 290880 21.2403 13.528 217.941 419.055 671.893 672.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 570 3.2e-05 512 130 375 368640 50.5743 13.1564 104.209 412.596 580.808 581.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1710 0.001024 2048 190 195 18240 1.36733 7.98918 58.2001 67.5984 67.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 540 0.000256 1024 215 1620 19200 12.1097 3.37203 47.7882 103.425 166.879 167.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1920 0.000512 1024 390 2610 35280 1.66122 100.053 52.4205 154.178 154.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1520 0.000256 2048 110 510 74640 7.09728 82.8314 209.713 299.684 299.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 480 0.000512 1024 80 780 26880 2.38579 1.66294 30.0878 52.4945 86.7324 86.8295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1750 0.001024 512 290 780 17760 0.360448 7.60627 13.1929 21.2019 21.2589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 720 0.000128 1024 240 885 86016 19.2277 6.84442 110.461 209.243 345.966 346.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 740 0.000512 2048 165 1575 28672 2.89347 3.48275 101.778 105.024 213.249 213.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1510 6.4e-05 1024 170 510 290816 21.1929 13.5106 208.747 419.471 663.051 663.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 570 3.2e-05 512 130 375 360448 52.786 13.3282 97.572 418.01 581.963 582.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1710 0.001024 2048 190 195 18176 1.35917 7.6473 58.4971 67.5433 67.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 540 0.000256 1024 215 1620 20480 12.1222 3.40912 48.7979 104.788 169.299 169.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1920 0.000512 1024 390 2610 35328 1.66835 96.1151 52.4832 150.31 150.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1520 0.000256 2048 110 510 74624 7.08403 79.3872 209.64 296.153 296.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 480 0.000512 1024 80 780 27136 2.38115 1.66989 29.1644 52.5348 85.8453 85.9409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1750 0.001024 512 290 780 17792 0.364096 7.30387 13.2157 20.9261 20.9824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 720 0.000128 1024 240 885 86016 18.8692 6.81347 130.134 206.604 362.611 362.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 740 0.000512 2048 165 1575 28416 2.88269 3.46554 118.119 104.752 229.29 229.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1510 6.4e-05 1024 170 510 290304 21.1978 13.6868 245.021 418.901 698.933 699.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 570 3.2e-05 512 130 375 344064 49.5564 12.8171 109.701 396.101 568.444 568.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1710 0.001024 2048 190 195 18048 1.35584 8.66067 56.4956 66.552 66.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 540 0.000256 1024 215 1620 18432 11.5956 3.24803 51.5261 99.3812 165.937 166.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1920 0.000512 1024 390 2610 35136 1.66058 112.134 52.3149 166.154 166.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1520 0.000256 2048 110 510 74496 7.04986 92.9771 209.486 309.557 309.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 480 0.000512 1024 80 780 26112 2.36528 1.64659 33.0136 51.9377 89.0616 89.1535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1750 0.001024 512 290 780 17664 0.360704 8.54525 13.1724 22.1212 22.1798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 720 0.000128 1024 240 885 83200 19.2479 6.82803 126.243 206.618 359.127 359.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 740 0.000512 2048 165 1575 28400 2.89178 3.4761 117.944 104.814 229.198 229.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1510 6.4e-05 1024 170 510 291200 21.2262 13.5269 245.771 419.178 699.832 699.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 570 3.2e-05 512 130 375 358400 51.7106 13.1616 114.726 412.605 592.463 592.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1710 0.001024 2048 190 195 18000 1.35325 8.89798 57.7718 68.0647 68.1227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 540 0.000256 1024 215 1620 19200 12.1194 3.37552 54.2346 103.525 173.43 173.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1920 0.000512 1024 390 2610 35200 1.66851 113.029 52.4163 167.155 167.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1520 0.000256 2048 110 510 74600 7.07843 93.2987 209.796 310.216 310.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 480 0.000512 1024 80 780 26400 2.36928 1.64278 33.5262 51.9494 89.5853 89.6791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1750 0.001024 512 290 780 17600 0.360512 8.62256 13.1377 22.164 22.2205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 720 0.000128 1024 240 885 81920 19.6857 6.84211 113.065 209.457 349.248 349.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 740 0.000512 2048 165 1575 28160 2.85696 3.42784 107.087 104.012 217.456 217.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1510 6.4e-05 1024 170 510 288768 21.184 13.4902 222.163 418.36 675.33 675.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 570 3.2e-05 512 130 375 327680 51.475 12.8108 95.5042 396.186 556.25 556.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1710 0.001024 2048 190 195 17920 1.35651 8.10851 57.3875 66.8954 66.9529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 540 0.000256 1024 215 1620 16384 11.8617 3.24608 42.2218 99.4757 156.987 157.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1920 0.000512 1024 390 2610 35072 1.66093 102.058 52.3223 156.082 156.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1520 0.000256 2048 110 510 74496 7.05654 85.1646 209.689 301.954 302.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 480 0.000512 1024 80 780 25600 2.3463 1.6177 29.5115 51.3419 84.9172 85.0063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1750 0.001024 512 290 780 17664 0.362496 7.81082 13.2188 21.4334 21.4911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 720 0.000128 1024 240 880 87040 19.058 6.84237 89.4416 209.112 324.658 324.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 740 0.000512 2048 165 1580 28736 2.88358 3.47446 81.7579 104.936 193.12 193.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1510 6.4e-05 1024 170 500 291584 21.1807 13.4968 286.185 419.265 740.263 740.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 570 3.2e-05 512 130 380 352256 53.8028 13.3263 77.9104 417.934 563.244 563.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1710 0.001024 2048 190 200 18304 1.36464 6.11738 58.7428 66.2675 66.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 540 0.000256 1024 215 1620 23552 11.7469 3.40787 44.3025 104.655 164.297 164.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1920 0.000512 1024 390 2620 35424 1.66621 77.5406 52.5021 131.75 131.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1520 0.000256 2048 110 520 74688 7.06355 65.3824 209.729 282.217 282.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 480 0.000512 1024 80 780 27136 2.37114 1.66547 22.9903 52.4121 79.5383 79.6363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1750 0.001024 512 290 780 17888 0.364544 5.80157 13.2176 19.4265 19.4825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 720 0.000128 1024 240 880 87040 19.2232 6.86083 100.928 209.834 337.036 337.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 740 0.000512 2048 165 1580 28720 2.89882 3.46781 92.4053 104.915 203.761 203.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1510 6.4e-05 1024 170 500 291520 21.2418 13.5294 188.69 419.314 642.911 643.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 570 3.2e-05 512 130 380 358400 53.3949 13.3857 89.4818 419.361 575.898 576.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1710 0.001024 2048 190 200 18280 1.36486 6.92458 58.8286 67.1602 67.2201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 540 0.000256 1024 215 1620 24320 11.7372 3.4263 51.8344 105.019 172.2 172.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1920 0.000512 1024 390 2620 35440 1.67322 87.7957 52.5412 142.052 142.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1520 0.000256 2048 110 520 74680 7.05718 72.9866 209.755 289.842 289.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 480 0.000512 1024 80 780 27040 2.38134 1.66298 26.1062 52.381 82.6304 82.7269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1750 0.001024 512 290 780 17880 0.363872 6.56925 13.22 20.1954 20.2527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 720 0.000128 1024 240 880 86016 19.1309 6.84266 92.8846 208.331 327.382 327.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 740 0.000512 2048 165 1580 28704 2.89178 3.47341 85.7232 104.928 197.089 197.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1510 6.4e-05 1024 170 500 291456 21.1583 13.5167 175.376 418.877 629.057 629.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 570 3.2e-05 512 130 380 344064 53.4467 13.1432 80.0442 412.3 559.204 559.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1710 0.001024 2048 190 200 18288 1.36963 6.52902 59.3057 67.2476 67.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 540 0.000256 1024 215 1620 23040 11.642 3.36518 46.0778 103.245 164.515 164.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1920 0.000512 1024 390 2620 35424 1.66912 81.9975 52.4952 136.207 136.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1520 0.000256 2048 110 520 74688 7.05728 68.1329 209.658 284.892 284.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 480 0.000512 1024 80 780 27072 2.37894 1.66659 24.3475 52.487 80.9749 81.0699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1750 0.001024 512 290 780 17856 0.365344 6.1223 13.1983 19.7299 19.7878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 720 0.000128 1024 240 880 87808 19.0965 6.85878 96.9369 209.493 332.575 332.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 740 0.000512 2048 165 1580 28672 2.9009 3.48106 87.702 104.991 199.149 199.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1510 6.4e-05 1024 170 500 291648 21.2295 13.5332 179.852 419.208 633.947 634.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 570 3.2e-05 512 130 380 344064 53.8469 13.1914 82.1604 413.902 563.365 563.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1710 0.001024 2048 190 200 18256 1.36586 6.60288 59.3759 67.3873 67.4447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 540 0.000256 1024 215 1620 23296 11.6589 3.3849 47.497 103.654 166.382 166.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1920 0.000512 1024 390 2620 35392 1.66797 83.405 52.493 137.61 137.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1520 0.000256 2048 110 520 74648 7.06086 70.0989 209.688 286.891 286.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 480 0.000512 1024 80 780 27104 2.38758 1.66707 25.0267 52.5281 81.7117 81.8033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1750 0.001024 512 290 780 17864 0.362528 6.2753 13.2166 19.8984 19.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 720 0.000128 1024 240 880 86016 19.1947 6.9161 95.4507 209.007 330.766 330.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 740 0.000512 2048 165 1580 28672 2.88358 3.46522 88.4319 104.778 199.631 199.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1510 6.4e-05 1024 170 500 291328 21.1809 13.4984 180.419 419.013 634.242 634.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 570 3.2e-05 512 130 380 344064 54.7362 13.3284 82.7596 417.667 568.759 568.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1710 0.001024 2048 190 200 18240 1.36368 6.67789 58.6113 66.6971 66.7543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 540 0.000256 1024 215 1620 22528 11.8912 3.40992 45.2674 104.624 165.373 165.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1920 0.000512 1024 390 2620 35392 1.66746 79.6747 52.4657 133.853 133.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1520 0.000256 2048 110 520 74624 7.1271 70.9192 209.496 287.587 287.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 480 0.000512 1024 80 780 27136 2.37347 1.66502 25.2189 52.4147 81.7731 81.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1750 0.001024 512 290 780 17856 0.364448 6.1337 13.2096 19.7496 19.8066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 720 0.000128 1024 240 880 85248 19.1229 6.84102 117.602 207.247 351.009 351.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 740 0.000512 2048 165 1580 28512 2.88669 3.46806 108.815 104.67 219.913 219.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1510 6.4e-05 1024 170 500 291456 21.2204 13.524 222.503 418.74 676.115 676.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 570 3.2e-05 512 130 380 331776 54.0041 13.0606 98.5336 407.954 573.818 574.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1710 0.001024 2048 190 200 18216 1.36326 8.34144 57.6814 67.4262 67.4825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 540 0.000256 1024 215 1620 20736 11.7693 3.3351 52.9369 102.208 170.434 170.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1920 0.000512 1024 390 2620 35352 1.66483 104.023 52.4122 158.145 158.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1520 0.000256 2048 110 520 74664 7.10451 87.0666 209.643 303.858 303.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 480 0.000512 1024 80 780 27072 2.38038 1.66707 31.3015 52.3635 87.8108 87.9047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1750 0.001024 512 290 780 17856 0.36352 7.87798 13.2073 21.4904 21.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 720 0.000128 1024 240 880 82944 18.961 6.80829 80.3188 204.271 310.548 310.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 740 0.000512 2048 165 1580 28512 2.89178 3.47078 75.888 104.896 187.22 187.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1510 6.4e-05 1024 170 500 291456 21.1597 13.5095 155.585 418.87 609.255 609.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 570 3.2e-05 512 130 380 294912 55.0025 13.4349 61.687 395.67 526.062 526.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1710 0.001024 2048 190 200 18144 1.36365 5.8839 56.6512 63.9405 64.0011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 540 0.000256 1024 215 1620 18432 11.6038 3.2521 33.143 99.2222 147.409 147.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1920 0.000512 1024 390 2620 35280 1.6639 72.5009 52.4127 126.622 126.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1520 0.000256 2048 110 520 74592 7.09427 60.917 209.585 277.64 277.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 480 0.000512 1024 80 780 26496 2.36787 1.6471 21.557 52.0804 77.7502 77.8453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1750 0.001024 512 290 780 17712 0.360896 5.50544 13.161 19.0703 19.1294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 720 0.000128 1024 240 880 87040 19.1811 7.05712 114.625 209.843 350.901 351.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 740 0.000512 2048 165 1580 28640 2.8839 3.47101 104.753 104.688 215.87 215.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1510 6.4e-05 1024 170 500 291200 21.1963 13.7261 213.059 419.284 667.397 667.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 570 3.2e-05 512 130 380 348160 52.8942 13.1382 99.2656 412.43 577.992 578.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1710 0.001024 2048 190 200 18240 1.36586 7.97738 59.2088 68.5948 68.6441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 540 0.000256 1024 215 1620 23040 11.6258 3.37101 56.4699 103.332 174.977 175.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1920 0.000512 1024 390 2620 35360 1.66771 99.5224 52.4767 153.711 153.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1520 0.000256 2048 110 520 74640 7.04922 83.4314 209.707 300.231 300.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 480 0.000512 1024 80 780 26880 2.3623 1.64902 29.7677 52.2076 86.0908 86.1838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1750 0.001024 512 290 780 17840 0.364352 7.53459 13.2137 21.1553 21.2132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 720 0.000128 1024 240 880 81920 19.2648 6.81878 76.5644 206.575 309.412 309.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 740 0.000512 2048 165 1580 28480 2.86925 3.45776 73.1051 104.608 184.112 184.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1510 6.4e-05 1024 170 500 290560 21.1767 13.4957 149.957 419.524 604.281 604.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 570 3.2e-05 512 130 380 327680 55.1402 13.1193 66.4185 412.616 547.561 547.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1710 0.001024 2048 190 200 18080 1.35782 5.65094 59.0111 66.0622 66.1195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 540 0.000256 1024 215 1620 20480 11.9259 3.36614 35.5426 103.476 154.491 154.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1920 0.000512 1024 390 2620 35200 1.66291 69.786 52.385 123.877 123.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1520 0.000256 2048 110 520 74560 7.09837 58.876 209.775 275.795 275.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 480 0.000512 1024 80 780 26240 2.3608 1.64038 20.7448 51.9012 76.7465 76.8369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1750 0.001024 512 290 780 17760 0.363264 5.32278 13.2189 18.949 19.0065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 720 0.000128 1024 240 880 82944 19.1656 6.81213 102.645 206.491 335.3 335.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 740 0.000512 2048 165 1580 28416 2.87597 3.45498 97.4925 104.614 208.512 208.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1510 6.4e-05 1024 170 500 291072 21.1139 13.4902 199.341 418.755 652.829 652.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 570 3.2e-05 512 130 380 344064 53.3397 13.1237 91.9641 412.576 571.276 571.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1710 0.001024 2048 190 200 18240 1.36822 7.42195 59.2681 68.1015 68.1585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 540 0.000256 1024 215 1620 21504 11.7794 3.3633 49.5414 103.389 168.257 168.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1920 0.000512 1024 390 2620 35328 1.6656 92.8334 52.4709 147.012 147.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1520 0.000256 2048 110 520 74592 7.05386 78.1514 209.689 294.939 294.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 480 0.000512 1024 80 780 26880 2.36954 1.6633 27.8824 52.3282 84.3427 84.4346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1750 0.001024 512 290 780 17760 0.362496 7.04733 13.1748 20.6262 20.6847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 720 0.000128 1024 240 880 79872 19.52 6.81062 71.8174 206.601 304.941 305.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 740 0.000512 2048 165 1580 28416 2.88166 3.46995 70.1177 104.861 181.402 181.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1510 6.4e-05 1024 170 500 290304 21.1734 13.4965 143.714 418.843 597.36 597.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 570 3.2e-05 512 130 380 294912 54.9503 12.8101 57.0609 396.115 521.201 521.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1710 0.001024 2048 190 200 18048 1.35965 5.35862 57.6282 64.3886 64.4462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 540 0.000256 1024 215 1620 18432 11.6056 3.24608 30.7238 99.3866 145.147 145.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1920 0.000512 1024 390 2620 35136 1.6576 66.6711 52.3363 120.709 120.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1520 0.000256 2048 110 520 74496 7.05126 56.4272 209.668 273.189 273.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 480 0.000512 1024 80 780 26112 2.36659 1.64666 19.7967 51.9405 75.8484 75.9401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1750 0.001024 512 290 780 17664 0.362112 5.06675 13.1738 18.6442 18.6977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 720 0.000128 1024 240 880 83200 19.2303 6.8281 108.221 206.454 340.922 341.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 740 0.000512 2048 165 1580 28400 2.8912 3.46144 102.436 104.648 213.51 213.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1510 6.4e-05 1024 170 500 291200 21.2253 13.611 209.57 418.933 663.469 663.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 570 3.2e-05 512 130 380 332800 54.8048 13.1688 93.085 412.486 573.812 574.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1710 0.001024 2048 190 200 18200 1.35994 7.8295 58.1087 67.3437 67.4015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 540 0.000256 1024 215 1620 22400 11.7315 3.37715 54.032 103.376 172.697 172.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1920 0.000512 1024 390 2620 35300 1.66486 97.7142 52.4299 151.852 151.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1520 0.000256 2048 110 520 74600 7.0656 82.0797 209.675 298.862 298.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 480 0.000512 1024 80 780 26800 2.38627 1.65274 29.2475 52.3448 85.7299 85.8235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1750 0.001024 512 290 780 17800 0.361568 7.42195 13.2055 21.0285 21.0862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 720 0.000128 1024 240 880 83200 19.2367 6.82858 77.0176 206.613 309.885 310.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 740 0.000512 2048 165 1580 28400 2.89587 3.4713 72.3239 104.925 183.686 183.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1510 6.4e-05 1024 170 500 291200 21.2172 13.5195 148.595 419.11 602.569 602.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 570 3.2e-05 512 130 380 307200 57.3178 13.1602 61.2959 412.603 544.645 544.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1710 0.001024 2048 190 200 18000 1.35834 5.67296 57.8491 64.9217 64.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 540 0.000256 1024 215 1620 19200 12.1185 3.37619 32.9744 103.517 152.17 152.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1920 0.000512 1024 390 2620 35200 1.66384 68.9105 52.435 123.052 123.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1520 0.000256 2048 110 520 74400 7.06576 58.0114 209.436 274.556 274.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 480 0.000512 1024 80 780 26400 2.3672 1.64045 20.5598 51.9508 76.6174 76.7109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1750 0.001024 512 290 780 17600 0.360448 5.21277 13.136 18.7517 18.8088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 720 0.000128 1024 240 880 86016 18.9569 6.82909 143.699 207.157 376.833 376.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 740 0.000512 2048 165 1580 28448 2.87395 3.45549 130.951 104.432 241.784 241.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1510 6.4e-05 1024 170 500 291200 21.1393 13.5127 268.005 418.684 721.475 721.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 570 3.2e-05 512 130 380 315392 54.898 13.0457 113.288 404.244 585.748 585.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1710 0.001024 2048 190 200 18144 1.36397 9.91952 57.3013 68.6257 68.6858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 540 0.000256 1024 215 1620 21504 11.5154 3.30083 66.2166 101.326 182.543 182.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1920 0.000512 1024 390 2620 35280 1.66502 124.665 52.421 178.794 178.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1520 0.000256 2048 110 520 74592 7.05296 105.079 209.683 321.859 321.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 480 0.000512 1024 80 780 26432 2.36163 1.64214 36.8436 51.9951 92.9444 93.0382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1750 0.001024 512 290 780 17808 0.362944 9.50003 13.2159 23.1202 23.1793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 720 0.000128 1024 240 880 78848 19.0637 6.76864 85.463 202.35 313.843 313.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 740 0.000512 2048 165 1580 28224 2.86342 3.44621 84.3922 104.146 194.921 195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1510 6.4e-05 1024 170 500 290304 21.1591 13.4956 174.642 418.531 627.956 628.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 570 3.2e-05 512 130 380 286720 53.4816 12.6173 68.3746 384.806 519.552 519.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1710 0.001024 2048 190 200 17920 1.35578 6.41638 55.3571 63.1713 63.2316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 540 0.000256 1024 215 1620 14336 11.7005 3.15693 28.8609 96.5974 140.506 140.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1920 0.000512 1024 390 2620 35168 1.66525 81.1049 52.3802 135.192 135.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1520 0.000256 2048 110 520 74368 7.04458 68.3722 209.232 284.693 284.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 480 0.000512 1024 80 780 25984 2.37949 1.65072 23.7264 52.1066 79.9632 80.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1750 0.001024 512 290 780 17696 0.362592 6.25478 13.2076 19.8676 19.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 720 0.000128 1024 240 880 84480 19.05 6.83421 134.516 206.334 366.929 367.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 740 0.000512 2048 165 1580 28560 2.89472 3.47155 125.544 104.726 236.708 236.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1510 6.4e-05 1024 170 500 290880 21.2257 13.524 255.672 418.653 709.206 709.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 570 3.2e-05 512 130 380 337920 54.2609 13.1585 116.602 412.193 596.481 596.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1710 0.001024 2048 190 200 18120 1.35917 9.60358 58.9633 69.9682 70.0236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 540 0.000256 1024 215 1620 23040 11.6419 3.3729 67.8476 103.322 186.363 186.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1920 0.000512 1024 390 2620 35280 1.66739 119.333 52.394 173.44 173.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1520 0.000256 2048 110 520 74520 7.07584 100.131 209.36 316.609 316.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 480 0.000512 1024 80 780 26880 2.38064 1.66448 35.7772 52.4432 92.3652 92.4615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1750 0.001024 512 290 780 17760 0.362496 9.09261 13.1825 22.6787 22.7351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 720 0.000128 1024 240 880 84480 19.0431 6.82435 91.6638 206.521 324.243 324.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 740 0.000512 2048 165 1580 27840 2.86147 3.4224 83.7654 103.882 194.006 194.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1510 6.4e-05 1024 170 500 289920 21.1541 13.4997 173.508 417.58 625.871 625.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 570 3.2e-05 512 130 380 307200 57.249 13.1502 72.1003 412.343 555.111 555.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1710 0.001024 2048 190 200 18000 1.35997 6.74781 57.9134 66.0639 66.1221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 540 0.000256 1024 215 1620 23040 11.6371 3.37539 46.1052 103.494 164.799 164.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1920 0.000512 1024 390 2620 35040 1.65373 80.4837 52.2346 134.414 134.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1520 0.000256 2048 110 520 74400 7.04746 68.2179 209.388 284.698 284.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 480 0.000512 1024 80 780 25920 2.3721 1.64454 23.5716 51.9646 79.6565 79.7485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1750 0.001024 512 290 780 17520 0.36096 6.11328 13.0977 19.6161 19.6731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 720 0.000128 1024 240 880 86016 19.2325 6.84851 132.069 209.24 367.58 367.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 740 0.000512 2048 165 1580 28672 2.88931 3.48787 122.238 104.911 233.601 233.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1510 6.4e-05 1024 170 500 290816 21.186 13.8479 247.179 419.389 701.733 701.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 570 3.2e-05 512 130 380 327680 56.2925 13.3266 109.641 417.99 597.513 597.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1710 0.001024 2048 190 200 18176 1.36323 9.15456 58.579 69.1397 69.1999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 540 0.000256 1024 215 1620 20480 12.1171 3.40979 58.2705 104.781 178.768 178.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1920 0.000512 1024 390 2620 35328 1.67024 115.469 52.5042 169.686 169.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1520 0.000256 2048 110 520 74496 7.05686 96.9196 209.467 313.487 313.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 480 0.000512 1024 80 780 27136 2.37882 1.6713 35.1293 52.5342 91.8107 91.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1750 0.001024 512 290 780 17792 0.363136 8.87616 13.2178 22.4999 22.5592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 720 0.000128 1024 240 880 81920 19.6868 6.84442 85.7697 209.458 321.948 322.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 740 0.000512 2048 165 1580 28160 2.85901 3.42899 81.5493 103.995 191.906 191.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1510 6.4e-05 1024 170 500 288768 21.2111 13.4984 166.451 418.29 619.581 619.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 570 3.2e-05 512 130 380 262144 58.4804 12.8159 59.4349 396.187 527.188 527.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1710 0.001024 2048 190 200 17920 1.35587 6.47168 56.4143 64.2832 64.3423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 540 0.000256 1024 215 1620 16384 11.8704 3.24608 31.8335 99.4808 146.612 146.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1920 0.000512 1024 390 2620 35072 1.65546 77.6499 52.3441 131.692 131.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1520 0.000256 2048 110 520 74240 7.04512 65.5667 209.18 281.834 281.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 480 0.000512 1024 80 780 25600 2.3441 1.61587 22.6124 51.3412 78.0107 78.1026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1750 0.001024 512 290 780 17664 0.3608 5.95181 13.2206 19.5765 19.6342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 720 0.000128 1024 240 880 79872 19.5258 6.81718 107.638 206.435 340.605 340.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 740 0.000512 2048 165 1580 28416 2.88266 3.46205 106.198 104.862 217.475 217.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1510 6.4e-05 1024 170 500 290304 21.1852 13.4978 215.261 418.498 668.572 668.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 570 3.2e-05 512 130 380 294912 54.9577 12.8173 85.6854 395.785 549.515 549.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1710 0.001024 2048 190 200 18048 1.36134 7.96672 56.5305 65.9019 65.9583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 540 0.000256 1024 215 1620 18432 11.5991 3.24995 46.0247 99.3044 160.362 160.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1920 0.000512 1024 390 2620 35136 1.66093 100.243 52.2938 154.239 154.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1520 0.000256 2048 110 520 74496 7.05126 84.6991 209.492 301.284 301.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 480 0.000512 1024 80 780 26112 2.3656 1.64442 29.3369 51.8971 85.3438 85.4344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1750 0.001024 512 290 780 17664 0.359808 7.64307 13.1633 21.2081 21.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 720 0.000128 1024 240 880 73728 19.1318 6.73904 70.458 198.487 295.002 295.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 740 0.000512 2048 165 1580 27648 2.86582 3.44678 72.9376 104.259 183.581 183.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1510 6.4e-05 1024 170 500 288768 21.1399 14.3385 152.565 416.75 604.92 605.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 570 3.2e-05 512 130 380 294912 55.0181 12.8142 60.9965 395.97 525.062 525.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1710 0.001024 2048 190 200 17664 1.34611 5.58899 58.1328 65.1109 65.1688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 540 0.000256 1024 215 1620 12288 12.3828 3.24694 22.0849 99.5727 137.468 137.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1920 0.000512 1024 390 2620 34944 1.65962 70.6314 52.2986 124.634 124.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1520 0.000256 2048 110 520 74112 7.03034 59.6296 209.009 275.714 275.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 480 0.000512 1024 80 780 26112 2.3808 1.65283 20.9465 52.1584 77.2345 77.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1750 0.001024 512 290 780 17280 0.3584 5.1905 13.0353 18.6273 18.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 720 0.000128 1024 240 880 83200 19.2322 6.83418 117.152 206.443 349.86 350.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 740 0.000512 2048 165 1580 28400 2.89587 3.47558 110.145 104.727 221.325 221.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1510 6.4e-05 1024 170 500 291200 21.2282 13.5226 225.589 418.755 679.224 679.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 570 3.2e-05 512 130 380 307200 57.3495 13.1612 92.9367 412.257 575.978 576.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1710 0.001024 2048 190 200 18000 1.35773 8.54826 57.8092 67.7595 67.8168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 540 0.000256 1024 215 1620 19200 12.1121 3.37962 50.4314 103.432 169.542 169.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1920 0.000512 1024 390 2620 35200 1.66707 105.594 52.3899 159.695 159.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1520 0.000256 2048 110 520 74400 7.07174 88.0374 209.258 304.411 304.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 480 0.000512 1024 80 780 26400 2.3688 1.64045 31.2022 51.9105 87.2216 87.3154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1750 0.001024 512 290 780 17600 0.362368 7.97901 13.1256 21.5116 21.5689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 720 0.000128 1024 240 880 76800 19.862 6.83299 76.5877 206.704 310.179 310.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 740 0.000512 2048 165 1580 28000 2.87622 3.44883 76.7633 104.286 187.446 187.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1510 6.4e-05 1024 170 500 288000 21.1812 13.4832 158.403 416.885 610.082 610.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 570 3.2e-05 512 130 380 307200 57.2662 13.157 66.3049 412.384 549.386 549.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1710 0.001024 2048 190 200 17600 1.34698 6.0369 58.3228 65.7488 65.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 540 0.000256 1024 215 1620 12800 12.9599 3.38125 24.6312 103.699 144.858 145.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1920 0.000512 1024 390 2620 34800 1.64781 74.7908 52.1188 128.598 128.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1520 0.000256 2048 110 520 74000 7.0311 62.125 208.718 277.918 277.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 480 0.000512 1024 80 780 25600 2.38963 1.64877 21.2624 52.1751 77.5756 77.6675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1750 0.001024 512 290 780 17200 0.358144 5.54803 12.9924 18.9413 18.9986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 720 0.000128 1024 240 888 88064 18.9504 6.84032 89.8831 209.158 325.017 325.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 740 0.000512 2048 165 1584 28672 2.88768 3.47341 81.0329 104.949 192.415 192.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1510 6.4e-05 1024 170 504 291328 21.1993 13.4983 279.295 419.362 733.487 733.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 570 3.2e-05 512 130 384 385024 49.8553 13.3222 85.345 418.032 566.823 567.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1710 0.001024 2048 190 192 18368 1.36797 5.84294 59.8322 67.0848 67.1437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 540 0.000256 1024 215 1632 23552 11.7395 3.40378 44.2139 104.677 164.213 164.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1920 0.000512 1024 390 2616 35456 1.67469 76.7367 52.5514 131.004 131.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1520 0.000256 2048 110 504 74784 7.13245 62.7407 209.753 279.669 279.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 480 0.000512 1024 80 768 27264 2.36458 1.66163 22.5418 52.4233 79.0908 79.1869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1750 0.001024 512 290 768 17920 0.364512 5.66698 13.2236 19.2989 19.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 720 0.000128 1024 240 888 88320 19.0721 6.86086 95.7043 209.665 331.495 331.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 740 0.000512 2048 165 1584 28640 2.9025 3.47546 85.7743 104.853 197.077 197.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1510 6.4e-05 1024 170 504 291200 21.2626 13.5637 175.248 418.978 629.182 629.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 570 3.2e-05 512 130 384 378880 50.9917 13.3837 89.0243 419.018 572.685 572.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1710 0.001024 2048 190 192 18360 1.37027 6.19491 58.8594 66.4667 66.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 540 0.000256 1024 215 1632 24320 11.7519 3.42333 48.7718 104.931 169.062 169.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1920 0.000512 1024 390 2616 35440 1.67322 81.3847 52.4908 135.591 135.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1520 0.000256 2048 110 504 74800 7.06202 65.9439 209.625 282.677 282.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 480 0.000512 1024 80 768 27200 2.37146 1.66291 23.9734 52.3377 80.4457 80.5393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1750 0.001024 512 290 768 17920 0.364448 6.02518 13.2156 19.6475 19.7079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 720 0.000128 1024 240 888 87552 18.95 6.84486 94.5814 208.329 328.898 329.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 740 0.000512 2048 165 1584 28704 2.89235 3.47206 85.2598 104.921 196.618 196.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1510 6.4e-05 1024 170 504 291072 21.1781 13.5123 173.233 418.943 626.996 627.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 570 3.2e-05 512 130 384 368640 50.5393 13.1404 86.2789 412.211 562.438 562.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1710 0.001024 2048 190 192 18336 1.36579 6.15616 58.253 65.8172 65.8755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 540 0.000256 1024 215 1632 23040 11.635 3.36909 45.6671 103.244 164.097 164.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1920 0.000512 1024 390 2616 35424 1.67037 80.895 52.486 135.096 135.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1520 0.000256 2048 110 504 74784 7.06138 65.6945 209.634 282.434 282.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 480 0.000512 1024 80 768 27264 2.37638 1.66541 24.0356 52.4862 80.6621 80.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1750 0.001024 512 290 768 17904 0.362496 6.00163 13.2138 19.6204 19.6792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 720 0.000128 1024 240 888 86016 18.849 6.81549 60.0505 206.471 292.377 292.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 740 0.000512 2048 165 1584 28416 2.8727 3.45498 54.0795 104.579 165.055 165.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1510 6.4e-05 1024 170 504 290304 21.1712 13.5168 111.028 418.702 564.544 564.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 570 3.2e-05 512 130 384 368640 50.4765 16.066 56.1982 412.591 535.598 535.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1710 0.001024 2048 190 192 18240 1.3601 4.11418 59.1894 64.7078 64.7671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 540 0.000256 1024 215 1632 21504 11.7847 3.36598 27.9162 103.374 146.628 146.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1920 0.000512 1024 390 2616 35328 1.66467 51.8615 52.459 106.027 106.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1520 0.000256 2048 110 504 74688 7.07379 42.1772 209.642 258.937 258.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 480 0.000512 1024 80 768 26880 2.36435 1.66298 15.4789 52.3244 71.9323 72.0239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1750 0.001024 512 290 768 17856 0.36032 3.92192 13.2241 17.5487 17.6052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 720 0.000128 1024 240 888 87808 19.101 6.85261 108.956 209.333 344.435 344.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 740 0.000512 2048 165 1584 28672 2.89888 3.47872 98.4575 104.939 209.845 209.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1510 6.4e-05 1024 170 504 291200 21.2405 13.5289 200.398 418.896 654.189 654.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 570 3.2e-05 512 130 384 372736 50.3364 13.1997 100.976 413.594 578.372 578.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1710 0.001024 2048 190 192 18312 1.36355 7.18186 59.2916 67.8781 67.9359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 540 0.000256 1024 215 1632 23296 11.6541 3.38202 53.6121 103.577 172.408 172.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1920 0.000512 1024 390 2616 35392 1.66912 92.8688 52.446 147.025 147.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1520 0.000256 2048 110 504 74760 7.07152 75.9767 209.553 292.646 292.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 480 0.000512 1024 80 768 27328 2.38042 1.66778 27.852 52.4828 84.4865 84.5791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1750 0.001024 512 290 768 17864 0.362496 6.97834 13.1916 20.576 20.6356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 720 0.000128 1024 240 888 86016 18.9311 6.82547 68.3709 207.218 301.531 301.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 740 0.000512 2048 165 1584 28448 2.87773 3.45891 61.9414 104.569 172.918 172.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1510 6.4e-05 1024 170 504 290304 21.1913 13.5127 128.396 418.798 582.025 582.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 570 3.2e-05 512 130 384 344064 51.506 13.0448 59.5622 404.354 528.73 528.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1710 0.001024 2048 190 192 18256 1.36397 4.73498 58.541 64.6837 64.7419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 540 0.000256 1024 215 1632 21504 11.5194 3.30154 31.7042 101.354 148.068 148.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1920 0.000512 1024 390 2616 35280 1.66298 59.1035 52.4247 113.234 113.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1520 0.000256 2048 110 504 74704 7.05674 48.7139 209.832 265.647 265.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 480 0.000512 1024 80 768 26880 2.3553 1.64166 17.5768 52.0111 73.6828 73.7761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1750 0.001024 512 290 768 17808 0.36144 4.43398 13.2035 18.0426 18.1002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 720 0.000128 1024 240 888 88064 18.9492 6.84749 105.657 209.036 340.683 340.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 740 0.000512 2048 165 1584 28544 2.88154 3.46941 94.9352 104.794 206.153 206.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1510 6.4e-05 1024 170 504 291328 21.1716 13.4959 194.939 419.065 648.795 648.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 570 3.2e-05 512 130 384 376832 50.8588 13.327 97.7197 417.71 579.883 580.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1710 0.001024 2048 190 192 18304 1.37034 6.98778 60.699 69.1005 69.1607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 540 0.000256 1024 215 1632 22528 11.8871 3.40861 49.1968 104.637 169.314 169.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1920 0.000512 1024 390 2616 35392 1.66912 85.8931 52.4701 140.075 140.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1520 0.000256 2048 110 504 74752 7.05466 74.3383 209.584 291.021 291.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 480 0.000512 1024 80 768 27136 2.36954 1.6665 26.6709 52.4183 83.226 83.3199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1750 0.001024 512 290 768 17856 0.361664 6.56557 13.1916 20.1605 20.2199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 720 0.000128 1024 240 888 86016 19.2216 6.84714 69.1379 209.29 304.685 304.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 740 0.000512 2048 165 1584 28416 2.88973 3.47946 62.8808 105.034 174.354 174.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1510 6.4e-05 1024 170 504 290816 21.2046 13.4989 131.212 419.49 585.533 585.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 570 3.2e-05 512 130 384 360448 52.765 13.328 63.3677 418.107 547.833 548.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1710 0.001024 2048 190 192 18176 1.36035 4.72598 58.4623 64.5905 64.6474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 540 0.000256 1024 215 1632 20480 12.1361 3.40906 29.9948 104.805 150.528 150.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1920 0.000512 1024 390 2616 35328 1.67152 55.3212 52.5088 109.545 109.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1520 0.000256 2048 110 504 74624 7.05302 49.9941 209.652 266.743 266.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 480 0.000512 1024 80 768 27136 2.37741 1.67322 18.0175 52.5458 74.7114 74.8052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1750 0.001024 512 290 768 17792 0.362496 4.35814 13.2029 17.9662 18.0321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 720 0.000128 1024 240 888 85248 19.1171 6.8352 112.761 207.473 346.381 346.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 740 0.000512 2048 165 1584 28512 2.88557 3.4697 104.372 104.813 215.611 215.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1510 6.4e-05 1024 170 504 290880 21.2468 13.531 212.087 419.199 666.193 666.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 570 3.2e-05 512 130 384 368640 49.6566 13.0541 105.768 408.395 577.145 577.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1710 0.001024 2048 190 192 18288 1.3657 7.58854 57.8032 66.8016 66.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 540 0.000256 1024 215 1632 20736 11.764 3.33686 50.9684 102.318 168.574 168.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1920 0.000512 1024 390 2616 35352 1.66912 98.91 52.4585 153.079 153.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1520 0.000256 2048 110 504 74736 7.05949 80.6441 209.711 297.458 297.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 480 0.000512 1024 80 768 27072 2.37994 1.66064 29.3376 52.423 85.9006 85.9927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1750 0.001024 512 290 768 17856 0.362496 7.39533 13.2117 21.0112 21.0692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 720 0.000128 1024 240 888 82944 18.9371 6.80131 77.4159 204.479 307.826 307.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 740 0.000512 2048 165 1584 28512 2.88973 3.47734 72.9668 105.064 184.471 184.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1510 6.4e-05 1024 170 504 290304 21.2106 13.5108 149.22 419.293 603.363 603.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 570 3.2e-05 512 130 384 331776 50.9116 12.8287 67.3862 396.081 527.473 527.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1710 0.001024 2048 190 192 18144 1.36182 5.3751 56.5792 63.3588 63.4141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 540 0.000256 1024 215 1632 18432 11.5955 3.25011 32.2955 99.3193 146.64 146.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1920 0.000512 1024 390 2616 35280 1.66147 69.6136 52.4596 123.78 123.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1520 0.000256 2048 110 504 74592 7.05229 56.7282 209.518 273.341 273.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 480 0.000512 1024 80 768 26496 2.36835 1.64336 20.3553 52.1331 76.6052 76.6999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1750 0.001024 512 290 768 17712 0.362144 5.20192 13.1626 18.7696 18.8259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 720 0.000128 1024 240 888 87040 19.1901 6.86006 109.064 209.913 345.216 345.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 740 0.000512 2048 165 1584 28480 2.88666 3.46496 98.6104 104.831 209.864 209.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1510 6.4e-05 1024 170 504 291200 21.1904 13.5592 201.063 419.419 655.359 655.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 570 3.2e-05 512 130 384 368640 50.5014 13.142 100.383 412.57 576.859 577.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1710 0.001024 2048 190 192 18320 1.36781 7.2233 59.3092 67.9417 68.0004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 540 0.000256 1024 215 1632 23040 11.6155 3.36634 53.7348 103.37 172.27 172.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1920 0.000512 1024 390 2616 35360 1.6687 93.702 52.4851 147.898 147.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1520 0.000256 2048 110 504 74720 7.07216 76.3961 209.717 293.225 293.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 480 0.000512 1024 80 768 26880 2.36237 1.64656 27.7603 52.2189 84.0896 84.1843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1750 0.001024 512 290 768 17840 0.363168 7.01888 13.2033 20.6275 20.6848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 720 0.000128 1024 240 888 81920 19.2674 6.8137 74.8133 206.537 307.62 307.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 740 0.000512 2048 165 1584 28160 2.8713 3.45837 70.2179 104.582 181.203 181.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1510 6.4e-05 1024 170 504 290560 21.1852 13.4975 145.226 419.434 599.474 599.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 570 3.2e-05 512 130 384 368640 50.4436 13.1256 72.7955 412.529 549.167 549.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1710 0.001024 2048 190 192 18240 1.36941 5.33811 58.2494 64.9997 65.0559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 540 0.000256 1024 215 1632 20480 11.9237 3.37114 34.8487 103.45 153.777 153.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1920 0.000512 1024 390 2616 35200 1.66707 67.4017 52.3681 121.478 121.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1520 0.000256 2048 110 504 74560 7.09222 55.2407 209.449 271.828 271.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 480 0.000512 1024 80 768 26240 2.36038 1.64285 19.6879 51.8906 75.6772 75.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1750 0.001024 512 290 768 17760 0.362208 5.08742 13.1983 18.6894 18.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 720 0.000128 1024 240 888 86016 18.8439 6.8137 140.185 206.308 372.345 372.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 740 0.000512 2048 165 1584 28416 2.8713 3.45174 126.88 104.402 237.677 237.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1510 6.4e-05 1024 170 504 290304 21.1609 13.4893 260.039 418.364 713.183 713.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 570 3.2e-05 512 130 384 368640 50.4266 13.1306 129.499 412.186 605.52 605.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1710 0.001024 2048 190 192 18240 1.36214 9.40755 58.0405 68.853 68.9111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 540 0.000256 1024 215 1632 21504 11.7784 3.36486 64.8296 103.295 183.457 183.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1920 0.000512 1024 390 2616 35328 1.66205 121.102 52.4158 175.221 175.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1520 0.000256 2048 110 504 74688 7.07994 98.6624 209.478 315.262 315.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 480 0.000512 1024 80 768 26880 2.36499 1.66707 35.8128 52.2859 92.2305 92.3253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1750 0.001024 512 290 768 17856 0.362528 9.0624 13.2139 22.6802 22.7385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 720 0.000128 1024 240 888 86016 18.859 6.81606 89.385 206.605 321.859 322.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 740 0.000512 2048 165 1584 28416 2.88358 3.47037 81.3981 104.851 192.675 192.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1510 6.4e-05 1024 170 504 290304 21.1969 13.5 166.198 418.835 619.861 619.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 570 3.2e-05 512 130 384 344064 49.5461 12.814 78.9565 396.095 537.676 537.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1710 0.001024 2048 190 192 18048 1.35718 6.18 57.5903 65.1723 65.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 540 0.000256 1024 215 1632 18432 11.5934 3.24816 35.7232 99.386 150.135 150.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1920 0.000512 1024 390 2616 35136 1.65824 76.8943 52.3268 130.923 130.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1520 0.000256 2048 110 504 74496 7.04765 62.8244 209.384 279.3 279.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 480 0.000512 1024 80 768 26112 2.36749 1.64275 22.2773 51.9408 78.3284 78.4214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1750 0.001024 512 290 768 17664 0.361856 5.87571 13.1557 19.439 19.4955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 720 0.000128 1024 240 888 86400 18.9165 6.82957 137.889 206.328 370.16 370.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 740 0.000512 2048 165 1584 28400 2.89178 3.46573 124.6 104.468 235.499 235.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1510 6.4e-05 1024 170 504 290400 21.2832 13.6007 254.685 418.676 708.378 708.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 570 3.2e-05 512 130 384 358400 51.7084 13.1673 124.437 412.539 602.128 602.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1710 0.001024 2048 190 192 18300 1.36525 9.20352 59.2742 69.8844 69.9418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 540 0.000256 1024 215 1632 22400 11.7297 3.3744 66.0826 103.31 184.684 184.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1920 0.000512 1024 390 2616 35300 1.66378 118.735 52.3926 172.836 172.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1520 0.000256 2048 110 504 74700 7.05347 96.8622 209.544 313.503 313.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 480 0.000512 1024 80 768 27200 2.37386 1.65779 35.4513 52.3146 91.9004 91.9928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1750 0.001024 512 290 768 17800 0.362048 8.94944 13.1771 22.5306 22.5897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 720 0.000128 1024 240 888 83200 19.2361 6.82758 90.2434 206.439 322.934 323.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 740 0.000512 2048 165 1584 28400 2.89587 3.47341 85.1459 104.839 196.426 196.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1510 6.4e-05 1024 170 504 289600 21.2943 13.5291 172.678 418.763 626.392 626.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 570 3.2e-05 512 130 384 358400 51.7004 13.1608 84.2918 412.428 561.848 562.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1710 0.001024 2048 190 192 18200 1.36806 6.27699 58.2128 65.8997 65.9598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 540 0.000256 1024 215 1632 19200 12.1188 3.37846 38.6136 103.429 157.719 157.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1920 0.000512 1024 390 2616 35200 1.66349 80.3942 52.3851 134.486 134.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1520 0.000256 2048 110 504 74600 7.08813 65.938 209.517 282.585 282.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 480 0.000512 1024 80 768 26400 2.36992 1.64218 23.5876 51.9053 79.6054 79.6979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1750 0.001024 512 290 768 17600 0.360288 6.01418 13.1074 19.5256 19.5831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 720 0.000128 1024 240 888 86016 18.958 6.82803 133.966 207.04 366.982 367.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 740 0.000512 2048 165 1584 28448 2.87437 3.45869 122.331 104.378 233.115 233.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1510 6.4e-05 1024 170 504 290304 21.2002 14.3135 248.556 418.44 702.642 702.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 570 3.2e-05 512 130 384 344064 51.5261 13.0437 116.582 404.206 585.631 585.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1710 0.001024 2048 190 192 18256 1.36483 9.18685 58.4985 69.0945 69.1547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 540 0.000256 1024 215 1632 21504 11.5204 3.30096 62.2452 101.271 178.521 178.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1920 0.000512 1024 390 2616 35280 1.66605 116.017 52.3801 170.107 170.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1520 0.000256 2048 110 504 74704 7.06205 95.0026 209.588 311.697 311.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 480 0.000512 1024 80 768 26880 2.35504 1.64454 34.43 51.9693 90.4954 90.5895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1750 0.001024 512 290 768 17808 0.362752 8.74493 13.195 22.3447 22.4051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 720 0.000128 1024 240 888 78848 19.0573 6.76659 82.0239 202.386 310.425 310.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 740 0.000512 2048 165 1584 28224 2.8632 3.44474 80.4944 104.175 191.047 191.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1510 6.4e-05 1024 170 504 290304 21.1436 15.338 165.686 418.588 620.889 621.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 570 3.2e-05 512 130 384 286720 53.4804 12.6136 65.0009 384.973 516.337 516.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1710 0.001024 2048 190 192 18144 1.36438 6.08634 56.8864 64.3796 64.4394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 540 0.000256 1024 215 1632 14336 11.6985 3.15622 27.8462 96.6114 139.5 139.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1920 0.000512 1024 390 2616 35168 1.66502 76.879 52.3782 130.963 131.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1520 0.000256 2048 110 504 74592 7.04966 62.8818 209.588 279.563 279.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 480 0.000512 1024 80 768 26880 2.35971 1.65069 23.1369 52.1173 79.365 79.4551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1750 0.001024 512 290 768 17696 0.362176 5.80589 13.1945 19.4051 19.4623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 720 0.000128 1024 240 888 84480 19.0624 6.82173 128.708 206.472 361.252 361.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 740 0.000512 2048 165 1584 28560 2.89187 3.47555 119.224 104.802 230.464 230.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1510 6.4e-05 1024 170 504 290880 21.2185 13.527 243.664 418.941 697.477 697.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 570 3.2e-05 512 130 384 368640 50.5548 13.1608 121.688 412.75 598.417 598.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1710 0.001024 2048 190 192 18240 1.36179 8.6409 58.1413 68.1887 68.2476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 540 0.000256 1024 215 1632 23040 11.6428 3.37037 64.6964 103.393 183.287 183.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1920 0.000512 1024 390 2616 35280 1.66259 113.003 52.4188 167.129 167.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1520 0.000256 2048 110 504 74640 7.14413 92.0347 209.549 308.771 308.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 480 0.000512 1024 80 768 26880 2.38179 1.66672 33.5167 52.478 90.1394 90.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1750 0.001024 512 290 768 17760 0.360736 8.4576 13.1708 22.0298 22.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 720 0.000128 1024 240 888 84480 19.0427 6.82013 83.8351 206.585 316.476 316.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 740 0.000512 2048 165 1584 27840 2.85875 3.42211 75.5802 103.854 185.787 185.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1510 6.4e-05 1024 170 504 289920 21.1589 13.5042 157.393 417.563 609.746 609.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 570 3.2e-05 512 130 384 368640 50.5094 13.1461 79.4241 412.254 555.603 555.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1710 0.001024 2048 190 192 18000 1.35683 5.59856 57.7836 64.7818 64.8403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 540 0.000256 1024 215 1632 23040 11.6343 3.37546 42.4655 103.475 161.137 161.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1920 0.000512 1024 390 2616 35040 1.65344 72.9518 52.2179 126.868 126.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1520 0.000256 2048 110 504 74400 7.05165 59.4902 209.067 275.653 275.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 480 0.000512 1024 80 768 25920 2.37453 1.64659 21.1587 51.9556 77.2364 77.3284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1750 0.001024 512 290 768 17520 0.360928 5.48454 13.079 18.9673 19.0239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 720 0.000128 1024 240 888 86016 19.2358 6.84784 125.398 209.263 360.94 361.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 740 0.000512 2048 165 1584 28416 2.88864 3.48218 113.75 104.921 225.113 225.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1510 6.4e-05 1024 170 504 290816 21.1986 13.5003 232.834 419.437 687.098 687.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 570 3.2e-05 512 130 384 360448 52.7438 13.3304 113.95 418.041 598.335 598.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1710 0.001024 2048 190 192 18176 1.36186 8.3103 58.4607 68.1754 68.2332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 540 0.000256 1024 215 1632 20480 12.128 3.4049 55.3146 104.794 175.818 175.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1920 0.000512 1024 390 2616 35328 1.66707 108.286 52.4997 162.498 162.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1520 0.000256 2048 110 504 74624 7.05165 88.2381 209.558 304.89 304.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 480 0.000512 1024 80 768 27136 2.37565 1.67107 32.294 52.5424 88.9802 89.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1750 0.001024 512 290 768 17792 0.362496 8.13056 13.2033 21.7391 21.7947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 720 0.000128 1024 240 888 81920 19.6937 6.86627 80.3549 209.421 316.531 316.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 740 0.000512 2048 165 1584 27648 2.8561 3.42835 73.6617 103.965 183.983 184.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1510 6.4e-05 1024 170 504 288768 21.2042 14.1784 155.829 418.203 609.539 609.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 570 3.2e-05 512 130 384 327680 51.4594 12.8164 70.6226 396.112 531.279 531.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1710 0.001024 2048 190 192 17920 1.35373 5.82214 57.3259 64.546 64.6042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 540 0.000256 1024 215 1632 16384 11.8587 3.24813 29.8919 99.4569 144.641 144.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1920 0.000512 1024 390 2616 35072 1.66074 72.4793 52.3196 126.505 126.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1520 0.000256 2048 110 504 74496 7.04512 59.2377 209.54 275.866 275.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 480 0.000512 1024 80 768 25600 2.3455 1.61581 20.884 51.3325 76.2764 76.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1750 0.001024 512 290 768 17664 0.364 5.4864 13.2062 19.0988 19.1568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 720 0.000128 1024 240 875 86016 19.1784 6.84237 98.3244 209.137 333.673 333.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 740 0.000512 2048 165 1575 28672 2.88768 3.47578 91.4491 104.952 202.836 202.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1510 6.4e-05 1024 170 500 290816 21.198 13.5202 314.068 419.318 768.229 768.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 570 3.2e-05 512 130 375 376832 50.8472 13.3231 93.3097 417.986 575.734 575.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1710 0.001024 2048 190 200 18304 1.36547 6.90378 59.7732 68.0837 68.1428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 540 0.000256 1024 215 1625 23552 11.7473 3.40378 50.1744 104.665 170.175 170.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1920 0.000512 1024 390 2625 35424 1.67021 87.1863 52.5181 141.417 141.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1520 0.000256 2048 110 525 74656 7.11853 73.9557 209.75 290.867 290.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 480 0.000512 1024 80 775 27008 2.37043 1.66298 25.8785 52.4136 82.4258 82.5203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1750 0.001024 512 290 775 17888 0.36352 6.49818 13.2111 20.115 20.1727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 720 0.000128 1024 240 875 87040 19.2144 6.85898 89.4333 209.662 325.364 325.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 740 0.000512 2048 165 1575 28640 2.89824 3.47136 82.0266 104.846 193.317 193.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1510 6.4e-05 1024 170 500 290560 21.3029 13.5312 168.845 418.976 622.79 622.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 570 3.2e-05 512 130 375 378880 50.9931 13.3898 84.2532 419.021 567.927 568.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1710 0.001024 2048 190 200 18280 1.36576 6.1993 58.7535 66.363 66.4185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 540 0.000256 1024 215 1625 23040 11.9015 3.42534 44.3568 104.933 164.801 164.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1920 0.000512 1024 390 2625 35400 1.67085 78.3872 52.4534 132.557 132.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1520 0.000256 2048 110 525 74640 7.07379 65.9674 209.563 282.649 282.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 480 0.000512 1024 80 775 26880 2.38256 1.6641 23.1962 52.3351 79.6797 79.7754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1750 0.001024 512 290 775 17880 0.362272 5.79814 13.1981 19.4045 19.4601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 720 0.000128 1024 240 875 87040 19.1969 6.86285 58.5093 209.89 294.651 294.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 740 0.000512 2048 165 1575 28480 2.88154 3.46544 53.0711 104.796 164.286 164.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1510 6.4e-05 1024 170 500 290560 21.2896 13.5162 258.721 419.384 713.04 713.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 570 3.2e-05 512 130 375 368640 50.5296 13.142 53.5831 412.519 530.04 530.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1710 0.001024 2048 190 200 18240 1.37011 4.10624 58.248 63.767 63.8256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 540 0.000256 1024 215 1625 20480 11.9318 3.36771 25.934 103.366 144.781 144.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1920 0.000512 1024 390 2625 35360 1.66899 50.8204 52.4976 105.031 105.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1520 0.000256 2048 110 525 74560 7.05741 42.8165 209.629 259.545 259.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 480 0.000512 1024 80 775 26560 2.37315 1.65043 15.1918 52.2193 71.5312 71.6242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1750 0.001024 512 290 775 17840 0.362752 3.84077 13.2108 17.4575 17.5151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 720 0.000128 1024 240 875 86016 19.1308 6.84442 94.4387 208.497 329.103 329.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 740 0.000512 2048 165 1575 28608 2.88989 3.47014 87.6255 104.985 199.043 199.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1510 6.4e-05 1024 170 500 290688 21.185 14.3634 179.618 419.21 634.506 634.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 570 3.2e-05 512 130 375 368640 50.5697 13.1345 87.7069 412.558 564.242 564.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1710 0.001024 2048 190 200 18288 1.36806 6.60762 58.2767 66.2948 66.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 540 0.000256 1024 215 1625 21504 11.7971 3.3672 44.2106 103.326 162.891 163.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1920 0.000512 1024 390 2625 35424 1.66992 83.7202 52.5465 137.982 138.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1520 0.000256 2048 110 525 74640 7.05293 70.3333 209.784 287.212 287.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 480 0.000512 1024 80 775 27072 2.37722 1.66784 25.014 52.5263 81.6861 81.7807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1750 0.001024 512 290 775 17856 0.360064 6.22227 13.1995 19.8243 19.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 720 0.000128 1024 240 875 82944 19.1928 6.80982 58.9958 206.475 291.664 291.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 740 0.000512 2048 165 1575 28416 2.87408 3.45875 55.7306 104.585 166.721 166.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1510 6.4e-05 1024 170 500 290304 21.1749 13.4902 115.466 418.717 568.976 569.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 570 3.2e-05 512 130 375 368640 50.454 13.131 56.91 412.532 533.298 533.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1710 0.001024 2048 190 200 18240 1.36262 4.41344 60.3144 66.1357 66.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 540 0.000256 1024 215 1625 21504 11.7847 3.36371 28.9389 103.375 147.65 147.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1920 0.000512 1024 390 2625 35328 1.66838 53.793 52.4724 107.977 108.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1520 0.000256 2048 110 525 74592 7.13238 45.3383 210.03 262.542 262.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 480 0.000512 1024 80 775 26880 2.36842 1.66246 16.2716 52.3244 72.7252 72.8168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1750 0.001024 512 290 775 17760 0.361824 4.07392 13.1663 17.6416 17.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 720 0.000128 1024 240 875 86016 19.3121 6.8649 102.127 209.334 337.825 337.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 740 0.000512 2048 165 1575 28672 2.89997 3.47478 95.1033 104.94 206.492 206.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1510 6.4e-05 1024 170 500 290752 21.2443 13.5308 193.43 418.901 647.237 647.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 570 3.2e-05 512 130 375 358400 51.99 13.1972 91.9013 413.53 570.896 571.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1710 0.001024 2048 190 200 18256 1.36195 7.15571 58.2143 66.7756 66.8366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 540 0.000256 1024 215 1625 21504 11.8656 3.38125 47.3429 103.579 166.347 166.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1920 0.000512 1024 390 2625 35392 1.66912 89.506 52.4633 143.681 143.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1520 0.000256 2048 110 525 74648 7.09574 76.3721 209.619 293.129 293.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 480 0.000512 1024 80 775 26880 2.38592 1.66771 26.7356 52.4865 83.3776 83.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1750 0.001024 512 290 775 17864 0.362528 6.76598 13.1961 20.3691 20.4247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 720 0.000128 1024 240 875 82432 19.342 6.82394 62.1934 207.205 295.756 295.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 740 0.000512 2048 165 1575 28448 2.87526 3.46397 59.4314 104.57 170.416 170.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1510 6.4e-05 1024 170 500 290304 21.2072 13.5188 124.577 418.967 578.399 578.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 570 3.2e-05 512 130 375 344064 51.5168 13.0499 56.35 404.409 525.592 525.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1710 0.001024 2048 190 200 18144 1.36166 4.75549 57.3092 63.4688 63.5251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 540 0.000256 1024 215 1625 17920 11.9237 3.30195 25.4609 101.352 142.223 142.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1920 0.000512 1024 390 2625 35280 1.66506 57.0429 52.4425 111.192 111.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1520 0.000256 2048 110 525 74592 7.08832 48.8968 209.822 265.854 265.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 480 0.000512 1024 80 775 26432 2.35706 1.64307 16.939 52.0096 73.0473 73.1423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1750 0.001024 512 290 775 17808 0.362624 4.31622 13.2121 17.9342 17.9913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 720 0.000128 1024 240 875 86016 19.1967 6.84467 106.143 209.001 341.38 341.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 740 0.000512 2048 165 1575 28544 2.88739 3.46742 98.2201 104.79 209.44 209.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1510 6.4e-05 1024 170 500 290816 21.1943 13.5001 201.969 419.185 655.981 656.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 570 3.2e-05 512 130 375 376832 50.8581 13.332 100.152 417.727 582.336 582.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1710 0.001024 2048 190 200 18240 1.36214 7.50797 58.5401 67.4538 67.5134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 540 0.000256 1024 215 1625 22528 11.883 3.41085 51.2272 104.623 171.326 171.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1920 0.000512 1024 390 2625 35392 1.66755 89.8446 52.4748 144.031 144.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1520 0.000256 2048 110 525 74624 7.17213 79.5901 209.581 296.387 296.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 480 0.000512 1024 80 775 26880 2.37677 1.6672 28.0287 52.4131 84.5845 84.6767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1750 0.001024 512 290 775 17856 0.362496 6.93082 13.1997 20.5353 20.5941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 720 0.000128 1024 240 875 86016 19.2175 6.85206 70.6787 209.039 305.985 306.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 740 0.000512 2048 165 1575 28416 2.88768 3.4831 64.8964 104.921 176.261 176.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1510 6.4e-05 1024 170 500 290816 21.1904 13.5016 135.858 418.987 589.666 589.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 570 3.2e-05 512 130 375 360448 52.7579 13.3304 64.3665 417.598 548.323 548.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1710 0.001024 2048 190 200 18176 1.36157 5.06266 58.5297 64.9967 65.0528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 540 0.000256 1024 215 1625 20480 12.1313 3.40691 30.9557 104.682 151.356 151.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1920 0.000512 1024 390 2625 35328 1.67117 57.6232 52.4635 111.803 111.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1520 0.000256 2048 110 525 74496 7.05357 53.2714 209.363 269.731 269.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 480 0.000512 1024 80 775 26624 2.38682 1.6728 18.5051 52.483 75.1472 75.2422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1750 0.001024 512 290 775 17792 0.362144 4.54029 13.1946 18.1384 18.1948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 720 0.000128 1024 240 875 85248 19.1088 6.83814 110.908 207.302 344.351 344.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 740 0.000512 2048 165 1575 28512 2.88941 3.4704 103.631 104.724 214.786 214.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1510 6.4e-05 1024 170 500 290304 21.2601 13.5291 212.051 418.845 665.818 665.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 570 3.2e-05 512 130 375 350208 51.7342 13.0535 98.6223 408.05 571.733 571.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1710 0.001024 2048 190 200 18216 1.36192 7.86714 57.6936 66.9655 67.0208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 540 0.000256 1024 215 1625 20736 11.7651 3.33936 51.04 102.229 168.558 168.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1920 0.000512 1024 390 2625 35352 1.66822 99.1929 52.4333 153.338 153.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1520 0.000256 2048 110 525 74592 7.05581 83.5046 209.516 300.119 300.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 480 0.000512 1024 80 775 26784 2.38538 1.66214 29.4974 52.3775 86.019 86.1147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1750 0.001024 512 290 775 17856 0.360672 7.48339 13.2071 21.093 21.1497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 720 0.000128 1024 240 875 82944 18.9476 6.79715 78.17 204.308 308.416 308.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 740 0.000512 2048 165 1575 28512 2.88358 3.47402 74.5117 104.909 185.85 185.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1510 6.4e-05 1024 170 500 290304 21.2223 13.568 153.446 418.941 607.311 607.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 570 3.2e-05 512 130 375 331776 50.8975 12.8242 67.7529 395.745 527.487 527.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1710 0.001024 2048 190 200 18144 1.36326 5.7208 56.6589 63.7858 63.8416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 540 0.000256 1024 215 1625 18432 11.7102 3.24454 33.1923 99.239 147.574 147.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1920 0.000512 1024 390 2625 35280 1.66915 71.6349 52.4329 125.783 125.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1520 0.000256 2048 110 525 74448 7.0479 60.402 209.326 276.818 276.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 480 0.000512 1024 80 775 26496 2.36886 1.64454 21.1513 52.0923 77.3573 77.4488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1750 0.001024 512 290 775 17712 0.362304 5.4081 13.1551 18.9683 19.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 720 0.000128 1024 240 875 87040 19.2015 6.89152 110.438 209.697 346.421 346.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 740 0.000512 2048 165 1575 28480 2.88768 3.46522 101.05 104.744 212.219 212.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1510 6.4e-05 1024 170 500 290560 21.2151 13.644 207.026 418.996 661.012 661.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 570 3.2e-05 512 130 375 368640 50.5207 13.1444 101.032 412.134 577.106 577.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1710 0.001024 2048 190 200 18240 1.3648 7.71277 59.1732 68.2931 68.3527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 540 0.000256 1024 215 1625 20480 11.9348 3.36691 49.0397 103.263 167.787 167.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1920 0.000512 1024 390 2625 35360 1.66733 96.6328 52.4488 150.791 150.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1520 0.000256 2048 110 525 74560 7.05206 81.6066 209.434 298.135 298.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 480 0.000512 1024 80 775 26560 2.37194 1.64454 28.6357 52.1698 84.9228 85.0149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1750 0.001024 512 290 775 17840 0.361216 7.2528 13.1992 20.8559 20.9144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 720 0.000128 1024 240 875 81920 19.2632 6.81984 74.2116 206.388 306.875 307.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 740 0.000512 2048 165 1575 28160 2.87334 3.45923 70.3474 104.52 181.276 181.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1510 6.4e-05 1024 170 500 290560 21.1858 13.5188 146.613 419.136 600.584 600.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 570 3.2e-05 512 130 375 368640 50.457 13.1257 71.9024 412.229 547.986 548.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1710 0.001024 2048 190 200 18080 1.35926 5.57837 58.9604 65.9411 65.9988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 540 0.000256 1024 215 1625 20480 11.9298 3.36867 35.0352 103.378 153.901 154.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1920 0.000512 1024 390 2625 35200 1.66406 67.9966 52.3457 122.052 122.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1520 0.000256 2048 110 525 74400 7.06189 57.5795 209.242 273.927 273.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 480 0.000512 1024 80 775 26240 2.35814 1.64026 20.086 51.8571 76.0428 76.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1750 0.001024 512 290 775 17760 0.362496 5.14016 13.2015 18.7461 18.8025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 720 0.000128 1024 240 875 82944 19.1648 6.81184 129.284 206.492 361.941 362.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 740 0.000512 2048 165 1575 28416 2.86886 3.45747 122.896 104.504 233.799 233.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1510 6.4e-05 1024 170 500 290304 21.1566 13.4962 253.063 418.755 706.6 706.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 570 3.2e-05 512 130 375 368640 50.4529 13.1321 124.536 412.567 600.955 601.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1710 0.001024 2048 190 200 18240 1.36573 9.50067 58.2158 69.1252 69.1817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 540 0.000256 1024 215 1625 21504 11.7841 3.3648 62.9292 103.385 181.648 181.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1920 0.000512 1024 390 2625 35328 1.66707 117.862 52.4798 172.053 172.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1520 0.000256 2048 110 525 74592 7.05504 99.6331 209.785 316.515 316.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 480 0.000512 1024 80 775 26880 2.36573 1.66058 35.3598 52.3302 91.8158 91.9086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1750 0.001024 512 290 775 17760 0.361184 8.88093 13.167 22.4529 22.5096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 720 0.000128 1024 240 875 79872 19.5307 7.35098 83.2198 206.557 316.854 317.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 740 0.000512 2048 165 1575 28416 2.87738 3.46726 82.0682 104.821 193.305 193.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1510 6.4e-05 1024 170 500 290304 21.1792 13.5027 170.104 418.755 623.669 623.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 570 3.2e-05 512 130 375 344064 49.5517 12.8207 78.0267 396.024 536.694 536.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1710 0.001024 2048 190 200 18048 1.35862 6.55936 57.6146 65.5753 65.6335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 540 0.000256 1024 215 1625 18432 11.5965 3.24742 36.2968 99.3583 150.678 150.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1920 0.000512 1024 390 2625 35136 1.66502 78.4796 52.333 132.521 132.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1520 0.000256 2048 110 525 74496 7.06278 67.0151 209.716 283.836 283.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 480 0.000512 1024 80 775 26112 2.36496 1.6425 23.1024 51.9296 79.1374 79.2328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1750 0.001024 512 290 775 17664 0.36032 5.9087 13.1641 19.4744 19.5326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 720 0.000128 1024 240 875 83200 19.2238 6.82803 128.91 206.476 361.635 361.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 740 0.000512 2048 165 1575 28400 2.89325 3.46198 122.816 104.544 233.786 233.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1510 6.4e-05 1024 170 500 290400 21.2684 13.6487 252.441 418.97 706.456 706.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 570 3.2e-05 512 130 375 358400 51.7048 13.1708 121.042 412.525 598.715 598.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1710 0.001024 2048 190 200 18200 1.3639 9.41056 58.1151 68.931 68.9872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 540 0.000256 1024 215 1625 22400 11.7285 3.37414 65.403 103.385 184.076 184.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1920 0.000512 1024 390 2625 35300 1.66525 117.453 52.4452 171.607 171.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1520 0.000256 2048 110 525 74600 7.0697 99.6276 209.793 316.533 316.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 480 0.000512 1024 80 775 26800 2.38403 1.65693 35.1196 52.3497 91.6147 91.7094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1750 0.001024 512 290 775 17800 0.361376 8.91699 13.1972 22.5195 22.5754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 720 0.000128 1024 240 875 83200 19.23 6.82947 87.4377 206.613 320.304 320.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 740 0.000512 2048 165 1575 28400 2.8961 3.4751 83.4857 104.922 194.852 194.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1510 6.4e-05 1024 170 500 289600 21.3076 13.5245 169.614 419.1 623.671 623.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 570 3.2e-05 512 130 375 358400 51.7067 13.1584 81.3087 412.59 559.029 559.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1710 0.001024 2048 190 200 18000 1.35987 6.46512 57.8496 65.7147 65.7731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 540 0.000256 1024 215 1625 19200 12.1175 3.3761 37.9918 103.514 157.184 157.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1920 0.000512 1024 390 2625 35200 1.66522 78.8868 52.4442 133.04 133.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1520 0.000256 2048 110 525 74400 7.0575 67.0495 209.514 283.663 283.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 480 0.000512 1024 80 775 26400 2.36752 1.6425 23.5477 51.9504 79.6056 79.6986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1750 0.001024 512 290 775 17600 0.360448 5.95402 13.126 19.4831 19.5402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 720 0.000128 1024 240 875 82432 19.3266 6.83213 124.723 207.186 358.264 358.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 740 0.000512 2048 165 1575 28448 2.87664 3.4591 119.41 104.356 230.176 230.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1510 6.4e-05 1024 170 500 290304 21.1969 13.5086 246.641 418.359 699.838 699.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 570 3.2e-05 512 130 375 344064 51.513 13.0464 111.914 403.938 580.685 580.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1710 0.001024 2048 190 200 18144 1.36134 9.3143 57.2613 67.9794 68.0407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 540 0.000256 1024 215 1625 17920 11.933 3.30138 50.8106 101.251 167.486 167.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1920 0.000512 1024 390 2625 35280 1.66669 113.913 52.3912 168.016 168.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1520 0.000256 2048 110 525 74592 7.05946 96.7987 209.615 313.517 313.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 480 0.000512 1024 80 775 26432 2.36246 1.64634 33.8108 51.964 89.8827 89.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1750 0.001024 512 290 775 17808 0.362496 8.65072 13.201 22.2581 22.3166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 720 0.000128 1024 240 875 78848 19.0737 6.76864 79.2399 202.345 307.626 307.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 740 0.000512 2048 165 1575 28224 2.87232 3.44925 78.3146 104.159 188.866 188.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1510 6.4e-05 1024 170 500 290304 21.154 13.5032 162.046 418.525 615.358 615.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 570 3.2e-05 512 130 375 286720 53.4995 12.6185 62.3318 384.807 513.541 513.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1710 0.001024 2048 190 200 17920 1.35536 6.1831 55.3533 62.9364 62.9927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 540 0.000256 1024 215 1625 14336 11.6942 3.15997 27.3923 96.5946 139.032 139.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1920 0.000512 1024 390 2625 35168 1.67107 75.1794 52.3898 129.283 129.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1520 0.000256 2048 110 525 74368 7.06106 63.5803 209.317 280.002 280.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 480 0.000512 1024 80 775 25984 2.3769 1.65258 21.937 52.1067 78.1749 78.2711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1750 0.001024 512 290 775 17696 0.362016 5.72214 13.2025 19.3292 19.3877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 720 0.000128 1024 240 875 84480 19.0545 6.82211 124.005 206.311 356.384 356.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 740 0.000512 2048 165 1575 28560 2.89587 3.47546 116.357 104.718 227.522 227.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1510 6.4e-05 1024 170 500 289920 21.2724 13.5246 238.484 418.611 692.029 692.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 570 3.2e-05 512 130 375 368640 50.5791 13.1609 117.066 412.159 593.241 593.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1710 0.001024 2048 190 200 18120 1.35846 8.77773 57.9033 68.0823 68.1418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 540 0.000256 1024 215 1625 19200 12.1105 3.37082 52.7358 103.315 171.715 171.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1920 0.000512 1024 390 2625 35280 1.6665 111.051 52.394 165.158 165.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1520 0.000256 2048 110 525 74520 7.07056 93.5661 209.43 310.113 310.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 480 0.000512 1024 80 775 26880 2.38374 1.66614 33.41 52.4411 89.9991 90.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1750 0.001024 512 290 775 17760 0.363392 8.33347 13.1715 21.9155 21.9742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 720 0.000128 1024 240 875 84480 19.046 6.82192 82.2941 206.618 314.967 315.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 740 0.000512 2048 165 1575 27840 2.85869 3.42221 74.7794 103.915 185.046 185.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1510 6.4e-05 1024 170 500 288000 21.2472 13.5865 157.346 417.767 610.076 610.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 570 3.2e-05 512 130 375 368640 50.5012 13.1492 78.4234 412.522 554.861 555.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1710 0.001024 2048 190 200 18000 1.35658 5.80666 57.9422 65.1475 65.2068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 540 0.000256 1024 215 1625 15360 12.5669 3.37904 28.4647 103.55 148.145 148.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1920 0.000512 1024 390 2625 35040 1.65613 73.1517 52.2695 127.119 127.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1520 0.000256 2048 110 525 74400 7.04922 61.9401 209.656 278.689 278.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 480 0.000512 1024 80 775 25920 2.37322 1.6457 21.5278 51.9899 77.6333 77.7272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1750 0.001024 512 290 775 17520 0.360448 5.5575 13.0975 19.059 19.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 720 0.000128 1024 240 875 86016 19.2215 6.8505 121.064 209.243 356.573 356.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 740 0.000512 2048 165 1575 28416 2.88973 3.48234 110.751 104.912 222.106 222.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1510 6.4e-05 1024 170 500 290816 21.1878 13.4984 228.17 419.402 682.387 682.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 570 3.2e-05 512 130 375 360448 52.7773 13.334 109.623 418.013 594.011 594.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1710 0.001024 2048 190 200 18176 1.36192 8.44339 59.6354 69.4818 69.5399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 540 0.000256 1024 215 1625 20480 12.1199 3.40704 53.9509 104.788 174.443 174.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1920 0.000512 1024 390 2625 35328 1.67174 106.158 52.5102 160.384 160.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1520 0.000256 2048 110 525 74496 7.0552 89.4189 209.635 306.151 306.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 480 0.000512 1024 80 775 26624 2.38611 1.67322 31.4808 52.537 88.1767 88.2707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1750 0.001024 512 290 775 17792 0.361952 8.03466 13.2094 21.6465 21.7048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 720 0.000128 1024 240 875 81920 19.6845 6.84838 80.914 209.453 317.086 317.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 740 0.000512 2048 165 1575 27648 2.86115 3.42838 75.1285 103.991 185.483 185.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1510 6.4e-05 1024 170 500 288768 21.1994 13.5211 160.082 418.282 613.213 613.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 570 3.2e-05 512 130 375 327680 51.4846 12.8107 71.0276 396.179 531.771 531.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1710 0.001024 2048 190 200 17920 1.3544 6.144 56.4061 63.947 64.0061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 540 0.000256 1024 215 1625 16384 11.8632 3.25206 30.6976 99.4778 145.478 145.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1920 0.000512 1024 390 2625 35072 1.66438 74.3117 52.3576 128.377 128.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1520 0.000256 2048 110 525 74240 7.05059 62.6773 209.261 279.032 279.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 480 0.000512 1024 80 775 25600 2.34694 1.61744 21.5582 51.3409 76.9651 77.0576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1750 0.001024 512 290 775 17664 0.363904 5.64909 13.2122 19.266 19.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 720 0.000128 1024 240 896 86016 19.186 6.84666 87.8948 209.158 323.281 323.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 740 0.000512 2048 165 1600 28480 2.88768 3.47485 81.037 104.962 192.437 192.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1510 6.4e-05 1024 170 512 291328 21.2279 13.4922 269.765 419.371 723.994 724.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 570 3.2e-05 512 130 384 368640 51.8277 13.3241 82.5545 418.027 566.008 566.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1710 0.001024 2048 190 192 18368 1.36931 5.84979 59.8225 67.084 67.1448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 540 0.000256 1024 215 1632 23552 11.7433 3.40592 44.1547 104.683 164.178 164.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1920 0.000512 1024 390 2624 35424 1.67581 76.2225 52.527 130.47 130.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1520 0.000256 2048 110 512 74752 7.06397 63.48 209.814 280.402 280.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 480 0.000512 1024 80 768 27008 2.37216 1.66298 22.5308 52.4204 79.084 79.1784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1750 0.001024 512 290 768 17920 0.365824 5.66355 13.2239 19.2956 19.3537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 720 0.000128 1024 240 896 86016 19.2152 6.84339 57.3774 209.032 292.663 292.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 740 0.000512 2048 165 1600 28416 2.88522 3.46931 52.3257 104.765 163.517 163.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1510 6.4e-05 1024 170 512 291328 21.2614 13.9055 301.253 419.057 755.615 755.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 570 3.2e-05 512 130 384 360448 52.8168 13.331 64.0804 417.809 548.31 548.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1710 0.001024 2048 190 192 18304 1.36838 3.95091 58.7164 64.0804 64.1421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 540 0.000256 1024 215 1632 22528 11.8947 3.40861 27.9175 104.635 148.044 148.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1920 0.000512 1024 390 2624 35392 1.67165 49.6046 52.4808 103.802 103.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1520 0.000256 2048 110 512 74688 7.05898 115.698 209.554 332.356 332.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 480 0.000512 1024 80 768 26880 2.38141 1.66848 14.7601 52.4268 71.3388 71.4371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1750 0.001024 512 290 768 17856 0.362496 3.70483 13.1964 17.3074 17.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 720 0.000128 1024 240 896 85760 19.4036 6.85686 90.0036 209.858 326.316 326.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 740 0.000512 2048 165 1600 28480 2.89382 3.4719 83.0395 104.915 194.394 194.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1510 6.4e-05 1024 170 512 291200 21.263 13.5312 170.609 419.359 624.896 625.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 570 3.2e-05 512 130 384 368640 52.1153 13.3878 84.6569 419.418 569.847 570.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1710 0.001024 2048 190 192 18360 1.36752 6.01283 58.888 66.3109 66.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 540 0.000256 1024 215 1632 24320 11.7414 3.42816 46.8797 105.031 167.267 167.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1920 0.000512 1024 390 2624 35400 1.6704 78.1967 52.5001 132.411 132.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1520 0.000256 2048 110 512 74720 7.0481 64.426 209.744 281.261 281.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 480 0.000512 1024 80 768 27040 2.37674 1.66298 23.1668 52.3883 79.6933 79.7898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1750 0.001024 512 290 768 17920 0.362848 5.82493 13.2302 19.4617 19.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 720 0.000128 1024 240 896 84480 19.4667 6.912 57.379 209.909 293.856 294.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 740 0.000512 2048 165 1600 28320 2.88112 3.46275 52.7988 104.801 164.013 164.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1510 6.4e-05 1024 170 512 291200 21.2147 13.5129 110.318 419.427 564.602 564.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 570 3.2e-05 512 130 384 348160 52.9225 13.1482 51.7339 412.569 530.635 530.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1710 0.001024 2048 190 192 18320 1.37011 4.03005 59.3103 64.7538 64.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 540 0.000256 1024 215 1632 23040 11.6248 3.36614 29.0166 103.37 147.558 147.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1920 0.000512 1024 390 2624 35360 1.66707 50.6202 52.4988 104.827 104.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1520 0.000256 2048 110 512 74640 7.09446 41.3319 209.635 258.105 258.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 480 0.000512 1024 80 768 26880 2.36509 1.6479 15.0913 52.2222 71.4255 71.5185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1750 0.001024 512 290 768 17840 0.364192 3.79242 13.2092 17.4091 17.4647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 720 0.000128 1024 240 896 84480 19.3273 6.84442 95.9403 208.562 330.867 331.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 740 0.000512 2048 165 1600 28416 2.88627 3.47056 90.0924 105.01 201.531 201.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1510 6.4e-05 1024 170 512 291072 21.1746 13.5156 184.385 419.206 638.41 638.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 570 3.2e-05 512 130 384 356352 51.8295 13.1399 89.5908 412.545 567.371 567.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1710 0.001024 2048 190 192 18336 1.36554 6.5375 58.2185 66.1647 66.2239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 540 0.000256 1024 215 1632 23040 11.6301 3.36672 48.4716 103.325 166.977 167.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1920 0.000512 1024 390 2624 35424 1.67187 85.2644 52.5464 139.527 139.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1520 0.000256 2048 110 512 74736 7.06762 70.1857 209.803 287.102 287.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 480 0.000512 1024 80 768 27072 2.37994 1.6639 25.2459 52.5245 81.9164 82.0104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1750 0.001024 512 290 768 17904 0.363488 6.34506 13.2237 19.9757 20.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 720 0.000128 1024 240 896 82944 19.1604 6.97437 61.7527 206.301 294.38 294.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 740 0.000512 2048 165 1600 28224 2.86925 3.45702 57.9259 104.518 168.842 168.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1510 6.4e-05 1024 170 512 290304 21.1652 13.4943 119.549 418.361 572.7 572.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 570 3.2e-05 512 130 384 344064 53.3792 13.1275 56.1954 412.186 535.151 535.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1710 0.001024 2048 190 192 18240 1.3624 4.27843 58.0387 63.7225 63.7809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 540 0.000256 1024 215 1632 21504 11.7788 3.36563 29.7296 103.288 148.343 148.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1920 0.000512 1024 390 2624 35328 1.6681 55.0523 52.4286 109.192 109.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1520 0.000256 2048 110 512 74688 7.07053 45.4184 209.601 262.133 262.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 480 0.000512 1024 80 768 26880 2.36813 1.66285 16.4885 52.2796 72.8976 72.9906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1750 0.001024 512 290 768 17856 0.362496 4.1513 13.2209 17.7803 17.8351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 720 0.000128 1024 240 896 86016 19.3112 6.85846 97.1307 209.338 332.828 332.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 740 0.000512 2048 165 1600 28448 2.89997 3.47741 88.9808 105.005 200.435 200.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1510 6.4e-05 1024 170 512 291200 21.2418 13.5209 183.326 418.91 637.127 637.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 570 3.2e-05 512 130 384 358400 51.9849 13.1981 88.2681 413.527 567.243 567.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1710 0.001024 2048 190 192 18312 1.36234 6.42278 60.4071 68.2351 68.2913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 540 0.000256 1024 215 1632 23296 11.6564 3.38061 48.4325 103.584 167.237 167.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1920 0.000512 1024 390 2624 35392 1.66707 84.1358 52.4618 138.306 138.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1520 0.000256 2048 110 512 74704 7.04976 69.3839 209.549 286.025 286.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 480 0.000512 1024 80 768 27104 2.38771 1.66707 25.0675 52.4886 81.7075 81.7977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1750 0.001024 512 290 768 17864 0.36288 6.22634 13.1891 19.8209 19.8779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 720 0.000128 1024 240 896 82432 19.343 6.83213 59.7693 207.276 293.415 293.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 740 0.000512 2048 165 1600 28224 2.87306 3.45542 56.4469 104.555 167.407 167.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1510 6.4e-05 1024 170 512 290304 21.2099 13.7155 118.46 418.771 572.289 572.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 570 3.2e-05 512 130 384 344064 51.5126 13.047 54.8388 404.337 524.002 524.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1710 0.001024 2048 190 192 18256 1.36602 4.32544 57.491 63.2252 63.2858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 540 0.000256 1024 215 1632 21504 11.5269 3.29987 29.0648 101.346 145.42 145.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1920 0.000512 1024 390 2624 35280 1.66912 53.6248 52.4362 107.774 107.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1520 0.000256 2048 110 512 74592 7.06998 44.7886 209.59 261.494 261.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 480 0.000512 1024 80 768 26432 2.3641 1.64333 15.9157 52.0095 72.0345 72.1337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1750 0.001024 512 290 768 17808 0.362752 4.0489 13.2026 17.657 17.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 720 0.000128 1024 240 896 86016 19.3329 6.85789 51.5091 211.536 289.426 289.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 740 0.000512 2048 165 1600 27888 2.88083 3.45293 46.0375 105.28 157.721 157.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1510 6.4e-05 1024 170 512 290304 21.261 13.5291 97.8109 422.555 555.283 555.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 570 3.2e-05 512 130 384 344064 51.5652 13.0594 45.6248 407.956 518.468 518.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1710 0.001024 2048 190 192 18144 1.3599 3.60336 58.8453 63.8503 63.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 540 0.000256 1024 215 1632 21504 11.5675 3.30416 24.0719 102.321 141.451 141.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1920 0.000512 1024 390 2624 35280 1.6673 44.2042 52.9736 98.8888 98.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1520 0.000256 2048 110 512 74592 7.04717 37.2429 211.598 255.931 255.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 480 0.000512 1024 80 768 26208 2.36438 1.63059 13.1938 52.2398 69.5295 69.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1750 0.001024 512 290 768 17640 0.361728 3.35485 13.239 17.0002 17.0569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 720 0.000128 1024 240 896 86016 19.2169 6.84032 97.8733 209.158 333.285 333.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 740 0.000512 2048 165 1600 28416 2.88346 3.46931 89.8555 104.855 201.135 201.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1510 6.4e-05 1024 170 512 291328 21.1781 13.4964 186.594 419.314 640.713 640.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 570 3.2e-05 512 130 384 360448 52.753 13.33 90.018 417.966 574.34 574.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1710 0.001024 2048 190 192 18304 1.36429 6.65805 58.6235 66.6894 66.7483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 540 0.000256 1024 215 1632 22528 11.8819 3.40909 46.7903 104.695 166.959 167.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1920 0.000512 1024 390 2624 35392 1.67232 81.405 52.51 135.627 135.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1520 0.000256 2048 110 512 74688 7.04992 70.613 209.677 287.382 287.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 480 0.000512 1024 80 768 26880 2.37654 1.67226 25.1266 52.4494 81.7223 81.8196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1750 0.001024 512 290 768 17856 0.364512 6.19261 13.1981 19.7967 19.8554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 720 0.000128 1024 240 896 86016 19.2314 6.83958 66.3833 209.266 301.914 302.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 740 0.000512 2048 165 1600 28416 2.89114 3.48314 60.9253 105.031 172.402 172.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1510 6.4e-05 1024 170 512 290816 21.2001 13.5004 126.934 419.452 581.215 581.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 570 3.2e-05 512 130 384 360448 52.7924 13.3311 61.5183 418.041 545.948 546.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1710 0.001024 2048 190 192 18176 1.36192 4.59264 59.517 65.5137 65.5728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 540 0.000256 1024 215 1632 20480 12.1219 3.40768 28.562 104.792 149.067 149.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1920 0.000512 1024 390 2624 35328 1.67312 52.3926 52.5169 106.625 106.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1520 0.000256 2048 110 512 74624 7.05114 48.2959 209.704 265.095 265.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 480 0.000512 1024 80 768 26624 2.38963 1.6704 17.0815 52.5467 73.788 73.8817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1750 0.001024 512 290 768 17792 0.360704 4.16701 13.203 17.771 17.8297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 720 0.000128 1024 240 896 79872 19.5312 6.81078 51.6973 206.432 284.667 284.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 740 0.000512 2048 165 1600 28032 2.88122 3.46726 50.1589 104.756 161.337 161.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1510 6.4e-05 1024 170 512 290304 21.1968 13.5244 105.006 418.487 558.342 558.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 570 3.2e-05 512 130 384 294912 54.9849 12.8139 42.228 395.773 506.065 506.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1710 0.001024 2048 190 192 18048 1.35965 3.9383 57.4602 62.7986 62.8571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 540 0.000256 1024 215 1632 18432 11.5967 3.25427 21.7352 99.3014 136.071 136.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1920 0.000512 1024 390 2624 35136 1.66298 0 52.2977 53.969 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 720 0.000128 1024 240 896 82944 19.3677 6.8392 136.479 207.452 370.326 370.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 740 0.000512 2048 165 1600 28368 2.89117 3.46726 129.03 104.675 240.137 240.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1510 6.4e-05 1024 170 512 290880 21.25 13.5276 265.306 419.143 719.353 719.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 570 3.2e-05 512 130 384 350208 51.7324 13.0586 124.567 408.342 597.968 598.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1710 0.001024 2048 190 192 18288 1.3713 9.43302 57.8028 68.6485 68.7073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 540 0.000256 1024 215 1632 20736 11.7609 3.33638 62.7167 102.306 180.3 180.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1920 0.000512 1024 390 2624 35352 1.6673 122.131 52.4711 176.314 176.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1520 0.000256 2048 110 512 74664 7.05661 100.255 209.632 316.987 317.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 480 0.000512 1024 80 768 26784 2.37968 1.66202 36.2457 52.4184 92.8057 92.9071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1750 0.001024 512 290 768 17856 0.362656 9.05958 13.2051 22.6707 22.7292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 720 0.000128 1024 240 896 78336 19.4553 6.80378 80.8514 204.307 311.614 311.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 740 0.000512 2048 165 1600 28224 2.89226 3.46925 79.9322 104.878 191.243 191.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1510 6.4e-05 1024 170 512 290304 21.2244 13.5125 167.088 418.943 620.898 621.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 570 3.2e-05 512 130 384 331776 50.8932 12.8266 77.0281 395.746 536.764 536.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1710 0.001024 2048 190 192 18144 1.35987 6.12586 56.5339 64.0628 64.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 540 0.000256 1024 215 1632 18432 11.5996 3.24829 35.5827 99.2365 149.853 150.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1920 0.000512 1024 390 2624 35280 1.6681 76.9167 52.4342 131.06 131.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1520 0.000256 2048 110 512 74592 7.05149 63.0289 209.48 279.605 279.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 480 0.000512 1024 80 768 26496 2.37046 1.64483 22.7381 52.0911 78.9495 79.0481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1750 0.001024 512 290 768 17712 0.360448 5.87584 13.1483 19.426 19.4847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 720 0.000128 1024 240 896 76032 19.7883 7.42774 65.5338 204.402 297.344 297.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 740 0.000512 2048 165 1600 27648 2.86563 3.42566 64.9114 103.912 175.188 175.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1510 6.4e-05 1024 170 512 288576 21.2826 13.5085 136.922 417.485 589.325 589.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 570 3.2e-05 512 130 384 331776 54.0209 13.0582 63.9841 408.139 539.477 539.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1710 0.001024 2048 190 192 18144 1.36691 5.13206 58.8139 65.3555 65.4165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 540 0.000256 1024 215 1632 20736 11.8026 3.34378 33.5474 102.418 151.296 151.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1920 0.000512 1024 390 2624 35208 1.66963 63.783 52.437 117.935 117.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1520 0.000256 2048 110 512 74520 7.0777 52.2506 209.48 268.85 268.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 480 0.000512 1024 80 768 25920 2.35776 1.6128 18.3051 51.41 73.7869 73.8775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1750 0.001024 512 290 768 17712 0.362944 4.87085 13.1948 18.471 18.5283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 720 0.000128 1024 240 896 84480 19.4855 6.85744 128.633 209.908 365.07 365.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 740 0.000512 2048 165 1600 28320 2.88086 3.46093 119.567 104.715 230.696 230.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1510 6.4e-05 1024 170 512 291200 21.1971 13.5127 246.116 419.423 700.38 700.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 570 3.2e-05 512 130 384 348160 52.914 13.1418 116.744 412.554 595.62 595.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1710 0.001024 2048 190 192 18320 1.36778 8.83302 58.2626 68.5042 68.5627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 540 0.000256 1024 215 1632 23040 11.614 3.36528 64.911 103.368 183.443 183.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1920 0.000512 1024 390 2624 35360 1.66672 113.142 52.5017 167.354 167.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1520 0.000256 2048 110 512 74640 7.06525 93.4229 209.632 310.164 310.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 480 0.000512 1024 80 768 26880 2.36218 1.65213 33.6617 52.224 89.9971 90.0894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1750 0.001024 512 290 768 17840 0.361856 8.51149 13.2034 22.1198 22.1738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 720 0.000128 1024 240 896 81920 19.271 6.82064 84.8022 206.58 317.668 317.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 740 0.000512 2048 165 1600 28160 2.87645 3.45491 81.0148 104.589 192.011 192.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1510 6.4e-05 1024 170 512 290560 21.1858 13.4988 165.376 419.529 619.723 619.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 570 3.2e-05 512 130 384 327680 55.1113 13.1277 73.9791 412.611 555.101 555.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1710 0.001024 2048 190 192 18240 1.36803 6.25997 58.2612 65.9308 65.9915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 540 0.000256 1024 215 1632 20480 11.9236 3.3673 39.2288 103.472 158.181 158.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1920 0.000512 1024 390 2624 35200 1.65904 75.7801 52.4748 129.958 130.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1520 0.000256 2048 110 512 74560 7.10656 63.2724 209.635 280.056 280.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 480 0.000512 1024 80 768 26240 2.36035 1.64454 22.4915 51.9003 78.4955 78.5907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1750 0.001024 512 290 768 17760 0.36656 5.72826 13.2055 19.3431 19.3994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 720 0.000128 1024 240 896 76800 19.8482 6.82109 67.0536 206.528 300.439 300.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 740 0.000512 2048 165 1600 27840 2.86003 3.41702 66.1215 103.862 176.331 176.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1510 6.4e-05 1024 170 512 289920 21.1629 13.5003 138.883 417.584 591.262 591.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 570 3.2e-05 512 130 384 307200 57.2558 13.1482 58.6988 412.418 541.787 541.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1710 0.001024 2048 190 192 18000 1.35958 5.01766 58.8433 65.2641 65.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 540 0.000256 1024 215 1632 23040 11.6353 3.37722 37.0438 103.5 155.737 155.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1920 0.000512 1024 390 2624 35040 1.65478 63.2914 52.2431 117.233 117.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1520 0.000256 2048 110 512 74400 7.04512 52.8268 209.258 269.173 269.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 480 0.000512 1024 80 768 25920 2.3752 1.64454 18.6449 51.9719 74.7357 74.8308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1750 0.001024 512 290 768 17520 0.360224 4.77987 13.091 18.2733 18.3298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 720 0.000128 1024 240 896 82944 19.1746 7.92909 120.617 206.307 354.222 354.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 740 0.000512 2048 165 1600 28224 2.87312 3.46144 113.45 104.405 224.262 224.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1510 6.4e-05 1024 170 512 290304 21.161 13.4955 233.841 418.36 686.988 687.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 570 3.2e-05 512 130 384 344064 53.3366 13.1265 109.591 412.179 588.505 588.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1710 0.001024 2048 190 192 18240 1.36182 8.21424 59.0948 68.7125 68.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 540 0.000256 1024 215 1632 21504 11.7869 3.36346 57.8902 103.289 176.515 176.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1920 0.000512 1024 390 2624 35328 1.66912 107.279 52.4307 161.421 161.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1520 0.000256 2048 110 512 74688 7.06512 88.7455 209.613 305.467 305.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 480 0.000512 1024 80 768 26880 2.36947 1.66198 31.9945 52.2816 88.403 88.4965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1750 0.001024 512 290 768 17856 0.362496 8.0913 13.2118 21.7077 21.7666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 720 0.000128 1024 240 896 79872 19.5222 6.81472 75.9129 206.459 308.9 309.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 740 0.000512 2048 165 1600 28032 2.88125 3.46429 73.0373 104.777 184.232 184.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1510 6.4e-05 1024 170 512 290304 21.1984 13.4941 152.192 418.553 605.566 605.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 570 3.2e-05 512 130 384 294912 54.9651 12.812 61.9809 395.829 525.856 526.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1710 0.001024 2048 190 192 18048 1.35747 5.61373 56.4177 63.4305 63.4902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 540 0.000256 1024 215 1632 18432 11.5971 3.24787 32.6964 99.3151 147.039 147.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1920 0.000512 1024 390 2624 35136 1.66474 0 52.3075 53.9804 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 720 0.000128 1024 240 896 73728 19.0939 6.72954 61.6641 198.47 286.146 286.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 740 0.000512 2048 165 1600 27648 2.87309 3.45485 63.2602 104.558 174.217 174.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1510 6.4e-05 1024 170 512 288000 21.2195 13.4937 131.873 417.891 584.604 584.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 570 3.2e-05 512 130 384 294912 54.9501 12.8068 53.5896 396.125 517.736 517.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1710 0.001024 2048 190 192 17856 1.35005 4.95264 57.2436 63.59 63.6475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 540 0.000256 1024 215 1632 18432 11.6093 3.24733 28.6927 99.5014 143.232 143.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1920 0.000512 1024 390 2624 35136 1.66794 60.8213 52.4684 115.001 115.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1520 0.000256 2048 110 512 74304 7.11709 50.1719 209.25 266.583 266.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 480 0.000512 1024 80 768 25344 2.36336 1.62208 17.6224 51.5479 73.255 73.3443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1750 0.001024 512 290 768 17568 0.36224 4.54746 13.1563 18.1078 18.1637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 720 0.000128 1024 240 896 83200 19.2354 6.82822 119.091 206.475 351.822 351.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 740 0.000512 2048 165 1600 28200 2.89997 3.46352 111.696 104.664 222.797 222.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1510 6.4e-05 1024 170 512 290400 21.2785 13.5335 230.339 418.978 684.261 684.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 570 3.2e-05 512 130 384 358400 51.691 13.1626 112.479 412.533 590.133 590.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1710 0.001024 2048 190 192 18300 1.36653 8.40502 58.256 68.0684 68.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 540 0.000256 1024 215 1632 22400 11.7308 3.37101 59.4154 103.381 178.086 178.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1920 0.000512 1024 390 2624 35300 1.66954 106.052 52.4402 160.205 160.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1520 0.000256 2048 110 512 74600 7.05309 87.3753 209.56 304.031 304.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 480 0.000512 1024 80 768 26800 2.38387 1.65997 31.423 52.3557 87.9209 88.0148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1750 0.001024 512 290 768 17800 0.360736 7.94291 13.1889 21.5368 21.5941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 720 0.000128 1024 240 896 83200 19.2295 6.82986 82.6012 206.393 315.246 315.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 740 0.000512 2048 165 1600 28000 2.89146 3.47347 76.5226 104.803 187.761 187.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1510 6.4e-05 1024 170 512 289600 21.2939 13.5254 159.452 418.658 613.062 613.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 570 3.2e-05 512 130 384 358400 51.7269 13.161 79.0221 412.162 556.347 556.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1710 0.001024 2048 190 192 18200 1.36602 6.06144 58.1976 65.6678 65.7257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 540 0.000256 1024 215 1632 19200 12.1142 3.37786 35.6364 103.406 154.716 154.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1920 0.000512 1024 390 2624 35200 1.66912 73.2573 52.3879 127.358 127.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1520 0.000256 2048 110 512 74400 7.14877 60.201 209.073 276.463 276.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 480 0.000512 1024 80 768 26400 2.36963 1.64163 21.7205 51.8936 77.7264 77.8179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1750 0.001024 512 290 768 17600 0.361152 5.56032 13.1092 19.0748 19.1358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 720 0.000128 1024 240 896 76800 19.9046 6.8329 64.194 206.769 297.89 298.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 740 0.000512 2048 165 1600 27600 2.87334 3.43654 63.3575 104.092 173.831 173.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1510 6.4e-05 1024 170 512 290400 21.2929 13.861 133.141 419.353 587.779 587.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 570 3.2e-05 512 130 384 307200 57.3345 13.1686 56.5792 412.7 540.053 540.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1710 0.001024 2048 190 192 18000 1.36141 5.1807 59.042 65.6259 65.6855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 540 0.000256 1024 215 1632 19200 12.1461 3.3792 30.2875 103.663 149.657 149.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1920 0.000512 1024 390 2624 35100 1.6655 61.1301 52.4483 115.286 115.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1520 0.000256 2048 110 512 74400 7.05056 50.6101 209.574 267.277 267.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 480 0.000512 1024 80 768 26400 2.37494 1.64291 18.4497 52.0896 74.6585 74.7518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1750 0.001024 512 290 768 17400 0.3584 4.55885 13.0544 18.0133 18.0713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 720 0.000128 1024 240 896 82432 19.33 6.82589 113.303 207.012 346.666 346.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 740 0.000512 2048 165 1600 28224 2.87325 3.45702 108.135 104.486 219.023 219.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1510 6.4e-05 1024 170 512 290304 21.2024 13.516 222.563 418.447 675.857 675.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 570 3.2e-05 512 130 384 344064 51.5096 13.0436 104.793 403.949 573.564 573.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1710 0.001024 2048 190 192 18256 1.36397 8.03629 57.439 66.8806 66.9387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 540 0.000256 1024 215 1632 21504 11.5168 3.29824 55.1507 101.25 171.406 171.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1920 0.000512 1024 390 2624 35280 1.66944 102.224 52.3834 156.319 156.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1520 0.000256 2048 110 512 74592 7.04922 84.4769 209.392 300.961 301.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 480 0.000512 1024 80 768 26432 2.3633 1.64797 30.1428 51.956 86.2105 86.3027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1750 0.001024 512 290 768 17808 0.362496 7.76806 13.1891 21.3626 21.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 720 0.000128 1024 240 896 78848 19.0621 6.77261 76.3172 202.338 304.681 304.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 740 0.000512 2048 165 1600 27776 2.86243 3.45088 74.0663 104.153 184.603 184.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1510 6.4e-05 1024 170 512 290304 21.1541 13.4977 156.038 418.494 609.309 609.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 570 3.2e-05 512 130 384 286720 53.4839 12.6079 61.3575 384.767 512.488 512.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1710 0.001024 2048 190 192 18144 1.36781 5.82483 56.8766 64.1102 64.1688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 540 0.000256 1024 215 1632 14336 11.6993 3.1529 26.0032 96.5908 137.628 137.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1920 0.000512 1024 390 2624 35168 1.66832 71.2836 52.3835 125.377 125.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1520 0.000256 2048 110 512 74368 7.10192 59.0511 209.078 275.274 275.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 480 0.000512 1024 80 768 25984 2.38109 1.64922 20.8715 52.1055 77.1046 77.2013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1750 0.001024 512 290 768 17696 0.363712 5.34294 13.1915 18.9397 18.9993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 720 0.000128 1024 240 896 75264 19.5217 6.78589 60.9252 202.506 289.932 290.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 740 0.000512 2048 165 1600 27552 2.85946 3.41706 61.1109 103.862 171.324 171.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1510 6.4e-05 1024 170 512 290304 21.2056 13.514 128.766 418.677 582.291 582.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 570 3.2e-05 512 130 384 344064 51.5113 13.0478 61.1079 404.107 530.043 530.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1710 0.001024 2048 190 192 17808 1.34938 4.67546 56.8414 62.9087 62.9665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 540 0.000256 1024 215 1632 21504 11.5708 3.31398 32.8934 101.552 149.514 149.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1920 0.000512 1024 390 2624 34944 1.65222 58.7921 52.2331 112.723 112.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1520 0.000256 2048 110 512 74256 7.07584 48.6277 209.093 264.837 264.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 480 0.000512 1024 80 768 25536 2.33085 1.59446 17.2353 51.0572 72.3175 72.4132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1750 0.001024 512 290 768 17472 0.361472 4.46026 13.1146 17.9776 18.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 720 0.000128 1024 240 896 80640 19.4616 6.82422 109.013 206.356 341.843 341.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 740 0.000512 2048 165 1600 28320 2.89421 3.47341 106.585 104.865 217.886 217.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1510 6.4e-05 1024 170 512 290880 21.2305 13.7581 217.076 418.699 670.892 671.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 570 3.2e-05 512 130 384 337920 54.2581 13.1624 99.9115 412.239 579.841 580.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1710 0.001024 2048 190 192 18240 1.36579 7.8377 59.1624 68.4078 68.4666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 540 0.000256 1024 215 1632 23040 11.6375 3.36909 57.727 103.332 176.251 176.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1920 0.000512 1024 390 2624 35280 1.66707 99.3716 52.4006 153.481 153.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1520 0.000256 2048 110 512 74640 7.04922 82.6295 209.567 299.289 299.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 480 0.000512 1024 80 768 26880 2.38688 1.66419 30.1052 52.4467 86.7015 86.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1750 0.001024 512 290 768 17760 0.362496 7.58682 13.1629 21.1545 21.2124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 720 0.000128 1024 240 896 76800 19.8571 6.82771 75.8211 206.496 309.194 309.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 740 0.000512 2048 165 1600 27840 2.85702 3.42058 75.4491 103.856 185.656 185.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1510 6.4e-05 1024 170 512 289920 21.149 15.1413 157.785 417.516 611.719 611.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 570 3.2e-05 512 130 384 307200 57.2635 13.1459 66.0772 412.281 549.027 549.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1710 0.001024 2048 190 192 18000 1.35664 5.73347 57.7863 64.9184 64.9749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 540 0.000256 1024 215 1632 23040 11.6321 3.37619 41.8954 103.483 160.569 160.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1920 0.000512 1024 390 2624 35040 1.65632 72.0507 52.2324 125.981 126.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1520 0.000256 2048 110 512 74400 7.03971 59.6027 209.228 275.914 275.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 480 0.000512 1024 80 768 25920 2.37568 1.64451 21.136 51.9578 77.2096 77.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1750 0.001024 512 290 768 17520 0.3608 5.33072 13.0822 18.8156 18.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 720 0.000128 1024 240 896 69120 20.0289 6.76976 56.5426 201.537 285.072 285.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 740 0.000512 2048 165 1600 27360 2.85488 3.41402 61.5107 103.551 171.404 171.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1510 6.4e-05 1024 170 512 288000 21.353 13.5182 128.731 417.737 581.475 581.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 570 3.2e-05 512 130 384 276480 51.8116 11.9009 50.1562 371.22 485.359 485.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1710 0.001024 2048 190 192 18000 1.36602 5.09491 54.6639 61.1691 61.2291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 540 0.000256 1024 215 1632 11520 11.599 3.07904 18.3436 93.365 126.572 126.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1920 0.000512 1024 390 2624 34920 1.65274 59.3326 52.2417 113.272 113.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1520 0.000256 2048 110 512 74160 7.02874 49.2339 208.932 265.239 265.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 480 0.000512 1024 80 768 24480 2.35434 1.58925 16.5108 50.8405 71.3964 71.4957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1750 0.001024 512 290 768 17280 0.358752 4.32224 13.0027 17.7291 17.7869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 720 0.000128 1024 240 896 86016 19.2167 6.84374 117.85 209.236 353.341 353.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 740 0.000512 2048 165 1600 28416 2.89178 3.47546 108.347 104.908 219.694 219.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1510 6.4e-05 1024 170 512 290816 21.1923 13.504 221.254 419.384 675.464 675.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 570 3.2e-05 512 130 384 360448 52.7806 13.3347 108.012 417.987 592.387 592.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1710 0.001024 2048 190 192 18176 1.3593 7.88685 59.5048 68.7942 68.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 540 0.000256 1024 215 1632 20480 12.1316 3.40992 51.8954 104.777 172.4 172.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1920 0.000512 1024 390 2624 35328 1.67149 101.771 52.5099 155.994 156.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1520 0.000256 2048 110 512 74624 7.04874 83.9328 209.672 300.696 300.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 480 0.000512 1024 80 768 26624 2.38682 1.67117 30.1506 52.5399 86.8474 86.9399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1750 0.001024 512 290 768 17792 0.362368 7.63722 13.1994 21.2417 21.2998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 720 0.000128 1024 240 896 81920 19.7043 6.84272 77.1015 209.264 313.101 313.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 740 0.000512 2048 165 1600 27648 2.85456 3.43037 71.6452 103.903 181.905 181.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1510 6.4e-05 1024 170 512 288768 21.2105 13.8858 149.483 417.883 602.591 602.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 570 3.2e-05 512 130 384 327680 51.4848 12.8102 67.3404 395.812 527.713 527.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1710 0.001024 2048 190 192 17920 1.3519 5.62522 56.2363 63.2561 63.3157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 540 0.000256 1024 215 1632 16384 11.8584 3.24813 28.7853 99.3841 143.46 143.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1920 0.000512 1024 390 2624 35072 1.66541 0 52.3008 53.9746 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 720 0.000128 1024 240 896 73728 19.1311 6.73328 61.9833 198.482 286.528 286.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 740 0.000512 2048 165 1600 27648 2.86781 3.45088 64.8279 104.247 175.469 175.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1510 6.4e-05 1024 170 512 288768 21.152 13.4682 133.816 416.743 585.313 585.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 570 3.2e-05 512 130 384 294912 55.0199 12.8285 55.1062 395.952 519.175 519.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1710 0.001024 2048 190 192 17664 1.3441 5.41696 55.8957 62.6982 62.7569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 540 0.000256 1024 215 1632 12288 12.3971 3.24787 19.6308 99.5754 135.034 135.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1920 0.000512 1024 390 2624 34944 1.67104 0 52.3049 53.9835 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 720 0.000128 1024 240 880 83968 19.3816 6.84467 87.1624 208.994 322.575 322.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 740 0.000512 2048 165 1600 28608 2.88368 3.47683 82.5754 104.866 193.876 193.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1510 6.4e-05 1024 170 520 291584 21.1876 13.4962 277.721 419.023 731.555 731.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 570 3.2e-05 512 130 400 352256 53.7412 13.3228 83.3721 417.687 568.393 568.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1710 0.001024 2048 190 200 18304 1.3681 6.2935 58.6875 66.3911 66.4494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 540 0.000256 1024 215 1640 22528 11.8751 3.40787 43.1536 104.594 163.218 163.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1920 0.000512 1024 390 2640 35424 1.67126 78.506 52.5107 132.732 132.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1520 0.000256 2048 110 520 74688 7.05434 65.5047 209.605 282.208 282.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 480 0.000512 1024 80 800 26752 2.37354 1.66512 23.6111 52.3765 80.128 80.2215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1750 0.001024 512 290 800 17856 0.362496 6.00803 13.2154 19.6269 19.6839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 720 0.000128 1024 240 880 83968 19.4043 6.84762 56.2096 209.181 291.834 291.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 740 0.000512 2048 165 1600 28544 2.87744 3.46976 52.752 104.855 164.028 164.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1510 6.4e-05 1024 170 520 291328 21.2561 13.5038 262.673 419.355 716.921 717.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 570 3.2e-05 512 130 400 344064 54.7306 13.3293 54.3723 418.004 540.701 540.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1710 0.001024 2048 190 200 18240 1.36061 4.03629 59.6796 65.1197 65.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 540 0.000256 1024 215 1640 22528 11.8835 3.40909 28.2065 104.708 148.39 148.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1920 0.000512 1024 390 2640 35392 1.67443 50.545 52.5475 104.809 104.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1520 0.000256 2048 110 520 74624 7.10656 42.6397 209.664 259.454 259.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 480 0.000512 1024 80 800 26624 2.38262 1.66912 15.304 52.4508 71.9056 72.0015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1750 0.001024 512 290 800 17792 0.360992 3.88349 13.2005 17.486 17.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 720 0.000128 1024 240 880 84480 19.4883 6.85837 99.0503 209.81 335.4 335.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 740 0.000512 2048 165 1600 28560 2.89648 3.47587 94.2922 104.92 205.655 205.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1510 6.4e-05 1024 170 520 291520 21.231 13.7765 194.293 419.264 648.695 648.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 570 3.2e-05 512 130 400 348160 54.5939 13.3839 93.5715 419.306 581.126 581.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1710 0.001024 2048 190 200 18280 1.36461 7.07584 59.8556 68.3386 68.3982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 540 0.000256 1024 215 1640 23040 11.8877 3.42426 50.1932 105.003 170.691 170.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1920 0.000512 1024 390 2640 35400 1.66912 88.6989 52.519 142.93 142.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1520 0.000256 2048 110 520 74680 7.08115 74.3362 209.723 291.181 291.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 480 0.000512 1024 80 800 26720 2.38227 1.65802 26.9597 52.3754 83.4764 83.5686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1750 0.001024 512 290 800 17840 0.362496 6.87626 13.2161 20.4955 20.5526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 720 0.000128 1024 240 880 84480 19.4767 6.85539 64.4763 209.907 300.908 301.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 740 0.000512 2048 165 1600 28480 2.88 3.46522 59.938 104.823 171.178 171.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1510 6.4e-05 1024 170 520 291200 21.1968 13.5143 126.092 419.418 580.352 580.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 570 3.2e-05 512 130 400 327680 55.1795 13.1359 57.2099 412.573 538.368 538.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1710 0.001024 2048 190 200 18240 1.36602 4.608 58.1662 64.1843 64.2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 540 0.000256 1024 215 1640 20480 11.9373 3.36486 29.2444 103.369 148.096 148.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1920 0.000512 1024 390 2640 35360 1.66915 57.3051 52.5281 111.548 111.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1520 0.000256 2048 110 520 74640 7.06099 47.5707 209.774 264.448 264.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 480 0.000512 1024 80 800 26560 2.37107 1.64954 17.3483 52.2225 73.6879 73.7817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1750 0.001024 512 290 800 17760 0.362496 4.4585 13.1943 18.0568 18.1125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 720 0.000128 1024 240 880 80640 19.4667 6.82422 50.8452 206.528 283.851 283.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 740 0.000512 2048 165 1600 28320 2.89536 3.47232 49.1369 104.912 160.489 160.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1510 6.4e-05 1024 170 520 290880 21.3024 13.5256 295.923 419.119 750 750.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 570 3.2e-05 512 130 400 337920 54.3007 13.1603 48.9007 412.651 529.282 529.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1710 0.001024 2048 190 200 18120 1.36122 4.02176 60.0861 65.5105 65.5676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 540 0.000256 1024 215 1640 19200 12.1193 3.37098 22.7431 103.423 141.841 142.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1920 0.000512 1024 390 2640 35280 1.6647 46.9508 52.4773 101.134 101.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1520 0.000256 2048 110 520 74520 7.05245 38.9646 209.563 255.623 255.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 480 0.000512 1024 80 800 26400 2.39437 1.66512 14.3098 52.4946 70.9636 71.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1750 0.001024 512 290 800 17760 0.36272 3.69664 13.2188 17.3223 17.3793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 720 0.000128 1024 240 880 82944 19.4668 6.84179 90.3329 208.327 325.161 325.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 740 0.000512 2048 165 1600 28608 2.89382 3.46912 86.9598 104.915 198.311 198.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1510 6.4e-05 1024 170 520 291456 21.1548 13.51 179.917 418.861 633.575 633.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 570 3.2e-05 512 130 400 344064 53.3856 13.1459 85.1768 412.201 564.183 564.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1710 0.001024 2048 190 200 18288 1.36506 6.68262 58.2268 66.3152 66.3735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 540 0.000256 1024 215 1640 21504 11.8103 3.36483 43.5455 103.241 162.144 162.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1920 0.000512 1024 390 2640 35376 1.6681 82.2456 52.4635 136.422 136.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1520 0.000256 2048 110 520 74688 7.06096 68.3944 209.652 285.149 285.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 480 0.000512 1024 80 800 26688 2.38592 1.66563 24.8726 52.4801 81.5028 81.5977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1750 0.001024 512 290 800 17808 0.36064 6.28941 13.191 19.8838 19.9402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 720 0.000128 1024 240 880 79872 19.4764 6.8137 57.9337 206.252 290.669 290.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 740 0.000512 2048 165 1600 28416 2.87101 3.45702 57.1888 104.502 168.088 168.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1510 6.4e-05 1024 170 520 291072 21.1259 13.5761 118.071 418.262 571.162 571.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 570 3.2e-05 512 130 400 344064 53.3508 13.1318 56.4086 412.09 535.255 535.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1710 0.001024 2048 190 200 18240 1.36762 4.33971 60.2624 66.0127 66.0709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 540 0.000256 1024 215 1640 21504 11.7844 3.36259 29.1381 103.265 147.734 147.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1920 0.000512 1024 390 2640 35328 1.67322 54.1529 52.4484 108.321 108.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1520 0.000256 2048 110 520 74592 7.05606 45.165 209.439 261.704 261.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 480 0.000512 1024 80 800 26496 2.37568 1.66138 16.5979 52.2656 72.9978 73.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1750 0.001024 512 290 800 17760 0.36272 4.19226 13.1846 17.782 17.8401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 720 0.000128 1024 240 880 78336 19.4479 6.8047 46.7698 204.374 277.59 277.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 740 0.000512 2048 165 1600 28512 2.88973 3.47546 46.8153 104.898 158.151 158.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1510 6.4e-05 1024 170 520 291456 21.1619 13.5236 96.9412 418.942 550.7 550.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 570 3.2e-05 512 130 400 294912 55.0119 12.8205 40.6094 395.743 504.455 504.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1710 0.001024 2048 190 200 18144 1.36227 3.80518 56.6599 61.871 61.9297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 540 0.000256 1024 215 1640 18432 11.598 3.24608 20.7589 99.2372 135.025 135.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1920 0.000512 1024 390 2640 35280 1.6655 44.6899 52.4564 98.8568 98.9123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1520 0.000256 2048 110 520 74592 7.06288 37.1954 209.619 253.92 253.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 480 0.000512 1024 80 800 25920 2.3832 1.64614 13.2114 52.0922 69.4315 69.5222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1750 0.001024 512 290 800 17712 0.362752 3.50176 13.1908 17.0987 17.1578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 720 0.000128 1024 240 880 84224 19.4915 6.85261 133.832 209.279 369.644 369.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 740 0.000512 2048 165 1600 28560 2.90147 3.4808 124.552 104.782 235.79 235.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1510 6.4e-05 1024 170 520 291200 21.2417 13.5226 263.583 418.869 717.345 717.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 570 3.2e-05 512 130 400 344064 53.8059 13.1964 121.568 413.413 602.248 602.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1710 0.001024 2048 190 200 18256 1.36442 9.29587 59.2578 69.9604 70.0183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 540 0.000256 1024 215 1640 21504 11.8612 3.37904 63.33 103.55 182.3 182.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1920 0.000512 1024 390 2640 35392 1.6688 119.822 52.4779 174.013 174.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1520 0.000256 2048 110 520 74648 7.04922 98.9635 209.474 315.528 315.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 480 0.000512 1024 80 800 26656 2.39082 1.66557 35.9268 52.472 92.5591 92.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1750 0.001024 512 290 800 17808 0.361472 9.02973 13.1923 22.6271 22.6846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 720 0.000128 1024 240 880 82432 19.3458 6.8224 82.8434 206.98 316.183 316.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 740 0.000512 2048 165 1600 28224 2.87658 3.45293 77.9071 104.435 188.745 188.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1510 6.4e-05 1024 170 520 290304 21.1886 13.5107 164.628 418.316 618.05 618.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 570 3.2e-05 512 130 400 315392 54.919 13.0465 72.1625 403.965 544.372 544.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1710 0.001024 2048 190 200 18144 1.36269 5.86842 57.2541 64.5293 64.5914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 540 0.000256 1024 215 1640 17920 11.9452 3.29968 33.3004 101.238 149.964 150.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1920 0.000512 1024 390 2640 35280 1.66896 74.7789 52.4067 128.897 128.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1520 0.000256 2048 110 520 74592 7.05651 62.5305 209.504 279.137 279.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 480 0.000512 1024 80 800 25984 2.37277 1.64275 22.269 51.9524 78.3398 78.4343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1750 0.001024 512 290 800 17696 0.362496 5.79962 13.1545 19.3591 19.4186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 720 0.000128 1024 240 880 80640 19.9079 6.85622 65.5427 209.681 302.179 302.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 740 0.000512 2048 165 1600 28224 2.8785 3.45216 63.3149 112.704 182.422 182.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1510 6.4e-05 1024 170 520 290304 21.2492 13.5393 134.963 419.117 589.001 589.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 570 3.2e-05 512 130 400 301056 56.2962 13.0552 56.7045 404.387 530.707 530.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1710 0.001024 2048 190 200 18144 1.36378 4.78016 57.4689 63.6552 63.7138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 540 0.000256 1024 215 1640 16128 12.1929 3.3073 24.4757 101.423 141.58 141.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1920 0.000512 1024 390 2640 35280 1.67318 61.1226 52.541 115.38 115.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1520 0.000256 2048 110 520 74424 7.05235 50.8354 209.431 267.361 267.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 480 0.000512 1024 80 800 25536 2.3784 1.63021 17.9007 51.7837 73.7931 73.8874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1750 0.001024 512 290 800 17640 0.359168 4.6904 13.1691 18.262 18.3173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 720 0.000128 1024 240 880 83968 19.4175 6.84406 124.382 208.998 359.832 359.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 740 0.000512 2048 165 1600 28544 2.88432 3.46746 116.201 104.662 227.288 227.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1510 6.4e-05 1024 170 520 291328 21.1687 13.6708 244.671 419.003 698.649 698.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 570 3.2e-05 512 130 400 344064 54.7093 13.3284 113.987 417.658 599.953 600.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1710 0.001024 2048 190 200 18240 1.36602 8.65306 58.5443 68.6056 68.6646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 540 0.000256 1024 215 1640 22528 11.8796 3.40851 61.1965 104.618 181.287 181.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1920 0.000512 1024 390 2640 35392 1.66707 109.734 52.4979 163.942 164.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1520 0.000256 2048 110 520 74624 7.0464 91.9781 209.483 308.553 308.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 480 0.000512 1024 80 800 26624 2.3823 1.66707 33.695 52.4116 90.2564 90.3517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1750 0.001024 512 290 800 17792 0.360448 8.47354 13.192 22.0697 22.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 720 0.000128 1024 240 880 81920 19.6754 6.85056 76.9076 209.091 312.719 312.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 740 0.000512 2048 165 1600 28416 2.88794 3.48534 73.5905 104.935 184.972 185.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1510 6.4e-05 1024 170 520 290816 21.1898 13.5022 155.249 419.087 609.158 609.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 570 3.2e-05 512 130 400 327680 56.2851 13.3325 71.2895 417.769 558.948 559.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1710 0.001024 2048 190 200 18176 1.36038 5.76896 58.5402 65.7123 65.7736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 540 0.000256 1024 215 1640 20480 12.124 3.41069 35.2223 104.709 155.653 155.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1920 0.000512 1024 390 2640 35328 1.6712 67.0541 52.5054 121.277 121.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1520 0.000256 2048 110 520 74496 7.04742 59.0695 209.32 275.481 275.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 480 0.000512 1024 80 800 26624 2.38848 1.67088 21.5561 52.4948 78.206 78.3037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1750 0.001024 512 290 800 17664 0.360224 5.40058 13.1446 18.9484 19.0051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 720 0.000128 1024 240 880 79872 19.5169 6.81786 61.5529 206.581 294.66 294.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 740 0.000512 2048 165 1600 28416 2.88154 3.4679 60.3651 104.812 171.599 171.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1510 6.4e-05 1024 170 520 290304 21.2075 13.4965 125.894 418.79 579.516 579.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 570 3.2e-05 512 130 400 294912 54.95 12.816 52.3498 396.057 516.437 516.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1710 0.001024 2048 190 200 18048 1.35955 4.49946 58.7416 64.644 64.7025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 540 0.000256 1024 215 1640 18432 11.6092 3.24755 26.0155 99.7924 141.136 141.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1920 0.000512 1024 390 2640 35136 1.65869 54.9456 52.3672 109.012 109.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1520 0.000256 2048 110 520 74496 7.05328 48.0194 209.64 264.757 264.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 480 0.000512 1024 80 800 26112 2.37005 1.6441 17.0429 51.9363 73.0919 73.1859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1750 0.001024 512 290 800 17664 0.362464 4.42592 13.1996 18.0305 18.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 720 0.000128 1024 240 880 82944 19.3447 6.84032 125.458 207.336 359.171 359.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 740 0.000512 2048 165 1600 28512 2.8921 3.46502 118.946 104.613 229.989 230.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1510 6.4e-05 1024 170 520 291456 21.2075 13.525 248.769 418.907 702.54 702.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 570 3.2e-05 512 130 400 331776 53.9846 13.0531 114.255 408.182 589.743 589.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1710 0.001024 2048 190 200 18216 1.36029 8.93555 58.7575 69.0975 69.1569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 540 0.000256 1024 215 1640 20736 11.7631 3.33587 58.1627 102.242 175.693 175.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1920 0.000512 1024 390 2640 35352 1.66717 113.512 52.4646 167.688 167.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1520 0.000256 2048 110 520 74664 7.05699 94.0626 209.651 310.814 310.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 480 0.000512 1024 80 800 26496 2.39002 1.66154 34.237 52.3889 90.778 90.8717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1750 0.001024 512 290 800 17784 0.363776 8.78406 13.1926 22.3823 22.4402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 720 0.000128 1024 240 880 78336 19.4668 6.80288 77.4584 204.335 308.254 308.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 740 0.000512 2048 165 1600 28512 2.88902 3.47546 77.7965 104.894 189.129 189.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1510 6.4e-05 1024 170 520 291456 21.1623 13.8465 161.765 419.002 615.909 616.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 570 3.2e-05 512 130 400 294912 54.9921 12.8266 66.3132 395.871 530.278 530.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1710 0.001024 2048 190 200 18144 1.36397 6.13174 56.6672 64.2089 64.2685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 540 0.000256 1024 215 1640 18432 11.5985 3.24723 34.0582 99.2518 148.349 148.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1920 0.000512 1024 390 2640 35280 1.66858 73.7441 52.4656 127.922 127.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1520 0.000256 2048 110 520 74592 7.07165 61.702 209.655 278.472 278.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 480 0.000512 1024 80 800 25920 2.38189 1.6487 21.6997 52.0939 77.9275 78.0222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1750 0.001024 512 290 800 17712 0.36432 5.75254 13.1912 19.352 19.4088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 720 0.000128 1024 240 880 76032 19.7743 6.79936 66.1782 204.429 297.374 297.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 740 0.000512 2048 165 1600 28080 2.87088 3.43251 67.6827 103.932 177.991 178.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1510 6.4e-05 1024 170 520 290304 21.2066 13.5148 141.766 417.628 594.248 594.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 570 3.2e-05 512 130 400 331776 54.0087 13.058 65.5961 408.206 541.14 541.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1710 0.001024 2048 190 200 17928 1.3567 5.58899 57.3173 64.306 64.3613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 540 0.000256 1024 215 1640 20736 11.8089 3.34701 33.5425 102.437 151.319 151.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1920 0.000512 1024 390 2640 35208 1.66707 64.915 52.4719 119.096 119.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1520 0.000256 2048 110 520 74520 7.06698 54.0237 209.653 270.787 270.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 480 0.000512 1024 80 800 25056 2.37418 1.61373 18.8356 51.4233 74.3463 74.4392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1750 0.001024 512 290 800 17496 0.359168 4.9473 13.0949 18.444 18.4996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 720 0.000128 1024 240 880 73728 19.0859 6.73382 57.5594 198.485 282.05 282.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 740 0.000512 2048 165 1600 28224 2.86982 3.45146 60.5007 104.569 171.467 171.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1510 6.4e-05 1024 170 520 290304 21.1088 13.5145 126.353 417.937 579.036 579.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 570 3.2e-05 512 130 400 294912 54.924 12.8097 52.5404 396.163 516.703 516.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1710 0.001024 2048 190 200 17856 1.35322 4.85088 57.3706 63.6164 63.6725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 540 0.000256 1024 215 1640 18432 11.6095 3.24413 27.0909 99.5136 141.636 141.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1920 0.000512 1024 390 2640 35136 1.66662 57.7661 52.5022 111.977 112.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1520 0.000256 2048 110 520 74304 7.04509 48.1608 209.4 264.648 264.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 480 0.000512 1024 80 800 25344 2.36346 1.61997 17.0714 51.5474 72.703 72.7954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1750 0.001024 512 290 800 17568 0.3624 4.43808 13.2017 18.046 18.1043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 720 0.000128 1024 240 880 84480 19.4564 6.98368 119.59 209.714 355.939 356.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 740 0.000512 2048 165 1600 28480 2.8833 3.47219 111.78 104.616 222.827 222.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1510 6.4e-05 1024 170 520 291200 21.1906 13.5291 232.542 419.02 686.409 686.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 570 3.2e-05 512 130 400 327680 55.1541 13.1379 105.583 412.176 586.32 586.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1710 0.001024 2048 190 200 18240 1.37008 8.42746 58.1225 67.9609 68.0199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 540 0.000256 1024 215 1640 20480 11.913 3.36288 53.8567 103.269 172.591 172.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1920 0.000512 1024 390 2640 35360 1.66781 106.379 52.48 160.57 160.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1520 0.000256 2048 110 520 74640 7.11885 88.467 209.578 305.21 305.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 480 0.000512 1024 80 800 26560 2.36938 1.64886 32.0452 52.1732 88.3352 88.4284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1750 0.001024 512 290 800 17760 0.362336 8.22067 13.1809 21.8085 21.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 720 0.000128 1024 240 880 81920 19.2596 6.86528 79.1574 206.358 311.844 311.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 740 0.000512 2048 165 1600 28160 2.87686 3.46093 74.6086 104.486 185.504 185.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1510 6.4e-05 1024 170 520 290560 21.183 13.5018 158.192 419.065 612.073 612.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 570 3.2e-05 512 130 400 327680 55.1339 13.1297 72.7408 412.167 553.439 553.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1710 0.001024 2048 190 200 18080 1.35987 5.94995 58.9521 66.3041 66.3631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 540 0.000256 1024 215 1640 20480 11.9239 3.36973 37.0268 103.36 155.864 156.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1920 0.000512 1024 390 2640 35200 1.66554 72.07 52.3663 126.146 126.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1520 0.000256 2048 110 520 74560 7.05331 60.0596 209.548 276.705 276.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 480 0.000512 1024 80 800 26240 2.35942 1.6425 21.8483 51.8457 77.7901 77.8832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1750 0.001024 512 290 800 17600 0.36128 5.63814 13.1249 19.1657 19.2223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 720 0.000128 1024 240 880 76800 19.8451 6.81984 62.8797 206.665 296.4 296.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 740 0.000512 2048 165 1600 27840 2.86605 3.42221 62.8077 103.929 173.097 173.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1510 6.4e-05 1024 170 520 289920 21.1614 13.5048 131.989 417.868 584.657 584.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 570 3.2e-05 512 130 400 307200 57.2554 13.1457 57.5461 412.623 540.84 541.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1710 0.001024 2048 190 200 18000 1.36067 5.0848 57.9564 64.4444 64.5015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 540 0.000256 1024 215 1640 15360 12.5734 3.3783 23.6997 103.57 143.406 143.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1920 0.000512 1024 390 2640 35040 1.65898 60.3607 52.3081 114.372 114.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1520 0.000256 2048 110 520 74400 7.09222 50.4656 209.541 267.142 267.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 480 0.000512 1024 80 800 25920 2.37491 1.64198 18.2853 51.9996 74.4026 74.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1750 0.001024 512 290 800 17520 0.360448 4.69661 13.1397 18.2393 18.2962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 720 0.000128 1024 240 880 81920 19.3325 6.82394 65.0429 206.791 298.183 298.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 740 0.000512 2048 165 1600 27520 2.86042 3.43862 60.6367 104.149 171.156 171.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1510 6.4e-05 1024 170 520 286720 21.1605 13.4429 126.279 416.292 577.308 577.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 570 3.2e-05 512 130 400 245760 57.8831 12.6116 44.8776 385.232 500.871 501.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1710 0.001024 2048 190 200 17920 1.35786 5.36624 56.7093 63.4771 63.5346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 540 0.000256 1024 215 1640 10240 12.2397 3.15814 15.2878 96.8139 127.678 127.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1920 0.000512 1024 390 2640 34880 1.65069 58.2369 52.2057 112.135 112.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1520 0.000256 2048 110 520 74240 7.10045 49.9154 209.346 266.403 266.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 480 0.000512 1024 80 800 25600 2.38509 1.64659 17.4461 52.1222 73.6988 73.7906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1750 0.001024 512 290 800 17280 0.357792 4.38272 13.0285 17.8096 17.8656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 720 0.000128 1024 240 880 79872 19.4899 6.81962 106.416 206.334 339.259 339.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 740 0.000512 2048 165 1600 28416 2.87539 3.4559 105.083 104.547 216.036 216.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1510 6.4e-05 1024 170 520 291072 21.1245 13.4921 217.619 418.425 670.791 670.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 570 3.2e-05 512 130 400 344064 53.3548 13.1325 104.102 412.244 583.1 583.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1710 0.001024 2048 190 200 18240 1.36547 7.80451 58.1738 67.3856 67.4447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 540 0.000256 1024 215 1640 21504 11.7833 3.36499 53.3453 103.309 171.988 172.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1920 0.000512 1024 390 2640 35328 1.67312 99.3505 52.4659 153.531 153.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1520 0.000256 2048 110 520 74592 7.08269 82.9809 209.731 299.839 299.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 480 0.000512 1024 80 800 26496 2.37469 1.66093 30.3665 52.29 86.7909 86.8864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1750 0.001024 512 290 800 17760 0.362656 7.76358 13.1926 21.3603 21.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 720 0.000128 1024 240 880 79872 19.5206 6.81869 76.4026 206.436 309.372 309.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 740 0.000512 2048 165 1600 28416 2.88538 3.46602 74.7663 104.768 185.964 186.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1510 6.4e-05 1024 170 520 290304 21.1904 13.4928 155.953 418.493 609.26 609.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 570 3.2e-05 512 130 400 294912 54.9905 12.8161 63.9932 395.78 527.846 528.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1710 0.001024 2048 190 200 18048 1.36131 5.59002 57.5887 64.5833 64.6431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 540 0.000256 1024 215 1640 18432 11.6114 3.24694 32.6427 99.3022 146.986 147.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1920 0.000512 1024 390 2640 35136 1.66416 70.5666 52.3298 124.604 124.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1520 0.000256 2048 110 520 74496 7.05558 59.4944 209.569 276.163 276.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 480 0.000512 1024 80 800 26112 2.37133 1.64659 21.2402 51.8948 77.2502 77.3446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1750 0.001024 512 290 800 17664 0.362496 5.56646 13.1908 19.1609 19.2188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 720 0.000128 1024 240 880 73728 19.0972 6.88272 58.6821 198.32 283.173 283.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 740 0.000512 2048 165 1600 28224 2.87603 3.45197 61.7499 104.487 172.635 172.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1510 6.4e-05 1024 170 520 290304 21.1007 13.5844 128.675 417.581 581.07 581.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 570 3.2e-05 512 130 400 294912 54.9478 12.8153 53.4437 395.835 517.313 517.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1710 0.001024 2048 190 200 17856 1.34998 4.91277 56.277 62.5823 62.6403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 540 0.000256 1024 215 1640 18432 11.6143 3.24643 27.5729 99.4294 142.047 142.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1920 0.000512 1024 390 2640 35136 1.6632 58.5646 52.4586 112.732 112.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1520 0.000256 2048 110 520 74304 7.04102 49.0516 209.229 265.365 265.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 480 0.000512 1024 80 800 25344 2.36544 1.62035 17.285 51.5084 72.8776 72.9722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1750 0.001024 512 290 800 17568 0.362496 4.44989 13.1902 18.0426 18.0993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 720 0.000128 1024 240 880 73728 19.1216 6.73747 56.0477 198.472 280.572 280.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 740 0.000512 2048 165 1600 27648 2.86973 3.44838 57.7785 104.247 168.416 168.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1510 6.4e-05 1024 170 520 288768 21.1428 13.6028 120.588 416.739 572.203 572.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 570 3.2e-05 512 130 400 294912 55.0291 13.2758 50.2715 395.954 514.801 515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1710 0.001024 2048 190 200 17664 1.34342 4.94592 57.0779 63.4092 63.4694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 540 0.000256 1024 215 1640 12288 12.393 3.24864 17.8095 99.5719 133.207 133.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1920 0.000512 1024 390 2640 34944 1.66128 54.9947 52.338 109.036 109.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1520 0.000256 2048 110 520 74112 7.03123 45.7822 209.004 261.858 261.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 480 0.000512 1024 80 800 26112 2.38218 1.64864 16.8656 52.1577 73.1547 73.2472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1750 0.001024 512 290 800 17280 0.36 4.34442 13.0601 17.8065 17.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 720 0.000128 1024 240 880 80000 19.5689 6.83088 110.669 206.501 343.768 343.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 740 0.000512 2048 165 1600 28400 2.88771 3.46736 108.981 104.671 220.084 220.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1510 6.4e-05 1024 170 520 291200 21.2331 13.5332 227.615 419.02 681.533 681.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 570 3.2e-05 512 130 400 332800 54.829 13.1703 104.713 412.584 585.571 585.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1710 0.001024 2048 190 200 18200 1.36397 8.43776 58.1225 67.9671 68.0223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 540 0.000256 1024 215 1640 19200 12.11 3.37603 49.3686 103.391 168.435 168.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1920 0.000512 1024 390 2640 35300 1.66707 103.67 52.5494 157.93 157.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1520 0.000256 2048 110 520 74600 7.05126 86.2577 209.726 303.079 303.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 480 0.000512 1024 80 800 26400 2.39002 1.65981 31.1326 52.3562 87.6423 87.7388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1750 0.001024 512 290 800 17700 0.360896 8.05936 13.1619 21.6274 21.6881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 720 0.000128 1024 240 880 76800 19.8925 6.82995 73.6223 206.64 307.176 307.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 740 0.000512 2048 165 1600 28400 2.89453 3.47827 74.9469 104.923 186.32 186.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1510 6.4e-05 1024 170 520 291200 21.2238 13.5259 155.535 419.626 610.047 610.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 570 3.2e-05 512 130 400 307200 57.3174 13.1525 66.3819 412.659 549.783 549.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1710 0.001024 2048 190 200 18000 1.35853 5.79142 57.858 65.0506 65.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 540 0.000256 1024 215 1640 19200 12.1249 3.37718 33.8682 103.599 153.155 153.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1920 0.000512 1024 390 2640 35200 1.66432 70.6661 52.48 124.852 124.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1520 0.000256 2048 110 520 74400 7.0697 59.1585 209.463 275.733 275.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 480 0.000512 1024 80 800 25600 2.38662 1.64045 21.0142 51.9564 77.0998 77.1989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1750 0.001024 512 290 800 17600 0.360736 5.40093 13.1637 18.9684 19.0259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 720 0.000128 1024 240 880 76800 19.9212 6.83946 63.4546 206.771 297.182 297.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 740 0.000512 2048 165 1600 27600 2.87363 3.43718 63.1617 104.102 173.647 173.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1510 6.4e-05 1024 170 520 290400 21.2976 13.5342 134.009 419.287 588.254 588.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 570 3.2e-05 512 130 400 307200 57.326 13.1716 58.0925 412.711 541.571 541.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1710 0.001024 2048 190 200 18000 1.36192 5.42355 58.1202 64.9478 65.0056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 540 0.000256 1024 215 1640 19200 12.1535 3.38349 29.7554 103.661 149.135 149.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1920 0.000512 1024 390 2640 35100 1.66176 60.9321 52.478 115.116 115.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1520 0.000256 2048 110 520 74400 7.04886 50.9511 209.728 267.771 267.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 480 0.000512 1024 80 800 25200 2.40554 1.64454 17.7019 52.1552 74.0066 74.1013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1750 0.001024 512 290 800 17400 0.362912 4.83942 13.0947 18.3387 18.3953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 720 0.000128 1024 240 880 76800 19.8787 6.82323 59.5011 206.709 293.107 293.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 740 0.000512 2048 165 1600 28000 2.87894 3.45456 59.9045 104.276 170.59 170.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1510 6.4e-05 1024 170 520 288000 21.2088 13.4799 122.437 416.873 574.13 574.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 570 3.2e-05 512 130 400 307200 57.2726 13.1441 53.7043 412.386 536.776 536.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1710 0.001024 2048 190 200 17600 1.34378 5.26589 57.2728 63.9249 63.9852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 540 0.000256 1024 215 1640 12800 12.9721 3.38435 19.1419 103.695 139.382 139.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1920 0.000512 1024 390 2640 34800 1.6505 55.822 52.1548 109.671 109.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1520 0.000256 2048 110 520 74000 7.0232 47.1859 208.787 263.041 263.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 480 0.000512 1024 80 800 25600 2.39302 1.64538 17.0736 52.1741 73.386 73.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1750 0.001024 512 290 800 17200 0.3584 4.31514 13.0189 17.7346 17.7915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 720 0.000128 1024 240 912 84992 19.298 6.84554 98.9028 209.156 334.395 334.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 740 0.000512 2048 165 1584 28672 2.88461 3.47664 89.2109 104.962 200.607 200.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1510 6.4e-05 1024 170 528 290048 21.2314 14.5817 299.817 419.357 755.118 755.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 570 3.2e-05 512 130 384 335872 55.4241 13.3216 82.6364 418.101 569.748 569.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1710 0.001024 2048 190 192 18368 1.36573 6.50666 59.776 67.6921 67.7505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 540 0.000256 1024 215 1632 23552 11.7344 3.40538 49.3395 104.676 169.336 169.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1920 0.000512 1024 390 2640 35424 1.67267 84.2745 52.5502 138.539 138.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1520 0.000256 2048 110 528 74624 7.05536 72.2821 209.74 289.121 289.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 480 0.000512 1024 80 768 27136 2.36624 1.66115 25.339 52.4139 81.8794 81.9707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1750 0.001024 512 290 768 17920 0.362368 6.26115 13.2251 19.8902 19.9472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 720 0.000128 1024 240 912 83968 19.4008 6.84358 63.4343 209.036 298.908 299.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 740 0.000512 2048 165 1584 28544 2.88205 3.46886 57.4836 104.785 168.69 168.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1510 6.4e-05 1024 170 528 289792 21.3135 13.5003 283.548 419.056 737.552 737.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 570 3.2e-05 512 130 384 327680 56.3038 13.3288 52.9576 417.794 540.651 540.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1710 0.001024 2048 190 192 18304 1.36602 4.25779 58.6262 64.2924 64.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 540 0.000256 1024 215 1632 22528 11.8829 3.40992 31.0201 104.635 151.131 151.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1920 0.000512 1024 390 2640 35392 1.67437 55.1182 52.5087 109.343 109.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1520 0.000256 2048 110 528 74560 7.04717 46.9324 209.486 263.509 263.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 480 0.000512 1024 80 768 27136 2.37258 1.66666 16.5279 52.4172 73.0877 73.1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1750 0.001024 512 290 768 17856 0.36192 4.09824 13.1926 17.6931 17.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 720 0.000128 1024 240 912 82944 19.1662 6.9719 52.053 206.329 284.707 284.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 740 0.000512 2048 165 1584 28416 2.87232 3.45907 47.2526 104.518 158.172 158.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1510 6.4e-05 1024 170 528 289536 21.2256 13.4933 339.999 418.429 793.275 793.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 570 3.2e-05 512 130 384 319488 55.9903 13.1256 57.0289 412.404 538.818 539.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1710 0.001024 2048 190 192 18240 1.36029 3.72675 59.1295 64.258 64.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 540 0.000256 1024 215 1632 21504 11.7865 3.36138 24.6138 103.307 143.253 143.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1920 0.000512 1024 390 2640 35328 1.668 45.4438 52.4663 99.6223 99.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1520 0.000256 2048 110 528 74496 7.13469 131.166 209.41 347.754 347.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 480 0.000512 1024 80 768 26880 2.37587 1.66211 14.0721 52.2893 70.4954 70.5864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1750 0.001024 512 290 768 17856 0.36288 3.41427 13.2179 17.0377 17.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 720 0.000128 1024 240 912 85760 19.4071 6.85875 96.0221 209.856 332.34 332.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 740 0.000512 2048 165 1584 28640 2.89997 3.47955 86.1682 104.924 197.544 197.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1510 6.4e-05 1024 170 528 289920 21.3276 13.5276 181.307 419.365 635.659 635.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 570 3.2e-05 512 130 384 337920 55.5869 13.39 80.5373 419.467 569.256 569.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1710 0.001024 2048 190 192 18360 1.36918 6.23581 58.8775 66.5233 66.5819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 540 0.000256 1024 215 1632 23040 11.9 3.42774 46.5525 105.028 167.091 167.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1920 0.000512 1024 390 2640 35400 1.66848 81.9216 52.5279 136.163 136.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1520 0.000256 2048 110 528 74640 7.06454 69.2436 209.804 286.154 286.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 480 0.000512 1024 80 768 27040 2.37939 1.65904 24.4649 52.3878 80.9882 81.0822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1750 0.001024 512 290 768 17920 0.362464 6.05229 13.228 19.6866 19.7427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 720 0.000128 1024 240 912 84480 19.4599 6.86557 63.0248 209.746 299.282 299.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 740 0.000512 2048 165 1584 28480 2.88419 3.46122 56.5658 104.752 167.736 167.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1510 6.4e-05 1024 170 528 289920 21.2352 13.532 119.45 419.085 573.428 573.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 570 3.2e-05 512 130 384 327680 55.1826 13.1385 51.7462 412.307 532.643 532.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1710 0.001024 2048 190 192 18320 1.36989 4.30778 59.2728 64.9926 65.0494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 540 0.000256 1024 215 1632 20480 11.9354 3.36486 27.7273 103.282 146.488 146.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1920 0.000512 1024 390 2640 35360 1.66707 54.0979 52.4878 108.296 108.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1520 0.000256 2048 110 528 74560 7.05325 45.7319 209.531 262.359 262.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 480 0.000512 1024 80 768 26880 2.36314 1.65034 16.2763 52.179 72.5697 72.6611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1750 0.001024 512 290 768 17840 0.36864 4.03866 13.1936 17.6421 17.7006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 720 0.000128 1024 240 912 80640 19.4709 6.82544 49.2282 206.49 282.203 282.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 740 0.000512 2048 165 1584 28560 2.89792 3.47027 46.0825 104.899 157.42 157.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1510 6.4e-05 1024 170 528 288960 21.3915 13.5531 265.989 418.964 720.027 720.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 570 3.2e-05 512 130 384 307200 57.3312 13.1602 40.8449 412.558 524.162 524.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1710 0.001024 2048 190 192 18240 1.36416 3.44064 60.2993 65.1485 65.2066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 540 0.000256 1024 215 1632 19200 12.4239 3.37446 21.7567 103.397 141.148 141.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1920 0.000512 1024 390 2640 35280 1.66502 44.3363 52.4642 98.5064 98.5657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1520 0.000256 2048 110 528 74520 7.09187 37.3221 209.657 254.11 254.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 480 0.000512 1024 80 768 26880 2.38845 1.66662 13.3145 52.4845 69.9516 70.0457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1750 0.001024 512 290 768 17760 0.362496 3.32134 13.1722 16.8964 16.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 720 0.000128 1024 240 912 84480 19.3216 6.84227 134.436 208.45 369.241 369.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 740 0.000512 2048 165 1584 28704 2.88973 3.47059 120.723 104.87 232.028 232.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1510 6.4e-05 1024 170 528 289920 21.2138 13.5112 257.228 419.121 711.207 711.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 570 3.2e-05 512 130 384 331776 54.9046 13.1379 109.648 412.446 590.404 590.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1710 0.001024 2048 190 192 18336 1.36602 8.84528 59.2634 69.5172 69.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 540 0.000256 1024 215 1632 21504 11.7921 3.36691 61.5792 103.303 180.227 180.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1920 0.000512 1024 390 2640 35376 1.67306 116.668 52.498 170.883 170.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1520 0.000256 2048 110 528 74592 7.04717 97.1039 209.655 313.85 313.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 480 0.000512 1024 80 768 27072 2.37962 1.66502 34.7436 52.5139 91.4024 91.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1750 0.001024 512 290 768 17904 0.361984 8.43398 13.2219 22.0593 22.1168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 720 0.000128 1024 240 912 82944 19.1615 6.81414 83.0412 206.475 315.68 315.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 740 0.000512 2048 165 1584 28416 2.868 3.45267 74.9396 104.574 185.906 185.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1510 6.4e-05 1024 170 528 289536 21.1831 13.8215 160.554 418.706 614.392 614.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 570 3.2e-05 512 130 384 319488 55.9708 13.1234 68.6934 412.53 550.578 550.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1710 0.001024 2048 190 192 18240 1.36342 5.80368 58.0872 65.2956 65.3532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 540 0.000256 1024 215 1632 21504 11.7916 3.36314 39.0974 103.38 157.818 157.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1920 0.000512 1024 390 2640 35328 1.6664 72.7264 52.5063 126.942 126.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1520 0.000256 2048 110 528 74496 7.05126 61.2884 209.627 278.008 278.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 480 0.000512 1024 80 768 26880 2.36589 1.66419 21.7296 52.3236 78.1806 78.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1750 0.001024 512 290 768 17856 0.360448 5.44144 13.2233 19.068 19.1223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 720 0.000128 1024 240 912 78336 19.4466 6.80346 63.2967 204.453 294.188 294.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 740 0.000512 2048 165 1584 28512 2.88918 3.47056 61.2079 104.941 172.581 172.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1510 6.4e-05 1024 170 528 289152 21.284 13.8182 129.25 419.228 583.705 583.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 570 3.2e-05 512 130 384 294912 55.0147 12.8247 51.8991 396.024 516.027 516.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1710 0.001024 2048 190 192 18144 1.35968 4.68093 57.6184 63.703 63.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 540 0.000256 1024 215 1632 18432 11.5978 3.25018 27.5718 99.3048 141.909 142.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1920 0.000512 1024 390 2640 35280 1.66736 58.9804 52.4984 113.188 113.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1520 0.000256 2048 110 528 74448 7.04966 49.298 209.523 265.915 265.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 480 0.000512 1024 80 768 26496 2.36861 1.6425 17.5012 52.1265 73.7379 73.8314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1750 0.001024 512 290 768 17712 0.361888 4.37658 13.1544 17.9376 17.9937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 720 0.000128 1024 240 912 79872 19.5122 6.81402 55.0816 206.435 288.03 288.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 740 0.000512 2048 165 1584 28416 2.8824 3.46451 51.5758 104.75 162.745 162.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1510 6.4e-05 1024 170 528 288768 21.288 13.4982 109.507 418.496 562.917 563.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 570 3.2e-05 512 130 384 294912 54.9913 12.8164 44.1643 395.776 508.02 508.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1710 0.001024 2048 190 192 18048 1.35741 3.96237 58.5093 63.8706 63.9262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 540 0.000256 1024 215 1632 18432 11.6022 3.24454 23.4687 99.3038 137.807 137.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1920 0.000512 1024 390 2640 35136 1.6633 49.6323 52.3302 103.667 103.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1520 0.000256 2048 110 528 74304 7.1127 41.7758 209.114 258.045 258.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 480 0.000512 1024 80 768 26112 2.36842 1.64195 14.428 51.8983 70.4374 70.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1750 0.001024 512 290 768 17664 0.360544 3.73325 13.1452 17.2804 17.3367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 720 0.000128 1024 240 912 86016 19.3245 6.8608 126.963 209.329 362.671 362.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 740 0.000512 2048 165 1584 28672 2.89424 3.47603 111.602 104.809 222.858 222.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1510 6.4e-05 1024 170 528 289856 21.2944 13.8383 238.714 418.9 692.881 692.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 570 3.2e-05 512 130 384 329728 55.3109 13.1944 101.868 413.598 584.242 584.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1710 0.001024 2048 190 192 18312 1.36397 8.34013 58.2435 67.9904 68.0506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 540 0.000256 1024 215 1632 21504 11.8616 3.3833 57.1229 103.579 176.131 176.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1920 0.000512 1024 390 2640 35392 1.67322 107.782 52.4906 161.99 162.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1520 0.000256 2048 110 528 74592 7.07994 90.0273 209.521 306.671 306.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 480 0.000512 1024 80 768 27104 2.3888 1.66653 32.0679 52.482 88.7041 88.7978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1750 0.001024 512 290 768 17864 0.362848 7.93395 13.1913 21.5324 21.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 720 0.000128 1024 240 912 82432 19.3356 6.8265 76.9914 207.156 310.504 310.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 740 0.000512 2048 165 1584 28448 2.87466 3.46083 69.9972 104.524 180.928 181.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1510 6.4e-05 1024 170 528 289408 21.2211 13.5088 151.318 418.683 604.86 604.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 570 3.2e-05 512 130 384 315392 54.8958 13.0437 64.2753 404.317 536.798 536.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1710 0.001024 2048 190 192 18256 1.36362 5.27808 57.4759 64.1611 64.2186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 540 0.000256 1024 215 1632 17920 11.9387 3.30144 30.662 101.328 147.413 147.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1920 0.000512 1024 390 2640 35280 1.66858 67.7414 52.4546 121.906 121.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1520 0.000256 2048 110 528 74480 7.05206 57.1781 209.529 273.804 273.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 480 0.000512 1024 80 768 26432 2.36304 1.64634 20.193 51.9975 76.298 76.3891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1750 0.001024 512 290 768 17808 0.36096 5.16579 13.2076 18.7782 18.8351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 720 0.000128 1024 240 912 86016 19.3262 6.85261 66.5186 209.684 302.574 302.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 740 0.000512 2048 165 1584 28224 2.87523 3.45498 57.4935 104.357 168.253 168.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1510 6.4e-05 1024 170 528 288960 21.3579 13.5293 123.106 418.709 576.832 576.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 570 3.2e-05 512 130 384 301056 56.3059 13.056 50.1076 404.244 523.986 524.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1710 0.001024 2048 190 192 18144 1.36192 4.52656 57.3221 63.2529 63.3113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 540 0.000256 1024 215 1632 16128 12.196 3.30714 22.9468 101.389 140.023 140.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1920 0.000512 1024 390 2640 35280 1.66806 55.7711 52.523 110.006 110.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1520 0.000256 2048 110 528 74424 7.13933 47.0774 209.5 263.76 263.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 480 0.000512 1024 80 768 26208 2.36691 1.62902 16.6361 51.766 72.4972 72.5882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1750 0.001024 512 290 768 17640 0.360544 4.15635 13.1225 17.6809 17.7374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 720 0.000128 1024 240 912 78848 19.0779 6.76371 54.7351 202.353 283.127 283.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 740 0.000512 2048 165 1584 28224 2.86902 3.44269 51.8727 104.148 162.407 162.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1510 6.4e-05 1024 170 528 288512 21.2724 13.5026 111.649 418.536 565.089 565.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 570 3.2e-05 512 130 384 286720 53.5013 12.6159 43.541 384.809 494.738 494.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1710 0.001024 2048 190 192 18144 1.36682 3.91462 56.8852 62.2097 62.2706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 540 0.000256 1024 215 1632 14336 11.7166 3.15808 18.4372 96.5973 130.092 130.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1920 0.000512 1024 390 2640 35168 1.66707 49.9662 52.4156 104.097 104.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1520 0.000256 2048 110 528 74368 7.0552 42.5912 209.377 259.067 259.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 480 0.000512 1024 80 768 25984 2.3817 1.65274 14.5347 52.1127 70.7828 70.8833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1750 0.001024 512 290 768 17696 0.36304 3.77843 13.1912 17.3771 17.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 720 0.000128 1024 240 912 83968 19.4268 6.84442 119.082 209.01 354.564 354.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 740 0.000512 2048 165 1584 28544 2.88154 3.46906 107.766 104.668 218.857 219.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1510 6.4e-05 1024 170 528 289792 21.2452 13.5126 230.554 419.002 684.451 684.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 570 3.2e-05 512 130 384 327680 56.2972 13.3241 100.362 417.654 587.915 588.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1710 0.001024 2048 190 192 18304 1.36429 7.8336 58.588 67.8309 67.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 540 0.000256 1024 215 1632 22528 11.8825 3.40803 57.5366 104.702 177.711 177.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1920 0.000512 1024 390 2640 35392 1.66886 101.277 52.5046 155.496 155.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1520 0.000256 2048 110 528 74560 7.09219 87.4189 209.457 304.011 304.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 480 0.000512 1024 80 768 27136 2.36931 1.6713 30.8386 52.4124 87.3866 87.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1750 0.001024 512 290 768 17856 0.363872 7.65162 13.1991 21.2569 21.3155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 720 0.000128 1024 240 912 81920 19.6713 6.85072 75.9874 209.29 311.99 312.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 740 0.000512 2048 165 1584 28416 2.88704 3.48467 69.5402 105.023 181.006 181.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1510 6.4e-05 1024 170 528 289792 21.2655 13.4984 148.963 419.491 603.347 603.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 570 3.2e-05 512 130 384 327680 56.3066 14.111 64.8301 418.099 553.618 553.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1710 0.001024 2048 190 192 18176 1.36256 5.36854 58.466 65.2396 65.2984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 540 0.000256 1024 215 1632 20480 12.1245 3.41366 34.1037 104.809 154.637 154.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1920 0.000512 1024 390 2640 35328 1.67232 64.4424 52.6268 118.781 118.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1520 0.000256 2048 110 528 74496 7.0721 57.1138 209.653 273.882 273.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 480 0.000512 1024 80 768 27136 2.37936 1.67101 20.1991 52.5455 76.896 76.9884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1750 0.001024 512 290 768 17792 0.362656 4.96278 13.2034 18.5714 18.6284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 720 0.000128 1024 240 912 79872 19.5165 6.81693 62.2229 206.6 295.353 295.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 740 0.000512 2048 165 1584 28416 2.88154 3.46637 58.4374 104.834 169.693 169.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1510 6.4e-05 1024 170 528 288768 21.2906 13.5042 125.228 418.837 578.992 579.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 570 3.2e-05 512 130 384 294912 54.9842 12.8164 49.3715 396.104 513.543 513.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1710 0.001024 2048 190 192 18048 1.35792 4.53123 56.4544 62.3851 62.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 540 0.000256 1024 215 1632 18432 11.6042 3.2495 25.8107 99.3817 140.231 140.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1920 0.000512 1024 390 2640 35136 1.66288 52.2095 52.3711 106.288 106.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1520 0.000256 2048 110 528 74304 7.05571 47.9982 209.287 264.387 264.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 480 0.000512 1024 80 768 26112 2.372 1.64298 16.4908 51.9394 72.5446 72.6428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1750 0.001024 512 290 768 17664 0.361376 4.0735 13.1595 17.6404 17.6988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 720 0.000128 1024 240 912 81920 19.688 6.84429 56.2484 209.404 292.375 292.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 740 0.000512 2048 165 1584 27648 2.86307 3.42608 50.1078 103.951 160.419 160.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1510 6.4e-05 1024 170 528 288768 21.2418 13.4865 109.912 418.173 562.943 563.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 570 3.2e-05 512 130 384 262144 58.4793 12.808 38.8505 396.095 506.502 506.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1710 0.001024 2048 190 192 17920 1.35101 4.36675 57.3256 63.0858 63.1432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 540 0.000256 1024 215 1632 16384 11.8751 3.24637 20.3443 99.4542 135.108 135.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1920 0.000512 1024 390 2640 35072 1.65946 46.0513 52.3653 100.121 100.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1520 0.000256 2048 110 528 74240 7.04765 42.0807 209.263 258.434 258.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 480 0.000512 1024 80 768 25600 2.34669 1.6185 14.5625 51.3302 69.9562 70.0477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1750 0.001024 512 290 768 17664 0.361184 3.67002 13.2 17.2741 17.3322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 720 0.000128 1024 240 912 82944 19.3372 6.83562 114.344 207.497 348.205 348.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 740 0.000512 2048 165 1584 28512 2.89315 3.46614 105.443 104.699 216.573 216.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1510 6.4e-05 1024 170 528 289728 21.2857 13.5242 221.232 419.499 675.669 675.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 570 3.2e-05 512 130 384 313344 55.863 13.0624 92.8485 408.442 570.482 570.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1710 0.001024 2048 190 192 18288 1.36192 7.64762 58.8625 67.9149 67.9725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 540 0.000256 1024 215 1632 20736 11.7676 3.33619 52.3535 102.327 169.962 170.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1920 0.000512 1024 390 2640 35352 1.66621 100.422 52.5104 154.639 154.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1520 0.000256 2048 110 528 74592 7.13728 85.1988 209.774 302.153 302.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 480 0.000512 1024 80 768 27072 2.37603 1.66413 30.3523 52.431 86.9236 87.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1750 0.001024 512 290 768 17856 0.363744 7.60627 13.2072 21.2179 21.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 720 0.000128 1024 240 912 78336 19.443 6.80173 76.145 204.907 307.584 308.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 740 0.000512 2048 165 1584 28512 2.88768 3.47014 73.9738 104.959 185.361 185.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1510 6.4e-05 1024 170 528 289152 21.2705 13.5115 155.054 419.248 609.216 609.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 570 3.2e-05 512 130 384 294912 55.0089 12.8259 61.2612 396.033 525.401 525.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1710 0.001024 2048 190 192 18144 1.35987 5.70586 56.5735 63.6811 63.7416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 540 0.000256 1024 215 1632 18432 11.597 3.2488 33.2124 99.3101 147.562 147.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1920 0.000512 1024 390 2640 35280 1.66851 70.5845 52.5025 124.8 124.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1520 0.000256 2048 110 528 74448 7.10656 59.3429 209.523 276.016 276.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 480 0.000512 1024 80 768 26496 2.36989 1.64643 20.8802 52.1271 77.1245 77.2205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1750 0.001024 512 290 768 17712 0.362496 5.2136 13.1578 18.775 18.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 720 0.000128 1024 240 912 76032 19.7759 6.80445 62.8069 204.54 294.118 294.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 740 0.000512 2048 165 1584 28080 2.87283 3.42506 61.6316 103.977 171.979 172.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1510 6.4e-05 1024 170 528 288576 21.2766 13.5081 131.017 417.783 583.715 583.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 570 3.2e-05 512 130 384 276480 59.694 13.0601 49.181 408.438 530.637 530.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1710 0.001024 2048 190 192 18144 1.36042 4.50355 57.8002 63.705 63.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 540 0.000256 1024 215 1632 20736 11.7997 3.34378 31.7937 102.492 149.616 149.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1920 0.000512 1024 390 2640 35208 1.66765 59.6736 52.4947 113.88 113.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1520 0.000256 2048 110 528 74304 7.04602 50.3091 209.328 266.728 266.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 480 0.000512 1024 80 768 25920 2.35754 1.60973 17.9597 51.4479 73.4759 73.5683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1750 0.001024 512 290 768 17712 0.362208 4.55622 13.2046 18.166 18.2257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 720 0.000128 1024 240 912 73728 19.0901 6.73555 61.8302 198.488 286.338 286.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 740 0.000512 2048 165 1584 28224 2.8736 3.46314 62.216 104.577 173.202 173.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1510 6.4e-05 1024 170 528 288000 21.2461 13.5208 131.035 417.943 583.879 583.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 570 3.2e-05 512 130 384 294912 54.9442 12.8159 52.1109 396.175 516.314 516.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1710 0.001024 2048 190 192 17856 1.34963 4.86266 56.1973 62.4519 62.5091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 540 0.000256 1024 215 1632 18432 11.6108 3.25018 28.2056 99.5173 142.771 142.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1920 0.000512 1024 390 2640 35136 1.6649 59.7803 52.5053 113.993 114.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1520 0.000256 2048 110 528 74304 7.04922 50.7384 209.552 267.384 267.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 480 0.000512 1024 80 768 25344 2.36304 1.62442 17.498 51.5537 73.1396 73.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1750 0.001024 512 290 768 17568 0.359936 4.53891 13.1584 18.1003 18.1575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 720 0.000128 1024 240 912 84480 19.4719 6.85261 115.875 209.666 352.063 352.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 740 0.000512 2048 165 1584 28480 2.88416 3.46602 104.556 104.715 215.695 215.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1510 6.4e-05 1024 170 528 289920 21.2466 14.0172 219.156 418.93 673.483 673.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 570 3.2e-05 512 130 384 327680 55.1831 13.1405 95.8108 412.079 576.487 576.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1710 0.001024 2048 190 192 18320 1.36397 7.76941 59.2509 68.4252 68.4845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 540 0.000256 1024 215 1632 20480 11.9294 3.37293 51.0945 103.249 169.833 169.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1920 0.000512 1024 390 2640 35360 1.66845 99.3506 52.469 153.531 153.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1520 0.000256 2048 110 528 74560 7.07907 84.4228 209.553 301.097 301.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 480 0.000512 1024 80 768 26880 2.36656 1.64672 29.9432 52.1598 86.2175 86.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1750 0.001024 512 290 768 17840 0.3608 7.54794 13.1856 21.1368 21.1943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 720 0.000128 1024 240 912 81920 19.2638 6.81779 81.5833 206.539 314.4 314.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 740 0.000512 2048 165 1584 28160 2.87107 3.45546 74.0033 104.572 184.972 185.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1510 6.4e-05 1024 170 528 289280 21.2444 13.4998 158.48 419.441 612.804 612.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 570 3.2e-05 512 130 384 327680 55.0994 13.1322 69.2177 412.534 550.252 550.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1710 0.001024 2048 190 192 18240 1.36922 5.62842 58.2479 65.2872 65.3455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 540 0.000256 1024 215 1632 20480 11.932 3.36694 37.3876 103.451 156.319 156.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1920 0.000512 1024 390 2640 35200 1.66477 71.2535 52.4122 125.374 125.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1520 0.000256 2048 110 528 74400 7.0503 60.8399 209.444 277.375 277.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 480 0.000512 1024 80 768 26240 2.3585 1.64246 21.2991 51.8889 77.2886 77.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1750 0.001024 512 290 768 17760 0.362208 5.41402 13.2014 19.019 19.0772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 720 0.000128 1024 240 912 76800 19.8484 6.82189 63.4178 206.493 296.768 296.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 740 0.000512 2048 165 1584 27840 2.85702 3.41997 61.3155 103.844 171.509 171.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1510 6.4e-05 1024 170 528 288000 21.2634 13.502 130.327 417.518 582.741 582.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 570 3.2e-05 512 130 384 307200 57.2424 13.1441 54.3489 412.274 537.28 537.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1710 0.001024 2048 190 192 18000 1.35782 4.99328 57.7812 64.1756 64.2314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 540 0.000256 1024 215 1632 15360 12.5627 3.37645 23.5852 103.484 143.19 143.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1920 0.000512 1024 390 2640 35040 1.65933 59.1913 52.2623 113.158 113.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1520 0.000256 2048 110 528 74400 7.08643 50.4976 209.494 267.122 267.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 480 0.000512 1024 80 768 25920 2.37053 1.64387 17.4136 51.9577 73.4858 73.5777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1750 0.001024 512 290 768 17520 0.35968 4.50582 13.082 17.9881 18.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 720 0.000128 1024 240 912 81920 19.3344 6.81526 64.1441 206.598 297.083 297.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 740 0.000512 2048 165 1584 27520 2.86384 3.43859 56.8282 104.061 167.262 167.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1510 6.4e-05 1024 170 528 286720 21.1787 13.5408 121.317 415.911 572.079 572.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 570 3.2e-05 512 130 384 245760 57.8719 12.6177 41.081 384.872 496.71 496.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1710 0.001024 2048 190 192 17920 1.35725 4.95002 55.486 61.8344 61.8961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 540 0.000256 1024 215 1632 10240 12.2463 3.15949 15.3396 96.7267 127.655 127.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1920 0.000512 1024 390 2640 34880 1.64659 55.0093 52.1542 108.854 108.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1520 0.000256 2048 110 528 74240 7.05107 47.024 209.285 263.405 263.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 480 0.000512 1024 80 768 25600 2.38826 1.65254 16.636 52.0689 72.849 72.9475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1750 0.001024 512 290 768 17600 0.362496 4.06118 13.1912 17.657 17.7127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 720 0.000128 1024 240 900 82944 19.5111 6.97232 97.2013 208.957 332.833 332.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 740 0.000512 2048 165 1600 28544 2.88438 3.47341 93.78 104.879 205.088 205.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1510 6.4e-05 1024 170 500 289536 21.2634 13.5127 295.562 418.959 749.426 749.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 570 3.2e-05 512 130 400 327680 56.2221 13.3222 85.5925 417.633 573.044 573.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1710 0.001024 2048 190 200 18304 1.3647 7.05542 58.6281 67.0913 67.1497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 540 0.000256 1024 215 1650 22528 11.8653 3.40618 49.6548 104.575 169.686 169.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1920 0.000512 1024 390 2650 35392 1.66877 88.4595 52.4758 142.647 142.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1520 0.000256 2048 110 550 74496 7.05536 78.5133 209.586 295.196 295.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 480 0.000512 1024 80 800 26624 2.37805 1.66246 26.8649 52.3716 83.3789 83.4702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1750 0.001024 512 290 800 17856 0.362592 6.77424 13.2129 20.3914 20.4472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 720 0.000128 1024 240 900 81920 19.654 6.85037 62.9845 209.18 298.868 299.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 740 0.000512 2048 165 1600 28416 2.87949 3.47136 59.688 104.863 170.973 171.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1510 6.4e-05 1024 170 500 289280 21.3511 13.4956 278.548 419.359 732.889 733.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 570 3.2e-05 512 130 400 327680 56.3015 18.0992 56.0918 418.063 548.829 549.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1710 0.001024 2048 190 200 18240 1.36275 4.608 59.6643 65.6792 65.7348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 540 0.000256 1024 215 1650 22528 11.8947 3.41146 32.6364 104.71 152.838 152.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1920 0.000512 1024 390 2650 35328 1.66502 57.0982 52.476 111.283 111.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1520 0.000256 2048 110 550 74432 7.05194 50.6385 209.679 267.413 267.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 480 0.000512 1024 80 800 26624 2.38067 1.66931 17.5282 52.4565 74.1308 74.2259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1750 0.001024 512 290 800 17792 0.362304 4.43046 13.2013 18.0359 18.0941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 720 0.000128 1024 240 900 79872 19.4801 6.81165 50.5474 206.255 283.289 283.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 740 0.000512 2048 165 1600 28224 2.8703 3.45994 48.7711 104.479 159.652 159.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1510 6.4e-05 1024 170 500 288768 21.2893 13.4943 334.486 418.254 787.654 787.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 570 3.2e-05 512 130 400 319488 55.9737 13.1277 56.9127 412.173 538.458 538.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1710 0.001024 2048 190 200 18240 1.36618 4.01421 58.1876 63.61 63.6703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 540 0.000256 1024 215 1650 21504 11.7822 3.36486 25.8233 103.266 144.422 144.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1920 0.000512 1024 390 2650 35328 1.66502 46.9988 52.4651 101.172 101.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1520 0.000256 2048 110 550 74400 7.0591 133.128 209.449 349.683 349.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 480 0.000512 1024 80 800 26496 2.38445 1.66166 15.6543 52.2704 72.0706 72.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1750 0.001024 512 290 800 17760 0.364448 3.68826 13.1881 17.2827 17.3423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 720 0.000128 1024 240 900 83200 19.6598 6.8567 92.148 209.686 328.54 328.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 740 0.000512 2048 165 1600 28480 2.9 3.47341 87.3531 104.872 198.67 198.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1510 6.4e-05 1024 170 500 289280 21.354 13.5252 177.041 419.033 631.085 631.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 570 3.2e-05 512 130 400 327680 56.6008 13.3831 80.4275 419.064 569.742 569.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1710 0.001024 2048 190 200 18280 1.36806 6.54746 58.7918 66.7485 66.8081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 540 0.000256 1024 215 1650 23040 11.8929 3.4304 47.4958 104.948 167.945 168.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1920 0.000512 1024 390 2650 35400 1.67005 83.1406 52.5075 137.363 137.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1520 0.000256 2048 110 550 74480 7.07379 72.6811 209.601 289.4 289.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 480 0.000512 1024 80 800 26560 2.3863 1.66125 25.3451 52.3446 81.8345 81.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1750 0.001024 512 290 800 17840 0.363616 6.33446 13.2074 19.9463 20.0065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 720 0.000128 1024 240 900 81920 19.7339 6.85965 59.3939 209.896 296.075 296.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 740 0.000512 2048 165 1600 28320 2.88339 3.46099 56.1745 104.821 167.412 167.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1510 6.4e-05 1024 170 500 289280 21.2827 13.5208 114.532 419.375 568.84 568.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 570 3.2e-05 512 130 400 307200 57.2778 13.1441 49.0491 412.524 532.267 532.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1710 0.001024 2048 190 200 18240 1.3656 4.4183 58.166 63.9939 64.0532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 540 0.000256 1024 215 1650 20480 11.9336 3.37098 27.8967 103.355 146.743 146.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1920 0.000512 1024 390 2650 35360 1.66992 53.6373 52.5417 107.892 107.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1520 0.000256 2048 110 550 74400 7.19645 46.9496 209.633 263.822 263.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 480 0.000512 1024 80 800 26240 2.37907 1.65069 16.2877 52.2157 72.6323 72.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1750 0.001024 512 290 800 17760 0.363264 4.15731 13.1924 17.7538 17.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 720 0.000128 1024 240 900 80640 19.4707 6.82394 48.7596 206.359 281.609 281.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 740 0.000512 2048 165 1600 28320 2.89498 3.4775 46.5773 104.739 157.761 157.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1510 6.4e-05 1024 170 500 288960 21.3369 13.5252 95.514 418.773 549.28 549.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 570 3.2e-05 512 130 400 307200 57.337 13.1604 41.7329 412.254 524.751 524.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1710 0.001024 2048 190 200 18120 1.36035 3.61267 57.9178 62.9356 62.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 540 0.000256 1024 215 1650 19200 12.1037 3.37661 22.3026 103.338 141.305 141.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1920 0.000512 1024 390 2650 35280 1.66534 44.899 52.4514 99.06 99.1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1520 0.000256 2048 110 550 74400 7.08608 39.2869 209.595 256.011 256.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 480 0.000512 1024 80 800 26400 2.39418 1.66333 13.7731 52.4538 70.3856 70.4808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1750 0.001024 512 290 800 17760 0.361152 3.47341 13.2167 17.0932 17.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 720 0.000128 1024 240 900 76800 19.8223 6.81539 40.5597 206.38 273.775 273.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 740 0.000512 2048 165 1600 28160 2.87357 3.45491 39.9771 104.395 150.774 150.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1510 6.4e-05 1024 170 500 289280 21.3132 13.5005 241.818 419.122 695.887 695.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 570 3.2e-05 512 130 400 286720 59.2432 13.1241 33.4462 412.292 518.374 518.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1710 0.001024 2048 190 200 18080 1.35814 3.24106 57.9068 62.5486 62.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 540 0.000256 1024 215 1650 20480 11.926 3.36995 20.6994 103.375 139.554 139.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1920 0.000512 1024 390 2650 35200 1.66547 38.4854 52.3881 92.5818 92.6382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1520 0.000256 2048 110 550 74240 7.04774 33.9067 209.237 250.236 250.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 480 0.000512 1024 80 800 25600 2.37334 1.64368 11.8164 51.8519 67.7822 67.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1750 0.001024 512 290 800 17600 0.36192 2.97446 13.1237 16.5021 16.5601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 720 0.000128 1024 240 900 82944 19.4807 6.84166 127.567 208.468 362.55 362.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 740 0.000512 2048 165 1600 28512 2.89005 3.47181 119.312 104.878 230.626 230.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1510 6.4e-05 1024 170 500 289152 21.2712 13.5125 244.765 419.163 698.847 698.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 570 3.2e-05 512 130 400 319488 56.0059 13.142 105.827 412.498 587.743 587.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1710 0.001024 2048 190 200 18288 1.36602 9.0729 58.2084 68.6881 68.7476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 540 0.000256 1024 215 1650 21504 11.8015 3.36282 61.6812 103.311 180.338 180.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1920 0.000512 1024 390 2650 35376 1.66912 115.091 52.5219 169.325 169.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1520 0.000256 2048 110 550 74448 7.06752 99.2051 209.682 315.998 316.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 480 0.000512 1024 80 800 26688 2.38755 1.67082 34.9814 52.5196 91.6593 91.7579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1750 0.001024 512 290 800 17808 0.362496 8.56819 13.2034 22.1744 22.2343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 720 0.000128 1024 240 900 79872 19.4717 6.81373 76.431 206.299 309.214 309.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 740 0.000512 2048 165 1600 28224 2.87523 3.45382 73.8155 104.494 184.713 184.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1510 6.4e-05 1024 170 500 288768 21.2325 13.4963 151.606 418.355 604.823 604.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 570 3.2e-05 512 130 400 319488 55.9627 13.132 68.1095 412.184 549.666 549.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1710 0.001024 2048 190 200 18240 1.36221 5.92896 58.1663 65.5004 65.5626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 540 0.000256 1024 215 1650 21504 11.7879 3.36304 38.7307 103.293 157.36 157.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1920 0.000512 1024 390 2650 35328 1.66922 71.1434 52.4805 125.34 125.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1520 0.000256 2048 110 550 74400 7.0471 62.2281 209.508 278.827 278.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 480 0.000512 1024 80 800 26496 2.37363 1.66573 21.8334 52.2822 78.2554 78.3544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1750 0.001024 512 290 800 17760 0.362528 5.52003 13.1919 19.1197 19.1853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 720 0.000128 1024 240 900 78336 19.4621 6.80298 61.2235 204.473 292.16 292.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 740 0.000512 2048 165 1600 28224 2.88973 3.47341 60.6454 104.95 172.034 172.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1510 6.4e-05 1024 170 500 289152 21.2963 13.5086 123.427 419.291 581.533 581.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 570 3.2e-05 512 130 400 294912 55.0139 12.827 51.5101 396.144 515.761 515.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1710 0.001024 2048 190 200 18144 1.36467 4.80998 56.7031 62.9192 62.9762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 540 0.000256 1024 215 1650 18432 11.5964 3.25222 27.5794 99.3181 141.932 142.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1920 0.000512 1024 390 2650 35280 1.66707 57.9373 52.5188 112.163 112.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1520 0.000256 2048 110 550 74304 7.084 50.6284 209.539 267.293 267.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 480 0.000512 1024 80 800 25920 2.37789 1.64755 17.5712 52.1296 73.829 73.9214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1750 0.001024 512 290 800 17712 0.362496 4.45645 13.1983 18.06 18.1169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 720 0.000128 1024 240 900 79872 19.51 6.81984 53.6328 206.43 286.583 286.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 740 0.000512 2048 165 1600 28032 2.88563 3.47302 51.077 104.747 162.255 162.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1510 6.4e-05 1024 170 500 288768 21.2744 13.5742 105.393 418.491 558.86 558.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 570 3.2e-05 512 130 400 294912 54.9985 12.8205 44.3848 395.775 508.247 508.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1710 0.001024 2048 190 200 18048 1.36189 4.07571 57.5855 63.0656 63.1213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 540 0.000256 1024 215 1650 18432 11.5995 3.24765 23.4215 99.2993 137.754 137.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1920 0.000512 1024 390 2650 35136 1.66307 49.331 52.348 103.385 103.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1520 0.000256 2048 110 550 74304 7.04992 43.0838 209.5 259.678 259.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 480 0.000512 1024 80 800 26112 2.36829 1.6425 14.8644 51.8974 70.8732 70.9673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1750 0.001024 512 290 800 17664 0.363968 3.84502 13.1913 17.4412 17.4981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 720 0.000128 1024 240 900 82432 19.6924 6.85293 116.691 209.507 352.936 353.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 740 0.000512 2048 165 1600 28448 2.89792 3.4775 109.364 104.905 220.715 220.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1510 6.4e-05 1024 170 500 289408 21.3409 13.5282 226.214 419.262 680.474 680.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 570 3.2e-05 512 130 400 315392 56.7021 13.1973 96.5497 413.94 580.657 580.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1710 0.001024 2048 190 200 18256 1.36602 8.43747 58.2599 68.1059 68.1636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 540 0.000256 1024 215 1650 21504 11.8681 3.38102 56.683 103.666 175.784 175.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1920 0.000512 1024 390 2650 35336 1.66707 105.648 52.4775 159.835 159.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1520 0.000256 2048 110 550 74480 7.05664 91.689 209.784 308.572 308.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 480 0.000512 1024 80 800 26656 2.39075 1.6671 32.19 52.5305 88.874 88.9694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1750 0.001024 512 290 800 17808 0.363136 7.92573 13.2076 21.5385 21.5975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 720 0.000128 1024 240 900 78848 19.7433 6.82778 71.2399 207.006 305.011 305.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 740 0.000512 2048 165 1600 28224 2.87421 3.45949 69.0777 104.458 179.941 180.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1510 6.4e-05 1024 170 500 288512 21.281 13.681 143.422 418.378 596.893 597.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 570 3.2e-05 512 130 400 286720 57.6725 13.046 58.8053 403.956 533.746 533.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1710 0.001024 2048 190 200 18144 1.36221 5.39709 57.3372 64.1394 64.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 540 0.000256 1024 215 1650 17920 11.9314 3.34221 30.8122 101.252 147.524 147.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1920 0.000512 1024 390 2650 35280 1.66342 66.859 52.4316 121 121.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1520 0.000256 2048 110 550 74368 7.1127 58.3812 209.456 274.994 275.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 480 0.000512 1024 80 800 25984 2.37094 1.64202 19.8974 51.9603 75.9724 76.0683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1750 0.001024 512 290 800 17696 0.36032 5.27715 13.1552 18.8367 18.8928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 720 0.000128 1024 240 900 80640 19.9055 6.85261 59.9709 209.467 296.389 296.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 740 0.000512 2048 165 1600 27888 2.87744 3.45056 56.5043 104.301 167.204 167.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1510 6.4e-05 1024 170 500 288960 21.3618 13.6446 117.178 418.423 570.738 570.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 570 3.2e-05 512 130 400 301056 56.2932 13.0509 49.9007 403.964 523.473 523.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1710 0.001024 2048 190 200 18144 1.36403 4.61619 58.4582 64.4807 64.5386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 540 0.000256 1024 215 1650 16128 12.1939 3.30781 22.6803 101.317 139.683 139.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1920 0.000512 1024 390 2650 35112 1.65325 54.527 52.2784 108.501 108.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1520 0.000256 2048 110 550 74256 7.04198 48.0502 209.288 264.423 264.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 480 0.000512 1024 80 800 25536 2.37843 1.62826 16.0102 51.7366 71.8533 71.9437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1750 0.001024 512 290 800 17640 0.360864 4.23526 13.1577 17.796 17.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 720 0.000128 1024 240 900 71680 19.8434 6.76864 48.3004 202.359 277.462 277.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 740 0.000512 2048 165 1600 27776 2.86733 3.44474 50.6181 104.147 161.15 161.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1510 6.4e-05 1024 170 500 288512 21.2577 13.4995 105.651 418.55 559.082 559.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 570 3.2e-05 512 130 400 229376 59.5098 12.6141 34.6396 384.825 491.857 492.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1710 0.001024 2048 190 200 17920 1.35389 4.00195 55.3556 60.7539 60.8109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 540 0.000256 1024 215 1650 14336 11.7093 3.15741 18.7739 96.5999 130.419 130.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1920 0.000512 1024 390 2650 35168 1.67034 49.241 52.4357 103.388 103.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1520 0.000256 2048 110 550 74144 7.04883 43.2764 209.163 259.53 259.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 480 0.000512 1024 80 800 25984 2.37869 1.65014 14.8037 52.1107 71.0423 71.1375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1750 0.001024 512 290 800 17472 0.360448 3.8464 13.0822 17.3322 17.3872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 720 0.000128 1024 240 900 81920 19.6502 6.83811 113.494 209.005 349.179 349.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 740 0.000512 2048 165 1600 28416 2.88448 3.46666 108.468 104.659 219.55 219.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1510 6.4e-05 1024 170 500 289280 21.2615 13.4922 221.632 419.001 675.515 675.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 570 3.2e-05 512 130 400 327680 56.2882 13.3301 101.666 417.648 589.199 589.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1710 0.001024 2048 190 200 18240 1.35968 8.17098 58.5449 68.1169 68.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 540 0.000256 1024 215 1650 22528 11.879 3.40595 58.47 104.622 178.561 178.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1920 0.000512 1024 390 2650 35328 1.66621 101.775 52.4351 155.921 155.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1520 0.000256 2048 110 550 74432 7.12451 90.8124 209.498 307.48 307.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 480 0.000512 1024 80 800 26624 2.37978 1.6673 31.4913 52.4122 88.0533 88.1439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1750 0.001024 512 290 800 17792 0.362496 7.95306 13.1911 21.5495 21.6064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 720 0.000128 1024 240 900 81920 19.6777 6.84765 74.3838 209.12 310.223 310.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 740 0.000512 2048 165 1600 28416 2.88973 3.48285 70.854 104.95 182.247 182.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1510 6.4e-05 1024 170 500 288768 21.3106 13.5217 143.828 419.144 597.935 598.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 570 3.2e-05 512 130 400 327680 56.3138 13.3247 66.8879 417.755 554.548 554.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1710 0.001024 2048 190 200 18176 1.36192 5.60429 59.6009 66.6093 66.6691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 540 0.000256 1024 215 1650 20480 12.1324 3.41072 35.0675 104.721 155.517 155.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1920 0.000512 1024 390 2650 35200 1.66275 65.5452 52.3561 119.606 119.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1520 0.000256 2048 110 550 74368 7.04957 59.0689 209.529 275.692 275.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 480 0.000512 1024 80 800 26624 2.39088 1.67126 20.7088 52.5029 77.3763 77.4707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1750 0.001024 512 290 800 17664 0.36048 5.1505 13.1473 18.7001 18.7571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 720 0.000128 1024 240 900 79872 19.5053 6.81773 62.4477 206.581 295.543 295.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 740 0.000512 2048 165 1600 28032 2.88317 3.46931 59.3249 104.813 170.564 170.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1510 6.4e-05 1024 170 500 288768 21.2724 13.5005 122.814 418.778 576.495 576.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 570 3.2e-05 512 130 400 294912 54.981 12.8196 50.6795 396.054 514.805 515.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1710 0.001024 2048 190 200 18048 1.36192 4.81075 56.5636 62.7771 62.8364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 540 0.000256 1024 215 1650 18432 11.6104 3.24813 26.6076 99.3686 141.019 141.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1920 0.000512 1024 390 2650 35136 1.66093 54.0672 52.3843 108.157 108.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1520 0.000256 2048 110 550 74304 7.04928 50.4316 209.648 267.174 267.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 480 0.000512 1024 80 800 26112 2.37024 1.6447 17.2843 51.9348 73.3343 73.4294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1750 0.001024 512 290 800 17664 0.363872 4.36566 13.2086 17.9806 18.0388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 720 0.000128 1024 240 900 81920 19.693 6.84237 56.2477 209.266 292.24 292.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 740 0.000512 2048 165 1600 27648 2.86202 3.42746 51.2821 103.89 161.531 161.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1510 6.4e-05 1024 170 500 286720 21.3232 13.4904 107.968 417.902 560.814 560.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 570 3.2e-05 512 130 400 262144 58.4903 12.8101 40.2701 395.828 507.667 507.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1710 0.001024 2048 190 200 17920 1.35578 4.5928 56.3614 62.3507 62.4085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 540 0.000256 1024 215 1650 16384 11.8659 3.26042 21.3524 99.8225 136.84 137.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1920 0.000512 1024 390 2650 35072 1.66298 47.0357 52.3504 101.091 101.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1520 0.000256 2048 110 550 74240 7.05021 44.7017 209.506 261.302 261.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 480 0.000512 1024 80 800 25600 2.34653 1.61283 15.4295 51.2954 70.7815 70.8751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1750 0.001024 512 290 800 17408 0.3584 3.67002 13.0599 17.1303 17.1868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 720 0.000128 1024 240 900 80640 19.6122 6.84406 114.994 207.477 349.115 349.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 740 0.000512 2048 165 1600 28368 2.88768 3.46973 110.995 104.787 222.214 222.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1510 6.4e-05 1024 170 500 289152 21.3261 13.5291 225.365 419.192 679.543 679.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 570 3.2e-05 512 130 400 313344 55.8615 13.0601 98.2061 408.395 575.791 575.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1710 0.001024 2048 190 200 18216 1.36211 8.3144 57.7428 67.4611 67.5185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 540 0.000256 1024 215 1650 20736 12.1739 3.33706 55.2832 102.316 173.3 173.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1920 0.000512 1024 390 2650 35352 1.66627 106.009 52.5203 160.238 160.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1520 0.000256 2048 110 550 74448 7.05354 92.6341 209.744 309.475 309.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 480 0.000512 1024 80 800 26496 2.38982 1.65946 32.2335 52.4285 88.8115 88.9016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1750 0.001024 512 290 800 17784 0.36192 8.2185 13.2029 21.8245 21.8816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 720 0.000128 1024 240 900 78336 19.4565 6.8023 79.6511 204.454 310.555 310.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 740 0.000512 2048 165 1600 28224 2.88826 3.47178 78.7746 104.944 190.153 190.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1510 6.4e-05 1024 170 500 289152 21.2621 13.9866 160.505 419.233 615.115 615.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 570 3.2e-05 512 130 400 294912 55.0073 12.8207 66.354 396.026 530.474 530.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1710 0.001024 2048 190 200 18144 1.36208 6.29587 57.7495 65.4515 65.5118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 540 0.000256 1024 215 1650 18432 11.5922 3.24746 35.6225 99.3043 149.953 150.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1920 0.000512 1024 390 2650 35280 1.66915 75.4217 52.5128 129.647 129.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1520 0.000256 2048 110 550 74304 7.05581 65.9599 209.625 282.684 282.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 480 0.000512 1024 80 800 25920 2.38211 1.6425 22.8054 52.1228 79.05 79.1437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1750 0.001024 512 290 800 17712 0.362272 5.7984 13.2014 19.4037 19.4601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 720 0.000128 1024 240 900 76032 19.7821 6.80662 64.293 204.573 295.644 295.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 740 0.000512 2048 165 1600 27648 2.8713 3.42426 63.4628 103.993 173.823 173.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1510 6.4e-05 1024 170 500 286848 21.3762 13.5135 131.113 417.838 583.966 584.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 570 3.2e-05 512 130 400 276480 59.7154 13.0601 52.1944 408.485 533.73 533.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1710 0.001024 2048 190 200 17928 1.3545 4.87232 57.3534 63.6225 63.6788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 540 0.000256 1024 215 1650 20736 11.7967 3.39763 33.1262 102.506 151.006 151.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1920 0.000512 1024 390 2650 35208 1.66502 62.2405 52.5211 116.472 116.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1520 0.000256 2048 110 550 74304 7.05741 54.3149 209.742 271.158 271.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 480 0.000512 1024 80 800 25056 2.37472 1.61373 18.0503 51.4599 73.5947 73.6876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1750 0.001024 512 290 800 17496 0.360448 4.85786 13.1042 18.3651 18.4212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 720 0.000128 1024 240 900 73728 19.0915 6.73395 60.5541 198.323 284.894 285.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 740 0.000512 2048 165 1600 27648 2.87085 3.45731 61.4581 104.492 172.35 172.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1510 6.4e-05 1024 170 500 288000 21.2319 13.4902 126.494 417.603 578.948 579.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 570 3.2e-05 512 130 400 294912 54.9528 12.8136 52.6183 395.832 516.487 516.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1710 0.001024 2048 190 200 17856 1.35558 4.96013 56.2773 62.6362 62.6934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 540 0.000256 1024 215 1650 18432 11.6035 3.24589 28.9735 99.4336 143.438 143.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1920 0.000512 1024 390 2650 35136 1.66618 59.1979 52.4739 113.381 113.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1520 0.000256 2048 110 550 74016 7.08989 51.8773 209.069 268.08 268.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 480 0.000512 1024 80 800 25344 2.36429 1.62378 17.9988 51.5071 73.5976 73.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1750 0.001024 512 290 800 17568 0.363968 4.65974 13.1912 18.2591 18.3153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 720 0.000128 1024 240 900 69120 20.0339 6.8905 51.7034 201.508 280.327 280.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 740 0.000512 2048 165 1600 27360 2.85651 3.40685 54.7359 103.435 164.506 164.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1510 6.4e-05 1024 170 500 288000 21.3428 13.5188 114.858 417.686 567.536 567.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 570 3.2e-05 512 130 400 184320 61.77 11.8953 31.0757 371.17 476.189 476.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1710 0.001024 2048 190 200 17640 1.34726 4.33872 55.932 61.659 61.7144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 540 0.000256 1024 215 1650 11520 11.5992 3.08224 17.5334 93.3476 125.749 125.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1920 0.000512 1024 390 2650 34920 1.65888 53.8558 52.2816 107.836 107.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1520 0.000256 2048 110 550 74160 7.05424 47.9438 209.564 264.606 264.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 480 0.000512 1024 80 800 24480 2.35117 1.58659 15.8578 50.8318 70.731 70.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1750 0.001024 512 290 800 17280 0.358656 4.27498 13.0456 17.7221 17.7796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 720 0.000128 1024 240 900 81920 19.7469 6.85818 113.116 209.673 349.588 349.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 740 0.000512 2048 165 1600 28320 2.88678 3.46163 107.496 104.596 218.512 218.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1510 6.4e-05 1024 170 500 289280 21.2826 13.5148 219.211 418.938 673.076 673.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 570 3.2e-05 512 130 400 307200 57.2512 13.1402 94.1481 412.095 576.903 577.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1710 0.001024 2048 190 200 18240 1.36566 8.26992 58.114 67.7913 67.8423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 540 0.000256 1024 215 1650 20480 11.9311 3.36752 53.1322 103.25 171.867 172.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1920 0.000512 1024 390 2650 35360 1.67117 102.432 52.4894 156.634 156.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1520 0.000256 2048 110 550 74400 7.05622 89.5468 209.415 306.062 306.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 480 0.000512 1024 80 800 26240 2.37869 1.64979 30.9556 52.1628 87.242 87.3375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1750 0.001024 512 290 800 17760 0.361216 7.98608 13.1786 21.5698 21.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 720 0.000128 1024 240 900 76800 19.8188 6.8137 74.3148 206.541 307.676 307.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 740 0.000512 2048 165 1600 28160 2.87309 3.45837 74.0068 104.571 184.978 185.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1510 6.4e-05 1024 170 500 289280 21.2516 13.4934 151.38 419.509 605.759 605.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 570 3.2e-05 512 130 400 286720 59.2592 13.1267 60.5233 412.529 545.708 545.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1710 0.001024 2048 190 200 18080 1.35782 5.77946 57.9446 65.1229 65.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 540 0.000256 1024 215 1650 20480 11.9275 3.37024 37.3062 103.451 156.241 156.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1920 0.000512 1024 390 2650 35200 1.6665 70.7921 52.4307 124.931 124.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1520 0.000256 2048 110 550 74240 7.04544 62.3792 209.395 278.861 278.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 480 0.000512 1024 80 800 25600 2.37098 1.64205 21.3047 51.89 77.306 77.3997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1750 0.001024 512 290 800 17600 0.360448 5.38442 13.1324 18.9199 18.9781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 720 0.000128 1024 240 900 76800 19.8322 6.82189 63.0478 206.695 296.595 296.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 740 0.000512 2048 165 1600 27840 2.85475 3.41978 62.3078 103.943 172.599 172.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1510 6.4e-05 1024 170 500 288000 21.2539 13.6215 127.763 418.002 580.776 580.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 570 3.2e-05 512 130 400 307200 57.2865 13.1464 55.9768 412.693 539.37 539.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1710 0.001024 2048 190 200 18000 1.36397 5.20986 57.96 64.5774 64.6368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 540 0.000256 1024 215 1650 15360 12.5722 3.3769 24.3313 103.588 144.054 144.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1920 0.000512 1024 390 2650 35040 1.65888 59.7361 52.3321 113.77 113.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1520 0.000256 2048 110 550 74160 7.04086 52.2363 209.453 268.775 268.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 480 0.000512 1024 80 800 25920 2.3719 1.64893 18.2503 52.0128 74.3859 74.4796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1750 0.001024 512 290 800 17520 0.360512 4.74442 13.138 18.2873 18.3468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 720 0.000128 1024 240 900 71680 20.4702 6.81437 54.5174 206.626 288.613 288.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 740 0.000512 2048 165 1600 27520 2.8624 3.43686 57.5103 104.038 167.922 167.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1510 6.4e-05 1024 170 500 286720 21.1671 13.4165 117.27 415.826 567.804 567.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 570 3.2e-05 512 130 400 245760 57.8899 12.6144 41.9535 384.785 497.515 497.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1710 0.001024 2048 190 200 17920 1.35904 5.15533 55.5994 62.1552 62.2127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 540 0.000256 1024 215 1650 10240 12.242 3.15888 15.8908 96.7017 128.178 128.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1920 0.000512 1024 390 2650 34880 1.64947 55.0571 52.1644 108.914 108.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1520 0.000256 2048 110 550 73920 7.02403 48.8018 208.774 264.641 264.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 480 0.000512 1024 80 800 25600 2.38285 1.64864 17.2634 52.0547 73.4467 73.5447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1750 0.001024 512 290 800 17280 0.35728 4.22842 13.015 17.643 17.6988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 720 0.000128 1024 240 900 76800 19.8836 7.03107 56.035 206.742 289.885 290.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 740 0.000512 2048 165 1600 27200 2.87174 3.45027 54.1411 104.285 164.82 164.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1510 6.4e-05 1024 170 500 284800 21.3668 13.4884 111.996 416.94 563.917 564.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 570 3.2e-05 512 130 400 307200 57.2757 13.1447 50.1053 412.452 533.247 533.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1710 0.001024 2048 190 200 17600 1.34202 4.67149 57.2788 63.3352 63.3933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 540 0.000256 1024 215 1650 12800 12.9573 3.38227 18.9642 103.711 139.2 139.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1920 0.000512 1024 390 2650 34800 1.64931 52.4232 52.183 106.302 106.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1520 0.000256 2048 110 550 74000 7.05043 46.4147 209.276 262.782 262.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 480 0.000512 1024 80 800 25600 2.39232 1.65053 16.7536 52.1814 73.075 73.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1750 0.001024 512 290 800 17200 0.3584 4.23498 13.0198 17.6543 17.7143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 720 0.000128 1024 240 900 81920 19.6413 6.84474 90.2386 208.991 325.912 326.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 740 0.000512 2048 165 1620 28480 2.88714 3.47312 86.9041 104.854 198.191 198.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1510 6.4e-05 1024 170 540 289792 21.2566 13.5312 289.049 419.079 743.047 743.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 570 3.2e-05 512 130 420 286720 60.4872 13.3302 75.519 417.552 567.15 567.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1710 0.001024 2048 190 240 18080 1.36752 7.79312 59.763 68.9641 69.0176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 540 0.000256 1024 215 1620 20480 12.0935 3.41168 41.5653 104.556 161.809 161.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1920 0.000512 1024 390 2640 35424 1.66803 81.794 52.4913 135.998 136.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1520 0.000256 2048 110 540 74560 7.1536 70.9364 209.538 287.671 287.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 480 0.000512 1024 80 780 26496 2.38144 1.66298 24.5262 52.3561 81.0238 81.1188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1750 0.001024 512 290 780 17888 0.362496 6.08653 13.2024 19.6936 19.7509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 720 0.000128 1024 240 900 81920 19.6603 7.66992 60.3324 209.157 297.01 297.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 740 0.000512 2048 165 1620 28416 2.88358 3.46611 57.4254 104.829 168.676 168.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1510 6.4e-05 1024 170 540 289792 21.3427 13.6581 272.41 419.311 726.853 726.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 570 3.2e-05 512 130 420 278528 61.3404 13.3366 48.5935 418.038 541.577 541.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1710 0.001024 2048 190 240 18048 1.3703 5.19373 58.7161 65.3224 65.3814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 540 0.000256 1024 215 1620 20480 12.1205 3.40637 28.1829 104.695 148.592 148.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1920 0.000512 1024 390 2640 35392 1.67078 53.8789 52.5412 108.134 108.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1520 0.000256 2048 110 540 74496 7.068 47.1119 209.647 263.869 263.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 480 0.000512 1024 80 780 26368 2.38438 1.66502 16.3471 52.4481 72.942 73.0372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1750 0.001024 512 290 780 17856 0.362496 4.08781 13.2189 17.7111 17.7664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 720 0.000128 1024 240 900 79872 19.4992 6.8137 48.1379 206.496 281.137 281.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 740 0.000512 2048 165 1620 28224 2.87197 3.45475 45.9572 104.609 156.963 157.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1510 6.4e-05 1024 170 540 288768 21.3038 13.4902 265.437 418.759 719.121 719.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 570 3.2e-05 512 130 420 270336 60.9498 13.126 49.7068 412.636 536.686 536.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1710 0.001024 2048 190 240 17952 1.36227 4.15894 58.0943 63.6607 63.7168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 540 0.000256 1024 215 1620 18432 12.1486 3.36541 20.9211 103.387 140.01 140.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1920 0.000512 1024 390 2640 35328 1.66621 43.9617 52.5104 98.1779 98.2394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1520 0.000256 2048 110 540 74496 7.09018 121.83 209.78 338.744 338.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 480 0.000512 1024 80 780 26112 2.38288 1.65994 13.1828 52.335 69.6599 69.7569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1750 0.001024 512 290 780 17760 0.362304 3.39354 13.1733 16.9724 17.0324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 720 0.000128 1024 240 900 81920 19.6748 6.84758 43.1416 209.038 278.888 279.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 740 0.000512 2048 165 1620 28416 2.88797 3.48419 40.5215 104.903 151.87 151.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1510 6.4e-05 1024 170 540 289792 21.3489 13.4969 323.56 418.981 777.519 777.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 570 3.2e-05 512 130 420 262144 63.3175 13.3325 43.5833 417.684 538.184 538.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1710 0.001024 2048 190 240 17920 1.36253 3.93414 58.5322 63.8719 63.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 540 0.000256 1024 215 1620 20480 12.1343 3.40976 20.5148 104.869 141.109 141.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1920 0.000512 1024 390 2640 35328 1.67117 37.9965 52.4908 92.2007 92.2583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1520 0.000256 2048 110 540 74368 7.0767 120.941 209.279 337.341 337.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 480 0.000512 1024 80 780 26112 2.40064 1.67178 11.5031 52.4882 68.1653 68.2611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1750 0.001024 512 290 780 17792 0.364544 2.94131 13.2041 16.5529 16.6102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 720 0.000128 1024 240 900 81920 19.7784 6.85466 127.613 209.834 364.278 364.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 740 0.000512 2048 165 1620 28480 2.89568 3.47347 120.32 104.817 231.579 231.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1510 6.4e-05 1024 170 540 289920 21.3075 13.5229 265.324 419.32 719.604 719.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 570 3.2e-05 512 130 420 286720 60.7427 13.3878 102.706 419.357 596.464 596.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1710 0.001024 2048 190 240 18040 1.364 10.673 58.7282 70.8078 70.8669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 540 0.000256 1024 215 1620 20480 12.195 3.42803 58.597 105.02 179.424 179.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1920 0.000512 1024 390 2640 35400 1.66621 114.797 52.5306 169.037 169.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1520 0.000256 2048 110 540 74560 7.05981 97.8299 209.783 314.715 314.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 480 0.000512 1024 80 780 26400 2.38909 1.65862 34.404 52.3832 90.9336 91.0297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1750 0.001024 512 290 780 17880 0.363616 8.37008 13.2188 21.995 22.0528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 720 0.000128 1024 240 900 81920 19.7314 6.86054 79.4371 209.872 316.094 316.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 740 0.000512 2048 165 1620 28320 2.88166 3.47094 74.8772 104.783 186.085 186.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1510 6.4e-05 1024 170 540 289920 21.2406 13.5209 163.964 419.346 618.198 618.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 570 3.2e-05 512 130 420 266240 61.5598 13.139 61.8022 412.486 549.248 549.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1710 0.001024 2048 190 240 18000 1.36538 6.90173 58.1507 66.4588 66.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 540 0.000256 1024 215 1620 17920 12.223 3.36685 31.8299 103.35 150.956 151.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1920 0.000512 1024 390 2640 35360 1.66989 70.9443 52.5171 125.174 125.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1520 0.000256 2048 110 540 74480 7.04691 61.2882 209.841 278.217 278.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 480 0.000512 1024 80 780 26240 2.37373 1.64534 21.3749 52.2139 77.7063 77.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1750 0.001024 512 290 780 17840 0.361184 5.40086 13.2179 19.0223 19.0806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 720 0.000128 1024 240 900 76800 19.8763 6.85875 61.4326 206.523 294.88 295.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 740 0.000512 2048 165 1620 28320 2.8944 3.47542 60.6076 104.906 171.955 172.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1510 6.4e-05 1024 170 540 288960 21.3357 13.525 133.797 419.047 587.834 587.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 570 3.2e-05 512 130 420 276480 60.5412 13.1587 52.9934 412.584 539.548 539.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1710 0.001024 2048 190 240 17880 1.36054 5.43514 58.9967 65.8353 65.8945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 540 0.000256 1024 215 1620 19200 12.105 3.36998 28.8134 103.416 147.89 148.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1920 0.000512 1024 390 2640 35280 1.66765 58.0178 52.48 112.209 112.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1520 0.000256 2048 110 540 74400 7.04512 50.003 209.587 266.676 266.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 480 0.000512 1024 80 780 26400 2.39667 1.66605 17.584 52.4908 74.2371 74.3323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1750 0.001024 512 290 780 17760 0.362496 4.46166 13.191 18.0557 18.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 720 0.000128 1024 240 900 76800 19.8171 6.81645 52.2089 206.561 285.597 285.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 740 0.000512 2048 165 1620 28160 2.8776 3.46726 51.5808 104.571 162.569 162.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1510 6.4e-05 1024 170 540 289280 21.2745 13.4963 340.145 419.483 794.537 794.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 570 3.2e-05 512 130 420 245760 63.8527 13.1312 40.5271 412.63 530.412 530.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1710 0.001024 2048 190 240 17920 1.36806 4.76554 58.2074 64.3831 64.4428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 540 0.000256 1024 215 1620 15360 12.549 3.36682 20.2818 103.461 139.848 140.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1920 0.000512 1024 390 2640 35200 1.66685 49.0373 52.4182 103.165 103.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1520 0.000256 2048 110 540 74400 7.04861 42.1661 209.669 258.927 258.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 480 0.000512 1024 80 780 25600 2.3743 1.63885 14.7519 51.8946 70.7609 70.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1750 0.001024 512 290 780 17760 0.3624 3.84541 13.2246 17.4741 17.5324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 720 0.000128 1024 240 900 81408 19.6352 6.83827 116.373 208.496 351.536 351.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 740 0.000512 2048 165 1620 28512 2.89008 3.47466 110.456 104.89 221.781 221.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1510 6.4e-05 1024 170 540 289536 21.2475 13.5148 243.329 419.205 697.43 697.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 570 3.2e-05 512 130 420 270336 60.9897 13.1364 88.9503 412.692 576.041 576.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1710 0.001024 2048 190 240 18048 1.36774 9.9905 58.2056 69.6068 69.6664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 540 0.000256 1024 215 1620 18432 12.154 3.36627 48.3077 103.324 167.343 167.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1920 0.000512 1024 390 2640 35376 1.66598 105.202 52.505 159.418 159.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1520 0.000256 2048 110 540 74544 7.05386 89.5382 209.78 306.415 306.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 480 0.000512 1024 80 780 26496 2.38966 1.66502 31.755 52.5262 88.4335 88.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1750 0.001024 512 290 780 17856 0.362496 7.68122 13.2135 21.2969 21.3565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 720 0.000128 1024 240 900 79872 19.4724 6.8151 72.2846 206.253 305.022 305.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 740 0.000512 2048 165 1620 28224 2.86666 3.45498 68.6718 104.484 179.548 179.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1510 6.4e-05 1024 170 540 288768 21.2444 13.4905 152.85 418.274 605.989 606.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 570 3.2e-05 512 130 420 270336 60.9292 13.1236 59.5308 412.101 545.956 546.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1710 0.001024 2048 190 240 17952 1.36192 6.05389 58.0791 65.5365 65.5951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 540 0.000256 1024 215 1620 18432 12.1517 3.36515 31.0986 103.27 150.067 150.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1920 0.000512 1024 390 2640 35328 1.66707 66.1755 52.4491 120.335 120.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1520 0.000256 2048 110 540 74496 7.12931 56.4029 209.545 273.123 273.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 480 0.000512 1024 80 780 26112 2.38186 1.66227 19.428 52.268 75.8434 75.9369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1750 0.001024 512 290 780 17760 0.361632 5.10803 13.1623 18.6746 18.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 720 0.000128 1024 240 900 78336 19.458 6.7985 57.4039 204.288 288.14 288.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 740 0.000512 2048 165 1620 28224 2.88973 3.4696 56.5864 104.881 167.899 167.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1510 6.4e-05 1024 170 540 289152 21.303 13.6813 124.57 418.911 578.594 578.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 570 3.2e-05 512 130 420 221184 62.9555 12.8287 39.9644 395.714 511.738 511.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1710 0.001024 2048 190 240 17856 1.36099 5.38349 56.5123 63.2987 63.3553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 540 0.000256 1024 215 1620 13824 12.1662 3.24784 20.046 99.2325 134.877 135.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1920 0.000512 1024 390 2640 35280 1.66528 54.0502 52.4532 108.211 108.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1520 0.000256 2048 110 540 74448 7.05565 46.4814 209.566 263.146 263.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 480 0.000512 1024 80 780 25920 2.3809 1.64435 15.9645 52.0843 72.1747 72.2676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1750 0.001024 512 290 780 17712 0.362528 4.14672 13.1631 17.7139 17.7694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 720 0.000128 1024 240 900 79872 19.5219 6.81664 53.6605 206.47 286.663 286.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 740 0.000512 2048 165 1620 28032 2.88806 3.46819 51.0874 104.735 162.25 162.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1510 6.4e-05 1024 170 540 288768 21.2779 13.4966 112.549 418.436 565.889 566.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 570 3.2e-05 512 130 420 245760 60.1406 12.8149 39.7296 395.725 508.679 508.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1710 0.001024 2048 190 240 17856 1.36573 4.87597 57.6944 63.9792 64.0389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 540 0.000256 1024 215 1620 12288 12.3662 3.25117 15.914 99.2863 131.003 131.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1920 0.000512 1024 390 2640 35136 1.66381 48.4927 52.3204 102.521 102.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1520 0.000256 2048 110 540 74304 7.0673 42.2431 209.295 258.648 258.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 480 0.000512 1024 80 780 25344 2.38272 1.6439 14.2669 51.8901 70.2847 70.3795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1750 0.001024 512 290 780 17664 0.362496 3.69885 13.159 17.2627 17.3216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 720 0.000128 1024 240 900 76800 19.8534 6.82486 45.2492 206.489 278.603 278.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 740 0.000512 2048 165 1620 27840 2.86106 3.41517 44.1842 103.758 154.291 154.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1510 6.4e-05 1024 170 540 288000 21.2479 13.5769 96.6258 417.524 549.104 549.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 570 3.2e-05 512 130 420 245760 63.9077 13.148 34.8085 412.281 524.417 524.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1710 0.001024 2048 190 240 17760 1.3617 4.3561 57.8963 63.6581 63.7167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 540 0.000256 1024 215 1620 15360 12.5848 3.3776 17.0599 103.483 136.689 136.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1920 0.000512 1024 390 2640 35040 1.65888 41.9682 52.2651 95.9351 95.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1520 0.000256 2048 110 540 74160 7.08048 36.0016 209.064 252.188 252.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 480 0.000512 1024 80 780 25920 2.37968 1.64438 12.7236 51.9786 68.8243 68.9179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1750 0.001024 512 290 780 17520 0.361472 3.12115 13.0965 16.6231 16.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 720 0.000128 1024 240 900 82432 19.7259 6.85622 112.941 209.362 349.079 349.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 740 0.000512 2048 165 1620 28448 2.89466 3.48365 105.462 104.83 216.743 216.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1510 6.4e-05 1024 170 540 289856 21.3006 13.5193 232.176 418.978 686.101 686.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 570 3.2e-05 512 130 420 272384 61.083 13.2009 88.5754 413.61 576.739 576.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1710 0.001024 2048 190 240 18032 1.36397 9.24902 58.2554 68.9126 68.9692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 540 0.000256 1024 215 1620 19712 12.0843 3.38256 49.4559 103.598 168.708 168.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1920 0.000512 1024 390 2640 35392 1.67011 100.098 52.5005 154.314 154.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1520 0.000256 2048 110 540 74536 7.07123 86.237 209.623 302.974 303.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 480 0.000512 1024 80 780 26432 2.39379 1.67466 30.1274 52.4942 86.788 86.8823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1750 0.001024 512 290 780 17864 0.364544 7.5223 13.2114 21.14 21.1968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 720 0.000128 1024 240 900 78848 19.7483 6.83066 69.3585 207.007 303.134 303.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 740 0.000512 2048 165 1620 28224 2.87248 3.4577 67.4616 104.457 178.319 178.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1510 6.4e-05 1024 170 540 289408 21.2316 13.5233 147.2 418.378 600.459 600.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 570 3.2e-05 512 130 420 258048 60.6691 13.0454 54.2028 403.954 532.141 532.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1710 0.001024 2048 190 240 17920 1.35936 6.20954 57.2955 64.9063 64.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 540 0.000256 1024 215 1620 17920 11.9334 3.2976 29.6306 101.253 146.3 146.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1920 0.000512 1024 390 2640 35280 1.66742 63.4571 52.4126 117.58 117.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1520 0.000256 2048 110 540 74480 7.22819 55.3243 209.588 272.181 272.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 480 0.000512 1024 80 780 25984 2.37158 1.64454 19.3288 51.9621 75.4068 75.4995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1750 0.001024 512 290 780 17808 0.360896 4.89107 13.2078 18.5023 18.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 720 0.000128 1024 240 900 80640 19.8923 6.85235 59.1844 209.683 295.803 295.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 740 0.000512 2048 165 1620 27888 2.88115 3.44499 54.9622 104.399 165.762 165.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1510 6.4e-05 1024 170 540 288960 21.3548 13.5291 124.633 418.845 578.494 578.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 570 3.2e-05 512 130 420 258048 60.7323 13.0576 46.1806 404.377 524.617 524.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1710 0.001024 2048 190 240 17808 1.35994 5.44118 57.19 64.0366 64.0963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 540 0.000256 1024 215 1620 16128 12.1901 3.30547 23.0983 101.422 140.197 140.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1920 0.000512 1024 390 2640 35280 1.67018 53.2121 52.543 107.467 107.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1520 0.000256 2048 110 540 74424 7.05536 46.318 209.785 263.201 263.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 480 0.000512 1024 80 780 25536 2.37757 1.62886 16.03 51.7812 71.9163 72.0118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1750 0.001024 512 290 780 17640 0.362048 4.1544 13.1416 17.7007 17.7622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 720 0.000128 1024 240 900 71680 19.8195 6.76243 46.8379 202.557 276.168 276.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 740 0.000512 2048 165 1620 27776 2.8696 3.4441 48.766 104.264 159.414 159.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1510 6.4e-05 1024 170 540 288512 21.2536 13.9245 108.654 419.021 562.984 563.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 570 3.2e-05 512 130 420 229376 59.4953 12.6245 36.0002 385.207 493.599 493.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1710 0.001024 2048 190 240 17696 1.35808 4.53427 56.4903 62.4258 62.4818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 540 0.000256 1024 215 1620 14336 11.6991 3.15597 17.5646 96.6928 129.301 129.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1920 0.000512 1024 390 2640 35168 1.66454 46.6954 52.4713 100.876 100.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1520 0.000256 2048 110 540 74368 7.05117 40.588 209.797 257.48 257.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 480 0.000512 1024 80 780 25984 2.37962 1.65069 14.5391 52.1657 70.8349 70.9275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1750 0.001024 512 290 780 17696 0.362496 3.68304 13.2196 17.3094 17.3668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 720 0.000128 1024 240 900 71680 20.2273 6.81165 41.2635 204.862 273.362 273.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 740 0.000512 2048 165 1620 28000 2.88973 3.46112 42.7541 104.655 153.833 153.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1510 6.4e-05 1024 170 540 288960 21.2917 13.5252 97.3969 418.128 550.474 550.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 570 3.2e-05 512 130 420 215040 61.2631 12.6382 30.5624 384.927 489.661 489.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1710 0.001024 2048 190 240 17640 1.35578 4.01936 55.3947 60.8104 60.8701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 540 0.000256 1024 215 1620 8960 12.4266 3.16211 10.5821 96.684 123.039 123.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1920 0.000512 1024 390 2640 35000 1.65888 41.044 52.2703 95.015 95.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1520 0.000256 2048 110 540 74200 7.08291 36.7106 209.314 253.15 253.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 480 0.000512 1024 80 780 24640 2.39315 1.62538 11.5994 51.5899 67.3081 67.4017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1750 0.001024 512 290 780 17640 0.360448 3.29523 13.2091 16.9063 16.9639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 720 0.000128 1024 240 900 81920 19.6615 6.84333 106.142 208.974 341.815 341.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 740 0.000512 2048 165 1620 28416 2.88342 3.46717 100.837 104.776 212.036 212.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1510 6.4e-05 1024 170 540 289792 21.2532 13.4984 221.309 418.953 675.143 675.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 570 3.2e-05 512 130 420 278528 61.3304 13.3181 86.6945 417.597 579.208 579.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1710 0.001024 2048 190 240 18048 1.36806 9.02758 60.7539 71.1916 71.2487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 540 0.000256 1024 215 1620 20480 12.1147 3.40922 49.04 104.608 169.359 169.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1920 0.000512 1024 390 2640 35392 1.67069 92.2791 52.4941 146.486 146.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1520 0.000256 2048 110 540 74496 7.06502 82.0941 209.469 298.672 298.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 480 0.000512 1024 80 780 26368 2.3831 1.67446 28.6947 52.4064 85.2587 85.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1750 0.001024 512 290 780 17856 0.360544 7.18346 13.2032 20.7901 20.8466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 720 0.000128 1024 240 900 81920 19.677 6.87344 72.4079 209.117 308.27 308.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 740 0.000512 2048 165 1620 28416 2.88854 3.48416 68.2987 104.951 179.697 179.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1510 6.4e-05 1024 170 540 289792 21.2558 13.5004 150.812 419.15 604.852 604.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 570 3.2e-05 512 130 420 262144 63.3011 13.3325 55.7014 417.753 550.358 550.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1710 0.001024 2048 190 240 17920 1.36531 6.42662 59.5476 67.383 67.4443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 540 0.000256 1024 215 1620 20480 12.126 3.41008 33.5119 104.722 153.955 154.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1920 0.000512 1024 390 2640 35328 1.67222 60.9607 52.5082 115.185 115.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1520 0.000256 2048 110 540 74368 7.04262 56.1161 209.353 272.558 272.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 480 0.000512 1024 80 780 26112 2.40346 1.67072 19.1655 52.5082 75.8495 75.9483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1750 0.001024 512 290 780 17792 0.363456 4.81037 13.2565 18.4749 18.5344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 720 0.000128 1024 240 900 79872 19.5374 6.81194 58.9804 206.601 292.123 292.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 740 0.000512 2048 165 1620 28032 2.88358 3.47101 56.378 104.85 167.653 167.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1510 6.4e-05 1024 170 540 288768 21.2833 15.4884 124.878 418.832 580.608 580.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 570 3.2e-05 512 130 420 245760 60.1046 12.8166 43.8546 396.101 513.145 513.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1710 0.001024 2048 190 240 17856 1.36662 5.35085 56.689 63.4496 63.5079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 540 0.000256 1024 215 1620 12288 12.3652 3.24637 17.0946 99.3799 132.268 132.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1920 0.000512 1024 390 2640 35136 1.66106 50.1926 52.3733 104.27 104.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1520 0.000256 2048 110 540 74304 7.04896 47.12 209.502 263.712 263.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 480 0.000512 1024 80 780 25344 2.38173 1.64224 15.7278 51.937 71.7864 71.8768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1750 0.001024 512 290 780 17664 0.36064 3.97891 13.1719 17.5532 17.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 720 0.000128 1024 240 900 81920 19.6833 6.84739 56.6754 209.464 292.858 293.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 740 0.000512 2048 165 1620 27648 2.85706 3.42602 51.7894 104.047 162.193 162.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1510 6.4e-05 1024 170 540 288768 21.2179 13.8916 116.384 418.286 569.903 570.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 570 3.2e-05 512 130 420 196608 65.956 12.8056 33.1151 396.188 508.332 508.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1710 0.001024 2048 190 240 17664 1.35578 5.43094 57.4092 64.2362 64.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 540 0.000256 1024 215 1620 16384 11.8604 3.24746 20.7691 99.482 135.544 135.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1920 0.000512 1024 390 2640 35072 1.66298 44.7159 52.3815 98.8036 98.8549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1520 0.000256 2048 110 540 74240 7.12275 43.858 209.525 260.551 260.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 480 0.000512 1024 80 780 24576 2.36653 1.61802 14.8088 51.3462 70.2389 70.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1750 0.001024 512 290 780 17664 0.362368 3.71302 13.2198 17.3377 17.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 720 0.000128 1024 240 900 71680 20.4954 6.81584 45.0991 206.601 279.209 279.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 740 0.000512 2048 165 1620 27520 2.86099 3.43485 47.5479 103.973 157.887 157.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1510 6.4e-05 1024 170 540 286720 21.1473 13.4171 104.999 416.116 555.814 555.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 570 3.2e-05 512 130 420 163840 67.2112 12.6184 25.525 384.877 490.501 490.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1710 0.001024 2048 190 240 17600 1.35571 5.0064 55.3844 61.7885 61.8473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 540 0.000256 1024 215 1620 10240 12.2356 3.16106 12.6215 96.7257 124.931 125.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1920 0.000512 1024 390 2640 34880 1.65021 41.0358 52.1575 94.8892 94.9474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1520 0.000256 2048 110 540 74240 7.06432 39.8078 209.491 256.409 256.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 480 0.000512 1024 80 780 25600 2.3904 1.64672 13.9146 52.0658 70.1177 70.2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1750 0.001024 512 290 780 17600 0.36208 3.35667 13.2078 16.9696 17.0271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 720 0.000128 1024 240 896 81920 19.6235 6.84352 89.4927 209.012 325.163 325.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 740 0.000512 2048 165 1600 28480 2.88563 3.47616 85.2993 104.842 196.576 196.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1510 6.4e-05 1024 170 512 289792 21.2808 13.5036 264.988 418.873 718.774 718.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 570 3.2e-05 512 130 384 303104 58.7085 13.3284 75.461 417.55 565.314 565.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1710 0.001024 2048 190 192 18368 1.36726 6.2975 58.7211 66.43 66.4883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 540 0.000256 1024 215 1664 20480 12.1015 3.40954 41.4467 104.557 161.696 161.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1920 0.000512 1024 390 2624 35424 1.67059 80.3623 52.4615 134.536 134.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1520 0.000256 2048 110 512 74752 7.0615 66.3754 209.567 283.046 283.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 480 0.000512 1024 80 768 26624 2.37779 1.66912 23.745 52.3567 80.2478 80.3411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1750 0.001024 512 290 768 17920 0.362496 5.95763 13.2191 19.5803 19.6342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 720 0.000128 1024 240 896 81920 19.6476 6.84237 58.4736 209.206 294.361 294.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 740 0.000512 2048 165 1600 28416 2.87949 3.46496 55.0932 104.865 166.376 166.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1510 6.4e-05 1024 170 512 289792 21.3196 13.4984 247.494 419.412 701.853 701.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 570 3.2e-05 512 130 384 294912 59.5987 13.3336 47.8612 418.04 539.102 539.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1710 0.001024 2048 190 192 18304 1.36192 4.11949 59.6913 65.2148 65.2734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 540 0.000256 1024 215 1664 20480 12.11 3.40582 27.2481 104.72 147.666 147.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1920 0.000512 1024 390 2624 35392 1.67254 51.8124 52.5258 106.052 106.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1520 0.000256 2048 110 512 74688 7.06282 43.3427 209.723 260.171 260.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 480 0.000512 1024 80 768 26624 2.38541 1.66912 15.6146 52.466 72.2336 72.3276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1750 0.001024 512 290 768 17856 0.362432 3.92339 13.203 17.5304 17.5884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 720 0.000128 1024 240 896 79872 19.4909 6.81984 47.4325 206.447 280.38 280.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 740 0.000512 2048 165 1600 28224 2.86723 3.45846 45.0581 104.566 156.021 156.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1510 6.4e-05 1024 170 512 288768 21.3106 13.4943 242.796 418.663 696.394 696.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 570 3.2e-05 512 130 384 294912 58.3811 13.1297 41.8797 412.489 526.141 526.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1710 0.001024 2048 190 192 18240 1.36346 3.5496 59.134 64.0895 64.1475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 540 0.000256 1024 215 1664 18432 12.1546 3.3647 20.7482 103.366 139.819 139.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1920 0.000512 1024 390 2624 35328 1.66829 42.8872 52.4654 97.0631 97.1186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1520 0.000256 2048 110 512 74688 7.07744 35.9376 209.947 253.007 253.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 480 0.000512 1024 80 768 26496 2.3759 1.66298 13.0589 52.3202 69.5175 69.6158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1750 0.001024 512 290 768 17856 0.36304 3.25411 13.2204 16.8822 16.9397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 720 0.000128 1024 240 896 81920 19.6883 6.84554 42.4407 209.127 278.292 278.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 740 0.000512 2048 165 1600 28416 2.89114 3.47786 39.4076 104.94 150.791 150.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1510 6.4e-05 1024 170 512 289792 21.3609 14.3109 295.032 419.154 749.989 750.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 570 3.2e-05 512 130 384 294912 59.6346 13.3255 47.1676 417.835 538.233 538.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1710 0.001024 2048 190 192 18176 1.35987 3.22781 58.474 63.1045 63.1605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 540 0.000256 1024 215 1664 20480 12.1236 3.40787 20.1324 104.723 140.569 140.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1920 0.000512 1024 390 2624 35328 1.67078 37.0737 52.4828 91.2673 91.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1520 0.000256 2048 110 512 74624 7.05379 114.297 209.57 330.968 331.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 480 0.000512 1024 80 768 26624 2.39101 1.66912 11.3443 52.5098 68.0126 68.1064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1750 0.001024 512 290 768 17792 0.362624 2.84813 13.1932 16.4441 16.4999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 720 0.000128 1024 240 896 81920 19.7885 6.85936 122.764 209.66 359.268 359.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 740 0.000512 2048 165 1600 28480 2.89453 3.46726 115.26 104.723 226.421 226.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1510 6.4e-05 1024 170 512 289600 21.3394 13.5264 237.706 418.972 691.682 691.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 570 3.2e-05 512 130 384 307200 58.607 13.3833 101.371 419.258 592.892 593.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1710 0.001024 2048 190 192 18360 1.36493 8.54426 59.8444 69.7962 69.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 540 0.000256 1024 215 1664 20480 12.1928 3.42614 56.8965 104.929 177.628 177.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1920 0.000512 1024 390 2624 35400 1.66912 109.402 52.449 163.565 163.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1520 0.000256 2048 110 512 74720 7.05146 89.4956 209.544 306.135 306.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 480 0.000512 1024 80 768 26560 2.38621 1.65875 32.3947 52.3375 88.8799 88.9752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1750 0.001024 512 290 768 17920 0.362496 7.94912 13.2219 21.5758 21.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 720 0.000128 1024 240 896 81920 19.7419 6.8584 75.5643 209.89 312.245 312.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 740 0.000512 2048 165 1600 28320 2.88483 3.47034 70.6917 104.791 181.91 181.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1510 6.4e-05 1024 170 512 289280 21.2896 13.5148 145.736 419.443 600.117 600.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 570 3.2e-05 512 130 384 286720 59.3275 13.1414 60.9642 412.521 546.225 546.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1710 0.001024 2048 190 192 18320 1.36614 5.48253 59.3108 66.205 66.2622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 540 0.000256 1024 215 1664 17920 12.2161 3.3705 31.2431 103.354 150.363 150.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1920 0.000512 1024 390 2624 35360 1.66742 67.1201 52.4941 121.326 121.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1520 0.000256 2048 110 512 74640 7.06662 54.803 209.611 271.522 271.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 480 0.000512 1024 80 768 26240 2.37907 1.64864 19.8849 52.2156 76.2233 76.3167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1750 0.001024 512 290 768 17840 0.361344 5.11427 13.2016 18.7206 18.7783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 720 0.000128 1024 240 896 76800 19.8973 6.82422 59.0053 206.369 292.287 292.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 740 0.000512 2048 165 1600 28320 2.89472 3.47363 57.8612 104.828 169.131 169.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1510 6.4e-05 1024 170 512 288960 21.7176 13.5219 120.034 418.706 574.115 574.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 570 3.2e-05 512 130 384 276480 60.554 13.1593 48.1584 412.516 534.656 534.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1710 0.001024 2048 190 192 18240 1.36627 4.32742 59.1667 64.905 64.9652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 540 0.000256 1024 215 1664 19200 12.1112 3.36851 27.6317 103.338 146.629 146.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1920 0.000512 1024 390 2624 35280 1.66502 55.1306 52.402 109.24 109.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1520 0.000256 2048 110 512 74640 7.0553 45.6718 209.577 262.348 262.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 480 0.000512 1024 80 768 26400 2.39427 1.66774 16.4308 52.4536 73.0454 73.1381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1750 0.001024 512 290 768 17760 0.361312 4.22278 13.1628 17.7898 17.8469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 720 0.000128 1024 240 896 76800 19.8211 6.8137 50.6936 206.414 283.931 284.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 740 0.000512 2048 165 1600 28160 2.87869 3.46522 50.0221 104.503 160.939 161.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1510 6.4e-05 1024 170 512 289280 21.2719 13.4998 305.85 419.201 759.956 760.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 570 3.2e-05 512 130 384 286720 59.2714 13.1254 43.568 412.538 528.766 528.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1710 0.001024 2048 190 192 18240 1.36371 4.21843 58.2695 63.8935 63.9543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 540 0.000256 1024 215 1664 15360 12.5535 3.37226 19.265 103.396 138.768 138.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1920 0.000512 1024 390 2624 35200 1.66707 47.2736 52.3515 101.334 101.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1520 0.000256 2048 110 512 74560 7.19466 39.0164 209.467 255.72 255.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 480 0.000512 1024 80 768 25600 2.37366 1.64186 13.8928 51.8615 69.8653 69.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1750 0.001024 512 290 768 17760 0.36192 3.63587 13.1988 17.2384 17.2954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 720 0.000128 1024 240 896 76800 19.9139 6.83008 46.362 206.439 279.737 279.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 740 0.000512 2048 165 1600 28000 2.88992 3.47488 45.4369 104.726 156.601 156.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1510 6.4e-05 1024 170 512 288000 21.3988 13.5202 332.059 418.76 785.865 785.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 570 3.2e-05 512 130 384 256000 62.8809 13.1657 35.6652 412.573 524.545 524.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1710 0.001024 2048 190 192 18200 1.3681 3.98797 58.2089 63.6089 63.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 540 0.000256 1024 215 1664 19200 12.1294 3.3823 21.8526 103.431 140.977 141.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1920 0.000512 1024 390 2624 35200 1.66502 43.2681 52.3975 97.3746 97.4304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1520 0.000256 2048 110 512 74400 7.04528 35.5245 209.116 251.73 251.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 480 0.000512 1024 80 768 25600 2.38797 1.64045 12.5447 51.906 68.5802 68.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1750 0.001024 512 290 768 17600 0.360672 3.27734 13.1073 16.7885 16.8441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 720 0.000128 1024 240 896 81408 19.6183 6.84163 112.401 208.259 347.308 347.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 740 0.000512 2048 165 1600 28416 2.8831 3.47008 106.033 104.899 217.358 217.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1510 6.4e-05 1024 170 512 289536 21.2498 13.5112 220.547 418.735 674.177 674.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 570 3.2e-05 512 130 384 294912 58.4186 13.1388 89.6792 412.257 573.758 573.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1710 0.001024 2048 190 192 18336 1.36602 7.63811 58.1612 67.2077 67.2657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 540 0.000256 1024 215 1664 18432 12.1524 3.36486 47.4674 103.21 166.375 166.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1920 0.000512 1024 390 2624 35424 1.66912 101.191 52.4878 155.389 155.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1520 0.000256 2048 110 512 74736 7.05946 82.5315 209.572 299.204 299.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 480 0.000512 1024 80 768 26688 2.38538 1.6711 30.2143 52.4658 86.837 86.9323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1750 0.001024 512 290 768 17904 0.361216 7.31162 13.2076 20.9239 20.9816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 720 0.000128 1024 240 896 79872 19.4858 6.816 69.8939 206.309 302.693 302.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 740 0.000512 2048 165 1600 28224 2.86797 3.46064 65.9932 104.499 176.894 176.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1510 6.4e-05 1024 170 512 288768 21.2464 13.4944 138.239 418.362 591.473 591.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 570 3.2e-05 512 130 384 294912 58.3419 13.1276 60.1311 412.26 544.132 544.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1710 0.001024 2048 190 192 18240 1.35994 5.05446 58.1194 64.5773 64.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 540 0.000256 1024 215 1664 18432 12.1493 3.36685 30.2852 103.293 149.273 149.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1920 0.000512 1024 390 2624 35328 1.66672 63.2742 52.4308 117.415 117.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1520 0.000256 2048 110 512 74688 7.09552 51.6988 209.617 268.454 268.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 480 0.000512 1024 80 768 26496 2.37626 1.66061 19.0892 52.2834 75.5074 75.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1750 0.001024 512 290 768 17856 0.36208 4.85078 13.2089 18.4649 18.5212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 720 0.000128 1024 240 896 78336 19.4568 6.80019 55.3851 204.299 286.135 286.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 740 0.000512 2048 165 1600 28224 2.89043 3.47162 54.4338 104.892 165.76 165.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1510 6.4e-05 1024 170 512 289152 21.283 13.5145 112.583 418.922 566.429 566.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 570 3.2e-05 512 130 384 258048 58.9917 12.835 42.6246 395.719 510.44 510.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1710 0.001024 2048 190 192 18144 1.35997 4.15792 57.5836 63.1428 63.2013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 540 0.000256 1024 215 1664 13824 12.1664 3.24602 18.8648 99.2283 133.684 133.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1920 0.000512 1024 390 2624 35280 1.67117 51.704 52.6766 106.095 106.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1520 0.000256 2048 110 512 74592 7.09018 42.3549 209.65 259.138 259.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 480 0.000512 1024 80 768 25920 2.38077 1.64253 15.0075 52.0877 71.2172 71.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1750 0.001024 512 290 768 17712 0.360448 3.90963 13.1433 17.4557 17.5147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 720 0.000128 1024 240 896 79872 19.5239 6.81574 51.2232 206.615 284.373 284.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 740 0.000512 2048 165 1600 28032 2.88768 3.4672 48.6138 104.846 159.889 159.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1510 6.4e-05 1024 170 512 288768 21.2937 13.4989 100.332 418.864 554.121 554.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 570 3.2e-05 512 130 384 245760 60.1344 12.8188 36.205 396.129 505.562 505.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1710 0.001024 2048 190 192 18048 1.35622 4.1264 56.4531 61.9796 62.0383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 540 0.000256 1024 215 1664 12288 12.3674 3.24682 15.7423 99.3919 130.936 131.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1920 0.000512 1024 390 2624 35136 1.66685 0 52.3448 54.0213 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 720 0.000128 1024 240 896 76800 19.8724 6.82525 43.8076 206.668 277.361 277.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 740 0.000512 2048 165 1600 27840 2.85987 3.41197 42.1035 103.928 152.378 152.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1510 6.4e-05 1024 170 512 288000 21.2677 13.5021 87.4328 417.86 540.194 540.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 570 3.2e-05 512 130 384 245760 63.8957 13.1422 32.0486 412.672 522.031 522.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1710 0.001024 2048 190 192 18000 1.3551 3.56192 58.8848 63.8454 63.9035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 540 0.000256 1024 215 1664 15360 12.5707 3.37709 17.0943 103.574 136.803 136.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1920 0.000512 1024 390 2624 35040 1.65299 40.2883 52.2772 94.2644 94.3221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1520 0.000256 2048 110 512 74400 7.0455 33.1909 209.398 249.68 249.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 480 0.000512 1024 80 768 25920 2.3753 1.64781 12.1779 52.0074 68.3102 68.4048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1750 0.001024 512 290 768 17520 0.361344 2.97984 13.0911 16.4756 16.5344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 720 0.000128 1024 240 896 80640 19.89 6.85914 104.5 209.534 340.977 341.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 740 0.000512 2048 165 1600 28448 2.89997 3.48256 99.9404 105.028 211.423 211.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1510 6.4e-05 1024 170 512 289408 21.3466 13.738 205.668 419.31 660.19 660.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 570 3.2e-05 512 130 384 301056 58.106 13.197 88.7457 413.992 574.317 574.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1710 0.001024 2048 190 192 18312 1.3673 7.43712 58.2914 67.1376 67.1962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 540 0.000256 1024 215 1664 19712 12.0918 3.37971 47.8914 103.683 167.228 167.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1920 0.000512 1024 390 2624 35392 1.66509 94.679 52.6799 149.066 149.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1520 0.000256 2048 110 512 74704 7.0537 77.6717 209.749 294.515 294.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 480 0.000512 1024 80 768 26656 2.39552 1.66714 28.0658 52.5356 84.7642 84.8578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1750 0.001024 512 290 768 17864 0.361088 7.13114 13.2046 20.7385 20.7962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 720 0.000128 1024 240 896 78848 19.7363 6.8231 65.4028 207.187 299.342 299.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 740 0.000512 2048 165 1600 28224 2.87347 3.45907 63.0548 104.561 174.021 174.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1510 6.4e-05 1024 170 512 288512 21.2917 13.5149 131.392 418.805 585.134 585.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 570 3.2e-05 512 130 384 286720 57.6742 13.0486 54.8887 404.481 530.363 530.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1710 0.001024 2048 190 192 18256 1.36397 5.02579 58.5373 64.9692 65.0278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 540 0.000256 1024 215 1664 17920 11.936 3.30173 28.0892 101.334 144.842 144.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1920 0.000512 1024 390 2624 35280 1.66912 59.8898 52.4315 114.032 114.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1520 0.000256 2048 110 512 74592 7.05338 49.7828 209.567 266.446 266.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 480 0.000512 1024 80 768 25984 2.37242 1.64397 17.7055 52.0036 73.8268 73.9205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1750 0.001024 512 290 768 17808 0.36192 4.66125 13.2031 18.2695 18.3254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 720 0.000128 1024 240 896 80640 19.9091 6.85549 56.8758 209.553 293.384 293.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 740 0.000512 2048 165 1600 27888 2.88086 3.44707 52.9212 104.312 163.632 163.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1510 6.4e-05 1024 170 512 288960 21.3446 13.5249 111.504 418.662 565.161 565.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 570 3.2e-05 512 130 384 258048 60.7443 13.056 42.1461 403.995 520.206 520.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1710 0.001024 2048 190 192 18144 1.35971 3.9848 59.3933 64.7799 64.8367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 540 0.000256 1024 215 1664 16128 12.2045 3.30611 21.62 101.323 138.634 138.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1920 0.000512 1024 390 2624 35280 1.66707 50.7769 52.4595 104.946 104.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1520 0.000256 2048 110 512 74592 7.09069 42.3892 209.541 259.063 259.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 480 0.000512 1024 80 768 25536 2.38166 1.62797 14.8107 51.7354 70.6554 70.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1750 0.001024 512 290 768 17640 0.360448 3.84397 13.1112 17.3571 17.4141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 720 0.000128 1024 240 896 71680 19.8367 7.36461 45.1985 202.379 274.974 275.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 740 0.000512 2048 165 1600 27776 2.87002 3.44646 46.2501 104.377 157.021 157.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1510 6.4e-05 1024 170 512 288512 21.2627 13.5025 98.0844 418.591 551.57 551.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 570 3.2e-05 512 130 384 229376 59.5262 12.6197 33.0665 384.867 490.352 490.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1710 0.001024 2048 190 192 18144 1.36723 3.71779 55.8372 60.9633 61.0243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 540 0.000256 1024 215 1664 14336 11.7065 3.15597 17.5765 96.6145 129.237 129.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1920 0.000512 1024 390 2624 35168 1.66525 44.4129 52.3952 98.5156 98.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1520 0.000256 2048 110 512 74368 7.05034 37.548 209.125 253.764 253.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 480 0.000512 1024 80 768 25984 2.37814 1.64659 13.4977 52.1138 69.7361 69.8305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1750 0.001024 512 290 768 17696 0.360896 3.30595 13.1912 16.902 16.9603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 720 0.000128 1024 240 896 71680 20.2306 6.81718 39.5686 204.831 271.638 271.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 740 0.000512 2048 165 1600 28000 2.89094 3.4673 40.6579 104.512 151.599 151.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1510 6.4e-05 1024 170 512 286720 21.3925 13.5215 87.3167 418.003 540.365 540.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 570 3.2e-05 512 130 384 215040 61.2764 12.6341 27.9541 385.021 487.155 487.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1710 0.001024 2048 190 192 17920 1.35382 3.09101 55.3861 59.8745 59.9336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 540 0.000256 1024 215 1664 8960 12.4255 3.16381 10.7221 96.6764 123.17 123.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1920 0.000512 1024 390 2624 35000 1.65619 39.3056 52.2322 93.2367 93.2947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1520 0.000256 2048 110 512 74480 7.05946 33.632 209.543 250.276 250.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 480 0.000512 1024 80 768 25760 2.37098 1.62582 12.3304 51.5789 68.01 68.1022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1750 0.001024 512 290 768 17640 0.36224 3.0999 13.1911 16.6964 16.7547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 720 0.000128 1024 240 896 81920 19.671 6.84285 105.309 208.997 341.006 341.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 740 0.000512 2048 165 1600 28416 2.8839 3.46758 99.0812 104.789 210.295 210.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1510 6.4e-05 1024 170 512 289792 21.2546 13.4937 205.492 418.996 659.366 659.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 570 3.2e-05 512 130 384 294912 59.5943 13.3254 87.359 417.714 578.26 578.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1710 0.001024 2048 190 192 18304 1.36426 7.25616 59.6372 68.2998 68.3618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 540 0.000256 1024 215 1664 20480 12.1278 3.40941 48.3036 104.701 168.723 168.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1920 0.000512 1024 390 2624 35392 1.67146 90.871 52.4718 145.063 145.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1520 0.000256 2048 110 512 74688 7.05126 77.0642 209.517 293.674 293.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 480 0.000512 1024 80 768 26624 2.38083 1.66883 28.0653 52.4087 84.6196 84.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1750 0.001024 512 290 768 17856 0.362112 7.03552 13.1911 20.6296 20.6874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 720 0.000128 1024 240 896 81920 19.6695 6.84602 71.4267 209.286 307.418 307.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 740 0.000512 2048 165 1600 28416 2.89142 3.48982 66.5124 105.025 177.989 178.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1510 6.4e-05 1024 170 512 289792 21.255 13.6916 138.738 419.565 593.378 593.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 570 3.2e-05 512 130 384 294912 59.6041 13.3268 58.6281 418.278 550.11 550.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1710 0.001024 2048 190 192 18176 1.35987 5.2111 59.5188 66.1324 66.1916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 540 0.000256 1024 215 1664 20480 12.1328 3.40582 32.7913 104.803 153.316 153.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1920 0.000512 1024 390 2624 35328 1.67222 58.9148 52.5205 113.148 113.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1520 0.000256 2048 110 512 74624 7.0697 52.4817 209.726 269.319 269.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 480 0.000512 1024 80 768 26624 2.38637 1.67322 18.8631 52.5484 75.5706 75.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1750 0.001024 512 290 768 17792 0.362496 4.64742 13.2042 18.2566 18.3152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 720 0.000128 1024 240 896 79872 19.5238 6.80992 57.5695 206.429 290.525 290.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 740 0.000512 2048 165 1600 28032 2.88931 3.46522 54.7799 104.763 165.968 166.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1510 6.4e-05 1024 170 512 288768 21.2548 13.4997 114.526 418.486 567.893 568.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 570 3.2e-05 512 130 384 245760 60.1242 12.8171 41.0911 395.766 510.07 510.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1710 0.001024 2048 190 192 18048 1.35763 4.58294 57.4627 63.4444 63.5026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 540 0.000256 1024 215 1664 12288 12.3695 3.24803 17.1193 99.2981 132.218 132.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1920 0.000512 1024 390 2624 35136 1.66438 0 52.296 53.9678 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 720 0.000128 1024 240 896 81920 19.7157 6.84851 54.9854 209.245 290.99 291.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 740 0.000512 2048 165 1600 27648 2.8592 3.42221 49.9716 103.877 160.207 160.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1510 6.4e-05 1024 170 512 288768 21.2252 13.4848 105.539 417.85 558.232 558.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 570 3.2e-05 512 130 384 262144 58.492 12.8164 40.0695 395.835 507.481 507.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1710 0.001024 2048 190 192 17920 1.35296 4.45686 56.232 62.0853 62.1444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 540 0.000256 1024 215 1664 16384 11.8694 3.24902 20.8171 99.3823 135.505 135.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1920 0.000512 1024 390 2624 35072 1.6671 0 52.2935 53.9697 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 720 0.000128 1024 240 896 71680 20.5031 6.81779 44.4897 206.602 278.607 278.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 740 0.000512 2048 165 1600 27520 2.8665 3.43568 45.9806 104.057 156.409 156.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1510 6.4e-05 1024 170 512 286720 21.1493 13.423 96.7014 416.097 547.5 547.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 570 3.2e-05 512 130 384 245760 57.8711 12.6196 35.3138 384.873 490.944 491.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1710 0.001024 2048 190 192 17920 1.35501 3.98301 55.4845 60.8658 60.9249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 540 0.000256 1024 215 1664 10240 12.2393 3.16349 13.2194 96.7246 125.531 125.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1920 0.000512 1024 390 2624 34880 1.65507 39.5754 52.1271 93.4003 93.4573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1520 0.000256 2048 110 512 74240 7.04339 37.6074 209.004 253.698 253.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 480 0.000512 1024 80 768 25600 2.38566 1.64659 13.1796 52.0663 69.3754 69.4712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1750 0.001024 512 290 768 17600 0.362496 3.18874 13.1891 16.782 16.8387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 720 0.000128 1024 240 896 73728 19.1483 6.73645 44.2851 198.64 268.999 269.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 740 0.000512 2048 165 1600 27648 2.87011 3.44736 44.4836 104.241 155.116 155.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1510 6.4e-05 1024 170 512 285696 21.2792 13.4632 91.6533 417.084 543.608 543.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 570 3.2e-05 512 130 384 196608 65.9932 12.8184 27.4919 396.282 502.851 503.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1710 0.001024 2048 190 192 17664 1.34182 4.28579 55.9422 61.6114 61.6661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 540 0.000256 1024 215 1664 12288 12.3927 3.24973 14.8789 99.6496 130.357 130.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1920 0.000512 1024 390 2624 34944 1.66528 0 52.3463 54.0199 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 720 0.000128 1024 240 896 79360 20.0903 6.85875 139.577 209.805 376.528 376.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 740 0.000512 2048 165 1664 28224 2.90166 3.48365 143.255 104.971 254.686 254.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1510 6.4e-05 1024 170 512 285824 21.5462 13.5135 312.74 419.463 767.395 767.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 570 3.2e-05 512 130 384 143360 77.2971 13.3436 64.9933 417.963 573.873 574.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1710 0.001024 2048 190 256 18000 1.37011 12.6188 58.7696 72.8019 72.8628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 540 0.000256 1024 215 1664 16896 12.5601 3.40608 34.8703 104.851 155.878 156.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1920 0.000512 1024 390 2688 35360 1.66902 80.9613 52.528 135.202 135.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1520 0.000256 2048 110 512 74768 7.06355 111.636 209.789 328.534 328.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 480 0.000512 1024 80 768 26176 2.40048 1.66947 36.7205 52.5693 93.4618 93.5555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1750 0.001024 512 290 768 17936 0.386464 5.95264 13.2222 19.6054 19.6546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 720 0.000128 1024 240 896 78848 19.9353 6.84298 98.5884 209.165 334.73 334.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 740 0.000512 2048 165 1664 28160 2.88509 3.47779 98.1791 104.95 209.568 209.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1510 6.4e-05 1024 170 512 285696 21.3889 13.4947 207.975 419.362 662.35 662.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 570 3.2e-05 512 130 384 139264 77.3674 13.3301 42.1798 418.03 551.185 551.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1710 0.001024 2048 190 256 17984 1.36912 9.17437 59.7578 70.3468 70.4085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 540 0.000256 1024 215 1664 16384 12.6039 3.40922 39.1819 104.674 160.05 160.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1920 0.000512 1024 390 2688 35328 1.66867 92.8148 52.6888 147.215 147.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1520 0.000256 2048 110 512 74752 7.06096 74.7582 209.808 291.671 291.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 480 0.000512 1024 80 768 25984 2.38989 1.66902 27.0124 52.4166 83.5871 83.6858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1750 0.001024 512 290 768 17920 0.36224 6.5928 13.2243 20.2235 20.2825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 720 0.000128 1024 240 896 77824 20.0867 7.0185 63.5656 209.182 300.044 300.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 740 0.000512 2048 165 1664 28032 2.88272 3.46506 63.3631 104.852 174.637 174.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1510 6.4e-05 1024 170 512 285696 21.4755 14.8879 262.311 419.369 718.175 718.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 570 3.2e-05 512 130 384 131072 78.4227 13.3288 27.5979 418.08 537.699 537.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1710 0.001024 2048 190 256 17920 1.36589 6.30346 59.6669 67.3779 67.4365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 540 0.000256 1024 215 1664 16384 12.6188 3.40806 25.7563 104.711 146.677 146.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1920 0.000512 1024 390 2688 35264 1.66122 60.2885 52.4667 114.461 114.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1520 0.000256 2048 110 512 74688 7.05373 48.328 209.884 265.309 265.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 480 0.000512 1024 80 768 25856 2.39968 1.66502 17.6525 52.4547 74.2715 74.3636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1750 0.001024 512 290 768 17856 0.360992 4.46406 13.2014 18.0694 18.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 720 0.000128 1024 240 896 76800 19.8113 6.81683 50.8964 206.331 284.047 284.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 740 0.000512 2048 165 1664 27840 2.87341 3.45907 51.506 104.418 162.33 162.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1510 6.4e-05 1024 170 512 284928 21.4558 13.5125 255.87 418.498 709.476 709.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 570 3.2e-05 512 130 384 122880 78.018 13.1293 21.4872 412.431 525.333 525.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1710 0.001024 2048 190 256 17856 1.36192 5.13389 58.0341 64.5733 64.6308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 540 0.000256 1024 215 1664 15360 12.5443 3.36691 20.6252 103.303 140.021 140.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1920 0.000512 1024 390 2688 35232 1.66707 48.8614 52.4267 102.998 103.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1520 0.000256 2048 110 512 74688 7.08682 39.7292 209.642 256.501 256.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 480 0.000512 1024 80 768 25728 2.39107 1.66384 14.2122 52.288 70.6554 70.7502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1750 0.001024 512 290 768 17856 0.360992 3.70528 13.2137 17.3221 17.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 720 0.000128 1024 240 896 77824 20.135 6.8464 46.6559 209.242 283.068 283.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 740 0.000512 2048 165 1664 27904 2.88749 3.48195 46.3686 104.996 157.807 157.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1510 6.4e-05 1024 170 512 285696 21.4971 13.4977 253.007 419.407 707.539 707.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 570 3.2e-05 512 130 384 131072 78.4943 13.3314 20.7684 418.064 530.931 531.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1710 0.001024 2048 190 256 17792 1.35958 5.08518 58.4332 64.9212 64.9792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 540 0.000256 1024 215 1664 16384 12.6443 3.40848 19.3779 104.784 140.398 140.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1920 0.000512 1024 390 2688 35200 1.6655 43.3644 52.4567 97.5293 97.5865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1520 0.000256 2048 110 512 74624 7.0567 36.0328 209.68 252.812 252.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 480 0.000512 1024 80 768 25600 2.40691 1.66912 13.3151 52.5375 70.0285 70.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1750 0.001024 512 290 768 17792 0.362496 3.35667 13.2013 16.9625 17.0189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 720 0.000128 1024 240 896 76800 19.8339 6.81958 42.5643 206.583 276.004 276.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 740 0.000512 2048 165 1664 27840 2.87334 3.45981 42.5509 104.501 153.46 153.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1510 6.4e-05 1024 170 512 285440 21.4715 13.4984 250.804 419.716 705.624 705.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 570 3.2e-05 512 130 384 122880 78.0184 13.1277 18.3149 412.613 522.349 522.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1710 0.001024 2048 190 256 17760 1.35987 4.63258 57.9864 64.0214 64.0819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 540 0.000256 1024 215 1664 15360 12.5452 3.37053 18.1582 103.475 137.732 137.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1920 0.000512 1024 390 2688 35200 1.67187 39.8558 52.513 94.0855 94.1414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1520 0.000256 2048 110 512 74560 7.05837 33.121 209.636 249.86 249.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 480 0.000512 1024 80 768 24960 2.38829 1.63955 11.7045 51.8999 67.7304 67.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1750 0.001024 512 290 768 17760 0.362112 2.9919 13.2042 16.6013 16.6584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 720 0.000128 1024 240 896 73728 20.212 7.14506 38.5788 206.438 272.562 272.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 740 0.000512 2048 165 1664 27648 2.88147 3.46563 39.555 104.659 150.634 150.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1510 6.4e-05 1024 170 512 284160 21.5419 13.527 246.164 418.487 699.853 699.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 570 3.2e-05 512 130 384 98304 77.158 12.8127 14.6742 395.771 500.683 500.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1710 0.001024 2048 190 256 17664 1.35478 3.8593 56.3855 61.6422 61.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 540 0.000256 1024 215 1664 12288 12.3734 3.24813 13.5251 99.2989 128.629 128.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1920 0.000512 1024 390 2688 35136 1.6665 36.9076 52.4199 91.0357 91.0974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1520 0.000256 2048 110 512 74496 7.04816 30.2392 209.347 246.679 246.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 480 0.000512 1024 80 768 25344 2.38368 1.6512 10.975 51.8978 67.0077 67.1007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1750 0.001024 512 290 768 17664 0.360064 2.9391 13.147 16.4876 16.5475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 720 0.000128 1024 240 896 71680 19.8498 6.7648 35.5466 202.505 264.858 265.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 740 0.000512 2048 165 1664 27328 2.8679 3.44301 36.6155 104.137 147.136 147.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1510 6.4e-05 1024 170 512 284928 21.4822 13.4986 288.202 418.831 742.14 742.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 570 3.2e-05 512 130 384 57344 79.3126 12.6196 11.9977 385.089 489.289 489.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1710 0.001024 2048 190 256 17696 1.36192 4.2409 55.6755 61.3189 61.3785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 540 0.000256 1024 215 1664 7168 12.587 3.15821 9.22816 96.6694 121.824 121.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1920 0.000512 1024 390 2688 34944 1.65094 34.853 52.2396 88.7869 88.8403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1520 0.000256 2048 110 512 74368 7.04749 119.717 209.245 336.052 336.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 480 0.000512 1024 80 768 25088 2.39616 1.64784 10.6913 52.1507 66.9815 67.0741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1750 0.001024 512 290 768 17696 0.362176 2.5544 13.1974 16.1572 16.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 720 0.000128 1024 240 896 73728 20.6311 6.84646 35.2534 209.256 272.181 272.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 740 0.000512 2048 165 1664 27136 2.8609 3.42512 34.929 103.801 145.089 145.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1510 6.4e-05 1024 170 512 284672 21.4579 13.4888 314.784 417.884 767.747 767.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 570 3.2e-05 512 130 384 65536 80.9748 12.8159 13.0416 395.895 502.991 503.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1710 0.001024 2048 190 256 17664 1.36016 4.60662 56.5532 62.5628 62.6206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 540 0.000256 1024 215 1664 8192 12.9081 3.24851 9.95526 99.3832 125.68 125.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1920 0.000512 1024 390 2688 35072 1.66502 33.1852 52.4147 87.3078 87.3641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1520 0.000256 2048 110 512 74496 7.04922 119.505 209.524 336.122 336.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 480 0.000512 1024 80 768 24576 2.36928 1.61754 10.8141 51.2991 66.1995 66.2967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1750 0.001024 512 290 768 17664 0.362496 2.73613 13.1887 16.3296 16.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 720 0.000128 1024 240 900 71680 19.8913 6.76288 126.475 202.501 355.828 355.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 740 0.000512 2048 165 1620 27776 2.87648 3.44678 140.196 104.23 250.82 250.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1510 6.4e-05 1024 170 540 288512 21.3329 13.4998 324.166 418.84 777.965 778.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 570 3.2e-05 512 130 420 229376 59.7218 12.6155 101.219 385.09 558.921 559.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1710 0.001024 2048 190 240 17696 1.35731 12.3821 57.5957 71.3762 71.4343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 540 0.000256 1024 215 1620 14336 11.707 3.15802 12.4642 96.667 124.18 124.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1920 0.000512 1024 390 2640 35168 1.66093 31.5321 52.4532 85.6871 85.7453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1520 0.000256 2048 110 540 74368 7.07501 121.425 209.738 338.28 338.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 480 0.000512 1024 80 780 25984 2.38592 1.6465 31.5032 52.1522 87.7836 87.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1750 0.001024 512 290 780 17696 0.366592 2.60915 13.2179 16.235 16.2849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 720 0.000128 1024 240 896 71680 19.8969 6.76813 123.45 202.352 352.657 352.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 740 0.000512 2048 165 1600 27776 2.87949 3.44918 127.748 104.178 238.326 238.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1510 6.4e-05 1024 170 512 288512 21.334 13.4985 295.105 418.777 748.844 748.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 570 3.2e-05 512 130 384 229376 59.7935 12.6196 94.0771 384.8 551.558 551.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1710 0.001024 2048 190 192 18144 1.36806 9.91146 55.8858 67.2055 67.2628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 540 0.000256 1024 215 1664 14336 11.7136 3.16531 12.6765 96.5945 124.328 124.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1920 0.000512 1024 390 2624 35168 1.66707 30.6608 52.386 84.7569 84.8134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1520 0.000256 2048 110 512 74368 7.05824 113.277 209.093 329.473 329.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 480 0.000512 1024 80 768 25984 2.3863 1.64861 29.9552 52.1122 86.2029 86.2966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1750 0.001024 512 290 768 17696 0.367648 2.37808 13.1923 15.9809 16.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 720 0.000128 1024 240 900 71680 20.3138 6.81738 128.709 205.027 361.065 361.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 740 0.000512 2048 165 1600 28000 2.89971 3.46976 138.78 104.729 249.952 250.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1510 6.4e-05 1024 170 500 286720 21.4964 13.5702 305.435 418.408 759.042 759.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 570 3.2e-05 512 130 400 215040 61.5014 12.6321 89.4169 385.214 549.04 549.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1710 0.001024 2048 190 200 17920 1.36381 10.2323 55.6044 67.2436 67.3004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 540 0.000256 1024 215 1650 8960 12.4162 3.16342 8.56835 96.7629 121.098 121.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1920 0.000512 1024 390 2650 35000 1.65888 31.7903 52.3315 85.8218 85.8789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1520 0.000256 2048 110 550 74200 7.10355 122.928 209.66 339.735 339.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 480 0.000512 1024 80 800 25760 2.38112 1.6263 33.2442 51.6839 89.0346 89.1278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1750 0.001024 512 290 800 17360 0.36448 2.58029 13.0583 16.0447 16.1116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 720 0.000128 1024 240 912 80640 19.374 6.81565 148.181 204.831 379.396 379.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 740 0.000512 2048 165 1584 28000 2.89702 3.46579 144.376 104.515 255.33 255.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1510 6.4e-05 1024 170 528 288960 21.3855 13.5243 318.262 418.012 771.32 771.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 570 3.2e-05 512 130 384 286720 53.7977 12.6423 118.323 384.852 569.889 570.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1710 0.001024 2048 190 192 17920 1.35824 9.84054 55.4353 66.6786 66.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 540 0.000256 1024 215 1632 8960 12.4203 3.1624 8.16746 96.671 120.603 120.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1920 0.000512 1024 390 2640 35000 1.65888 31.5351 52.2656 85.5025 85.5552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1520 0.000256 2048 110 528 74200 7.10042 115.355 209.078 331.578 331.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 480 0.000512 1024 80 768 25760 2.38022 1.62298 31.8062 51.591 87.5001 87.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1750 0.001024 512 290 768 17640 0.366592 2.43254 13.192 16.0326 16.0809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 720 0.000128 1024 240 896 86016 19.3066 6.8463 149.533 209.287 385.171 385.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 740 0.000512 2048 165 1600 28416 2.90816 3.48774 142.613 104.94 254.024 254.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1510 6.4e-05 1024 170 512 290816 21.3089 13.5066 302.043 419.493 756.486 756.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 570 3.2e-05 512 130 384 360448 53.0438 13.3308 144.513 418.096 629.266 629.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1710 0.001024 2048 190 192 18176 1.36602 10.0598 59.7169 71.1859 71.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 540 0.000256 1024 215 1632 20480 12.1255 3.4112 18.6052 104.874 139.196 139.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1920 0.000512 1024 390 2624 35328 1.67517 35.7458 52.5261 89.9905 90.0468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1520 0.000256 2048 110 512 74624 7.06512 115.797 209.723 332.631 332.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 480 0.000512 1024 80 768 26624 2.39398 1.6689 31.5081 52.5561 88.2269 88.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1750 0.001024 512 290 768 17792 0.370688 2.88806 13.2035 16.506 16.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 720 0.000128 1024 240 896 76800 19.8508 6.83475 58.0127 206.813 291.702 291.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 740 0.000512 2048 165 1600 27840 2.87526 3.46093 57.5929 104.49 168.492 168.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1510 6.4e-05 1024 170 512 288000 21.2548 13.4878 402.637 417.914 855.426 855.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 570 3.2e-05 512 130 384 245760 63.8807 13.138 135.356 412.491 625.141 625.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1710 0.001024 2048 190 192 17760 1.36166 14.7638 58.8717 75.0391 75.0942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 540 0.000256 1024 215 1632 15360 12.6266 3.38339 21.7933 103.805 141.792 141.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1920 0.000512 1024 390 2624 34560 1.64966 53.5245 51.9168 107.131 107.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1520 0.000256 2048 110 512 73920 7.05408 162.628 208.58 378.305 378.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 480 0.000512 1024 80 768 24960 2.40694 1.66093 41.6811 52.3636 98.212 98.3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1750 0.001024 512 290 768 17280 0.360224 4.02022 13.0804 17.503 17.5602
