;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 124, 0
	JMP 11, #6
	SUB 42, @10
	SUB 42, @10
	SUB 42, @10
	JMZ 2, 0
	JMZ 2, 0
	SUB #72, @200
	SUB 152, 92
	SUB #72, @200
	CMP 20, 29
	SUB @0, <0
	SUB #12, @0
	JMP 30
	SUB 40, 5
	ADD #2, <-600
	ADD 2, 0
	SPL 20
	SUB 2, 2
	SPL <0, @0
	SPL <0, @0
	SPL <0, @0
	SPL <0, @0
	SUB 20, 29
	SPL <0, @0
	SUB @-127, 100
	JMP 11, #6
	SUB #100, 10
	JMP 11, #6
	SUB 2, 2
	SUB #100, 10
	JMP 11, #6
	SUB 2, 2
	SUB #400, 10
	SUB #0, -10
	SUB @-127, 100
	SUB #100, 10
	MOV 11, @35
	SPL <0, @0
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
