
#include "cap_he_csr.h"
#include "LogMsg.h"        
using namespace std;
        
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t() { }

cap_he_csr_dhs_cap_he_ipcore_ctl_t::cap_he_csr_dhs_cap_he_ipcore_ctl_t(string name, cap_csr_base * parent): 
    cap_memory_base(name, parent)  { 
        //init();
        }
cap_he_csr_dhs_cap_he_ipcore_ctl_t::~cap_he_csr_dhs_cap_he_ipcore_ctl_t() { }

cap_he_csr_base_t::cap_he_csr_base_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_base_t::~cap_he_csr_base_t() { }

cap_he_csr_sta_cap_he_baip_dma_pk1_t::cap_he_csr_sta_cap_he_baip_dma_pk1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_sta_cap_he_baip_dma_pk1_t::~cap_he_csr_sta_cap_he_baip_dma_pk1_t() { }

cap_he_csr_sta_cap_he_baip_dma_pk0_t::cap_he_csr_sta_cap_he_baip_dma_pk0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_sta_cap_he_baip_dma_pk0_t::~cap_he_csr_sta_cap_he_baip_dma_pk0_t() { }

cap_he_csr_sta_cap_he_baip_dma_mpp_t::cap_he_csr_sta_cap_he_baip_dma_mpp_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_sta_cap_he_baip_dma_mpp_t::~cap_he_csr_sta_cap_he_baip_dma_mpp_t() { }

cap_he_csr_sta_cap_he_baip_dma_gcm1_t::cap_he_csr_sta_cap_he_baip_dma_gcm1_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_sta_cap_he_baip_dma_gcm1_t::~cap_he_csr_sta_cap_he_baip_dma_gcm1_t() { }

cap_he_csr_sta_cap_he_baip_dma_gcm0_t::cap_he_csr_sta_cap_he_baip_dma_gcm0_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_sta_cap_he_baip_dma_gcm0_t::~cap_he_csr_sta_cap_he_baip_dma_gcm0_t() { }

cap_he_csr_sta_cap_he_baip_dma_xts_t::cap_he_csr_sta_cap_he_baip_dma_xts_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_sta_cap_he_baip_dma_xts_t::~cap_he_csr_sta_cap_he_baip_dma_xts_t() { }

cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::cap_he_csr_sta_cap_he_baip_dma_xts_enc_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::~cap_he_csr_sta_cap_he_baip_dma_xts_enc_t() { }

cap_he_csr_cfg_cap_he_ctl_t::cap_he_csr_cfg_cap_he_ctl_t(string name, cap_csr_base * parent): 
    cap_register_base(name, parent)  { 
        //init();
        }
cap_he_csr_cfg_cap_he_ctl_t::~cap_he_csr_cfg_cap_he_ctl_t() { }

cap_he_csr_t::cap_he_csr_t(string name, cap_csr_base * parent): 
    cap_block_base(name, parent)  { 
        set_byte_size(16384);
        set_attributes(0,get_name(), 0);
        }
cap_he_csr_t::~cap_he_csr_t() { }

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_t::show() {

    dma_xts_enc_key_array_base_w0.show();
    dma_xts_enc_key_array_base_w1.show();
    dma_xts_enc_key_array_size.show();
    dma_xts_enc_axi_desc.show();
    dma_xts_enc_axi_data_read.show();
    dma_xts_enc_axi_data_write.show();
    dma_xts_enc_axi_status.show();
    dma_xts_key_array_base_w0.show();
    dma_xts_key_array_base_w1.show();
    dma_xts_key_array_size.show();
    dma_xts_axi_desc.show();
    dma_xts_axi_data_read.show();
    dma_xts_axi_data_write.show();
    dma_xts_axi_status.show();
    dma_gcm0_key_array_base_w0.show();
    dma_gcm0_key_array_base_w1.show();
    dma_gcm0_key_array_size.show();
    dma_gcm0_axi_desc.show();
    dma_gcm0_axi_data_read.show();
    dma_gcm0_axi_data_write.show();
    dma_gcm0_axi_status.show();
    dma_gcm1_key_array_base_w0.show();
    dma_gcm1_key_array_base_w1.show();
    dma_gcm1_key_array_size.show();
    dma_gcm1_axi_desc.show();
    dma_gcm1_axi_data_read.show();
    dma_gcm1_axi_data_write.show();
    dma_gcm1_axi_status.show();
    dma_mpp_key_array_base_w0.show();
    dma_mpp_key_array_base_w1.show();
    dma_mpp_key_array_size.show();
    dma_mpp_axi_desc.show();
    dma_mpp_axi_data_read.show();
    dma_mpp_axi_data_write.show();
    dma_mpp_axi_status.show();
    dma_pk0_key_array_base_w0.show();
    dma_pk0_key_array_base_w1.show();
    dma_pk0_key_array_size.show();
    dma_pk0_axi_desc.show();
    dma_pk0_axi_data_read.show();
    dma_pk0_axi_data_write.show();
    dma_pk0_axi_status.show();
    dma_pk1_key_array_base_w0.show();
    dma_pk1_key_array_base_w1.show();
    dma_pk1_key_array_size.show();
    dma_pk1_axi_desc.show();
    dma_pk1_axi_data_read.show();
    dma_pk1_axi_data_write.show();
    dma_pk1_axi_status.show();
    dma_xts_enc_ring_base_w0.show();
    dma_xts_enc_ring_base_w1.show();
    dma_xts_enc_ring_size.show();
    dma_xts_enc_producer_idx.show();
    dma_xts_enc_opa_tag_addr_w0.show();
    dma_xts_enc_opa_tag_addr_w1.show();
    dma_xts_enc_dbell_addr_w0.show();
    dma_xts_enc_dbell_addr_w1.show();
    dma_xts_enc_consumer_idx.show();
    dma_xts_ring_base_w0.show();
    dma_xts_ring_base_w1.show();
    dma_xts_ring_size.show();
    dma_xts_producer_idx.show();
    dma_xts_opa_tag_addr_w0.show();
    dma_xts_opa_tag_addr_w1.show();
    dma_xts_dbell_addr_w0.show();
    dma_xts_dbell_addr_w1.show();
    dma_xts_consumer_idx.show();
    dma_gcm0_ring_base_w0.show();
    dma_gcm0_ring_base_w1.show();
    dma_gcm0_ring_size.show();
    dma_gcm0_producer_idx.show();
    dma_gcm0_opa_tag_addr_w0.show();
    dma_gcm0_opa_tag_addr_w1.show();
    dma_gcm0_dbell_addr_w0.show();
    dma_gcm0_dbell_addr_w1.show();
    dma_gcm0_consumer_idx.show();
    dma_gcm1_ring_base_w0.show();
    dma_gcm1_ring_base_w1.show();
    dma_gcm1_ring_size.show();
    dma_gcm1_producer_idx.show();
    dma_gcm1_opa_tag_addr_w0.show();
    dma_gcm1_opa_tag_addr_w1.show();
    dma_gcm1_dbell_addr_w0.show();
    dma_gcm1_dbell_addr_w1.show();
    dma_gcm1_consumer_idx.show();
    dma_mpp_ring_base_w0.show();
    dma_mpp_ring_base_w1.show();
    dma_mpp_ring_size.show();
    dma_mpp_producer_idx.show();
    dma_mpp_opa_tag_addr_w0.show();
    dma_mpp_opa_tag_addr_w1.show();
    dma_mpp_dbell_addr_w0.show();
    dma_mpp_dbell_addr_w1.show();
    dma_mpp_consumer_idx.show();
    dma_pk0_ring_base_w0.show();
    dma_pk0_ring_base_w1.show();
    dma_pk0_ring_size.show();
    dma_pk0_producer_idx.show();
    dma_pk0_opa_tag_addr_w0.show();
    dma_pk0_opa_tag_addr_w1.show();
    dma_pk0_dbell_addr_w0.show();
    dma_pk0_dbell_addr_w1.show();
    dma_pk0_consumer_idx.show();
    dma_pk1_ring_base_w0.show();
    dma_pk1_ring_base_w1.show();
    dma_pk1_ring_size.show();
    dma_pk1_producer_idx.show();
    dma_pk1_opa_tag_addr_w0.show();
    dma_pk1_opa_tag_addr_w1.show();
    dma_pk1_dbell_addr_w0.show();
    dma_pk1_dbell_addr_w1.show();
    dma_pk1_consumer_idx.show();
}

void cap_he_csr_base_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".scratch_reg: 0x" << int_var__scratch_reg << dec << endl)
}

void cap_he_csr_sta_cap_he_baip_dma_pk1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_sta_cap_he_baip_dma_pk0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_sta_cap_he_baip_dma_mpp_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_sta_cap_he_baip_dma_gcm1_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_sta_cap_he_baip_dma_gcm0_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_sta_cap_he_baip_dma_xts_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".fld: 0x" << int_var__fld << dec << endl)
}

void cap_he_csr_cfg_cap_he_ctl_t::show() {

    PLOG_MSG(hex << string(get_hier_path()) << ".sw_rst: 0x" << int_var__sw_rst << dec << endl)
    PLOG_MSG(hex << string(get_hier_path()) << ".clk_en: 0x" << int_var__clk_en << dec << endl)
}

void cap_he_csr_t::show() {

    cfg_cap_he_ctl.show();
    sta_cap_he_baip_dma_xts_enc.show();
    sta_cap_he_baip_dma_xts.show();
    sta_cap_he_baip_dma_gcm0.show();
    sta_cap_he_baip_dma_gcm1.show();
    sta_cap_he_baip_dma_mpp.show();
    sta_cap_he_baip_dma_pk0.show();
    sta_cap_he_baip_dma_pk1.show();
    base.show();
    dhs_cap_he_ipcore_ctl.show();
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_t::get_width() const {
    return cap_he_csr_dhs_cap_he_ipcore_ctl_t::s_get_width();

}

int cap_he_csr_base_t::get_width() const {
    return cap_he_csr_base_t::s_get_width();

}

int cap_he_csr_sta_cap_he_baip_dma_pk1_t::get_width() const {
    return cap_he_csr_sta_cap_he_baip_dma_pk1_t::s_get_width();

}

int cap_he_csr_sta_cap_he_baip_dma_pk0_t::get_width() const {
    return cap_he_csr_sta_cap_he_baip_dma_pk0_t::s_get_width();

}

int cap_he_csr_sta_cap_he_baip_dma_mpp_t::get_width() const {
    return cap_he_csr_sta_cap_he_baip_dma_mpp_t::s_get_width();

}

int cap_he_csr_sta_cap_he_baip_dma_gcm1_t::get_width() const {
    return cap_he_csr_sta_cap_he_baip_dma_gcm1_t::s_get_width();

}

int cap_he_csr_sta_cap_he_baip_dma_gcm0_t::get_width() const {
    return cap_he_csr_sta_cap_he_baip_dma_gcm0_t::s_get_width();

}

int cap_he_csr_sta_cap_he_baip_dma_xts_t::get_width() const {
    return cap_he_csr_sta_cap_he_baip_dma_xts_t::s_get_width();

}

int cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::get_width() const {
    return cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::s_get_width();

}

int cap_he_csr_cfg_cap_he_ctl_t::get_width() const {
    return cap_he_csr_cfg_cap_he_ctl_t::s_get_width();

}

int cap_he_csr_t::get_width() const {
    return cap_he_csr_t::s_get_width();

}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_dhs_cap_he_ipcore_ctl_t::s_get_width() {
    int _count = 0;

    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::s_get_width(); // dma_xts_enc_key_array_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::s_get_width(); // dma_xts_enc_key_array_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::s_get_width(); // dma_xts_enc_key_array_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::s_get_width(); // dma_xts_enc_axi_desc
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::s_get_width(); // dma_xts_enc_axi_data_read
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::s_get_width(); // dma_xts_enc_axi_data_write
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::s_get_width(); // dma_xts_enc_axi_status
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::s_get_width(); // dma_xts_key_array_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::s_get_width(); // dma_xts_key_array_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::s_get_width(); // dma_xts_key_array_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::s_get_width(); // dma_xts_axi_desc
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::s_get_width(); // dma_xts_axi_data_read
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::s_get_width(); // dma_xts_axi_data_write
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::s_get_width(); // dma_xts_axi_status
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::s_get_width(); // dma_gcm0_key_array_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::s_get_width(); // dma_gcm0_key_array_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::s_get_width(); // dma_gcm0_key_array_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::s_get_width(); // dma_gcm0_axi_desc
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::s_get_width(); // dma_gcm0_axi_data_read
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::s_get_width(); // dma_gcm0_axi_data_write
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::s_get_width(); // dma_gcm0_axi_status
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::s_get_width(); // dma_gcm1_key_array_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::s_get_width(); // dma_gcm1_key_array_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::s_get_width(); // dma_gcm1_key_array_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::s_get_width(); // dma_gcm1_axi_desc
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::s_get_width(); // dma_gcm1_axi_data_read
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::s_get_width(); // dma_gcm1_axi_data_write
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::s_get_width(); // dma_gcm1_axi_status
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::s_get_width(); // dma_mpp_key_array_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::s_get_width(); // dma_mpp_key_array_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::s_get_width(); // dma_mpp_key_array_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::s_get_width(); // dma_mpp_axi_desc
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::s_get_width(); // dma_mpp_axi_data_read
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::s_get_width(); // dma_mpp_axi_data_write
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::s_get_width(); // dma_mpp_axi_status
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::s_get_width(); // dma_pk0_key_array_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::s_get_width(); // dma_pk0_key_array_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::s_get_width(); // dma_pk0_key_array_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::s_get_width(); // dma_pk0_axi_desc
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::s_get_width(); // dma_pk0_axi_data_read
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::s_get_width(); // dma_pk0_axi_data_write
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::s_get_width(); // dma_pk0_axi_status
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::s_get_width(); // dma_pk1_key_array_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::s_get_width(); // dma_pk1_key_array_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::s_get_width(); // dma_pk1_key_array_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::s_get_width(); // dma_pk1_axi_desc
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::s_get_width(); // dma_pk1_axi_data_read
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::s_get_width(); // dma_pk1_axi_data_write
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::s_get_width(); // dma_pk1_axi_status
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::s_get_width(); // dma_xts_enc_ring_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::s_get_width(); // dma_xts_enc_ring_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::s_get_width(); // dma_xts_enc_ring_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::s_get_width(); // dma_xts_enc_producer_idx
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::s_get_width(); // dma_xts_enc_opa_tag_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::s_get_width(); // dma_xts_enc_opa_tag_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::s_get_width(); // dma_xts_enc_dbell_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::s_get_width(); // dma_xts_enc_dbell_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::s_get_width(); // dma_xts_enc_consumer_idx
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::s_get_width(); // dma_xts_ring_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::s_get_width(); // dma_xts_ring_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::s_get_width(); // dma_xts_ring_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::s_get_width(); // dma_xts_producer_idx
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::s_get_width(); // dma_xts_opa_tag_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::s_get_width(); // dma_xts_opa_tag_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::s_get_width(); // dma_xts_dbell_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::s_get_width(); // dma_xts_dbell_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::s_get_width(); // dma_xts_consumer_idx
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::s_get_width(); // dma_gcm0_ring_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::s_get_width(); // dma_gcm0_ring_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::s_get_width(); // dma_gcm0_ring_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::s_get_width(); // dma_gcm0_producer_idx
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::s_get_width(); // dma_gcm0_opa_tag_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::s_get_width(); // dma_gcm0_opa_tag_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::s_get_width(); // dma_gcm0_dbell_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::s_get_width(); // dma_gcm0_dbell_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::s_get_width(); // dma_gcm0_consumer_idx
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::s_get_width(); // dma_gcm1_ring_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::s_get_width(); // dma_gcm1_ring_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::s_get_width(); // dma_gcm1_ring_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::s_get_width(); // dma_gcm1_producer_idx
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::s_get_width(); // dma_gcm1_opa_tag_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::s_get_width(); // dma_gcm1_opa_tag_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::s_get_width(); // dma_gcm1_dbell_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::s_get_width(); // dma_gcm1_dbell_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::s_get_width(); // dma_gcm1_consumer_idx
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::s_get_width(); // dma_mpp_ring_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::s_get_width(); // dma_mpp_ring_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::s_get_width(); // dma_mpp_ring_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::s_get_width(); // dma_mpp_producer_idx
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::s_get_width(); // dma_mpp_opa_tag_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::s_get_width(); // dma_mpp_opa_tag_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::s_get_width(); // dma_mpp_dbell_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::s_get_width(); // dma_mpp_dbell_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::s_get_width(); // dma_mpp_consumer_idx
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::s_get_width(); // dma_pk0_ring_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::s_get_width(); // dma_pk0_ring_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::s_get_width(); // dma_pk0_ring_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::s_get_width(); // dma_pk0_producer_idx
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::s_get_width(); // dma_pk0_opa_tag_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::s_get_width(); // dma_pk0_opa_tag_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::s_get_width(); // dma_pk0_dbell_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::s_get_width(); // dma_pk0_dbell_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::s_get_width(); // dma_pk0_consumer_idx
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::s_get_width(); // dma_pk1_ring_base_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::s_get_width(); // dma_pk1_ring_base_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::s_get_width(); // dma_pk1_ring_size
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::s_get_width(); // dma_pk1_producer_idx
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::s_get_width(); // dma_pk1_opa_tag_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::s_get_width(); // dma_pk1_opa_tag_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::s_get_width(); // dma_pk1_dbell_addr_w0
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::s_get_width(); // dma_pk1_dbell_addr_w1
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::s_get_width(); // dma_pk1_consumer_idx
    return _count;
}

int cap_he_csr_base_t::s_get_width() {
    int _count = 0;

    _count += 32; // scratch_reg
    return _count;
}

int cap_he_csr_sta_cap_he_baip_dma_pk1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_sta_cap_he_baip_dma_pk0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_sta_cap_he_baip_dma_mpp_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_sta_cap_he_baip_dma_gcm1_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_sta_cap_he_baip_dma_gcm0_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_sta_cap_he_baip_dma_xts_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::s_get_width() {
    int _count = 0;

    _count += 32; // fld
    return _count;
}

int cap_he_csr_cfg_cap_he_ctl_t::s_get_width() {
    int _count = 0;

    _count += 8; // sw_rst
    _count += 8; // clk_en
    return _count;
}

int cap_he_csr_t::s_get_width() {
    int _count = 0;

    _count += cap_he_csr_cfg_cap_he_ctl_t::s_get_width(); // cfg_cap_he_ctl
    _count += cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::s_get_width(); // sta_cap_he_baip_dma_xts_enc
    _count += cap_he_csr_sta_cap_he_baip_dma_xts_t::s_get_width(); // sta_cap_he_baip_dma_xts
    _count += cap_he_csr_sta_cap_he_baip_dma_gcm0_t::s_get_width(); // sta_cap_he_baip_dma_gcm0
    _count += cap_he_csr_sta_cap_he_baip_dma_gcm1_t::s_get_width(); // sta_cap_he_baip_dma_gcm1
    _count += cap_he_csr_sta_cap_he_baip_dma_mpp_t::s_get_width(); // sta_cap_he_baip_dma_mpp
    _count += cap_he_csr_sta_cap_he_baip_dma_pk0_t::s_get_width(); // sta_cap_he_baip_dma_pk0
    _count += cap_he_csr_sta_cap_he_baip_dma_pk1_t::s_get_width(); // sta_cap_he_baip_dma_pk1
    _count += cap_he_csr_base_t::s_get_width(); // base
    _count += cap_he_csr_dhs_cap_he_ipcore_ctl_t::s_get_width(); // dhs_cap_he_ipcore_ctl
    return _count;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_t::all(const cpp_int & _val) {
    int _count = 0;

    dma_xts_enc_key_array_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_key_array_base_w0.get_width() )); // dma_xts_enc_key_array_base_w0
    _count += dma_xts_enc_key_array_base_w0.get_width();
    dma_xts_enc_key_array_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_key_array_base_w1.get_width() )); // dma_xts_enc_key_array_base_w1
    _count += dma_xts_enc_key_array_base_w1.get_width();
    dma_xts_enc_key_array_size.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_key_array_size.get_width() )); // dma_xts_enc_key_array_size
    _count += dma_xts_enc_key_array_size.get_width();
    dma_xts_enc_axi_desc.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_axi_desc.get_width() )); // dma_xts_enc_axi_desc
    _count += dma_xts_enc_axi_desc.get_width();
    dma_xts_enc_axi_data_read.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_axi_data_read.get_width() )); // dma_xts_enc_axi_data_read
    _count += dma_xts_enc_axi_data_read.get_width();
    dma_xts_enc_axi_data_write.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_axi_data_write.get_width() )); // dma_xts_enc_axi_data_write
    _count += dma_xts_enc_axi_data_write.get_width();
    dma_xts_enc_axi_status.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_axi_status.get_width() )); // dma_xts_enc_axi_status
    _count += dma_xts_enc_axi_status.get_width();
    dma_xts_key_array_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_key_array_base_w0.get_width() )); // dma_xts_key_array_base_w0
    _count += dma_xts_key_array_base_w0.get_width();
    dma_xts_key_array_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_key_array_base_w1.get_width() )); // dma_xts_key_array_base_w1
    _count += dma_xts_key_array_base_w1.get_width();
    dma_xts_key_array_size.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_key_array_size.get_width() )); // dma_xts_key_array_size
    _count += dma_xts_key_array_size.get_width();
    dma_xts_axi_desc.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_axi_desc.get_width() )); // dma_xts_axi_desc
    _count += dma_xts_axi_desc.get_width();
    dma_xts_axi_data_read.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_axi_data_read.get_width() )); // dma_xts_axi_data_read
    _count += dma_xts_axi_data_read.get_width();
    dma_xts_axi_data_write.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_axi_data_write.get_width() )); // dma_xts_axi_data_write
    _count += dma_xts_axi_data_write.get_width();
    dma_xts_axi_status.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_axi_status.get_width() )); // dma_xts_axi_status
    _count += dma_xts_axi_status.get_width();
    dma_gcm0_key_array_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_key_array_base_w0.get_width() )); // dma_gcm0_key_array_base_w0
    _count += dma_gcm0_key_array_base_w0.get_width();
    dma_gcm0_key_array_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_key_array_base_w1.get_width() )); // dma_gcm0_key_array_base_w1
    _count += dma_gcm0_key_array_base_w1.get_width();
    dma_gcm0_key_array_size.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_key_array_size.get_width() )); // dma_gcm0_key_array_size
    _count += dma_gcm0_key_array_size.get_width();
    dma_gcm0_axi_desc.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_axi_desc.get_width() )); // dma_gcm0_axi_desc
    _count += dma_gcm0_axi_desc.get_width();
    dma_gcm0_axi_data_read.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_axi_data_read.get_width() )); // dma_gcm0_axi_data_read
    _count += dma_gcm0_axi_data_read.get_width();
    dma_gcm0_axi_data_write.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_axi_data_write.get_width() )); // dma_gcm0_axi_data_write
    _count += dma_gcm0_axi_data_write.get_width();
    dma_gcm0_axi_status.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_axi_status.get_width() )); // dma_gcm0_axi_status
    _count += dma_gcm0_axi_status.get_width();
    dma_gcm1_key_array_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_key_array_base_w0.get_width() )); // dma_gcm1_key_array_base_w0
    _count += dma_gcm1_key_array_base_w0.get_width();
    dma_gcm1_key_array_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_key_array_base_w1.get_width() )); // dma_gcm1_key_array_base_w1
    _count += dma_gcm1_key_array_base_w1.get_width();
    dma_gcm1_key_array_size.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_key_array_size.get_width() )); // dma_gcm1_key_array_size
    _count += dma_gcm1_key_array_size.get_width();
    dma_gcm1_axi_desc.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_axi_desc.get_width() )); // dma_gcm1_axi_desc
    _count += dma_gcm1_axi_desc.get_width();
    dma_gcm1_axi_data_read.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_axi_data_read.get_width() )); // dma_gcm1_axi_data_read
    _count += dma_gcm1_axi_data_read.get_width();
    dma_gcm1_axi_data_write.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_axi_data_write.get_width() )); // dma_gcm1_axi_data_write
    _count += dma_gcm1_axi_data_write.get_width();
    dma_gcm1_axi_status.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_axi_status.get_width() )); // dma_gcm1_axi_status
    _count += dma_gcm1_axi_status.get_width();
    dma_mpp_key_array_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_key_array_base_w0.get_width() )); // dma_mpp_key_array_base_w0
    _count += dma_mpp_key_array_base_w0.get_width();
    dma_mpp_key_array_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_key_array_base_w1.get_width() )); // dma_mpp_key_array_base_w1
    _count += dma_mpp_key_array_base_w1.get_width();
    dma_mpp_key_array_size.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_key_array_size.get_width() )); // dma_mpp_key_array_size
    _count += dma_mpp_key_array_size.get_width();
    dma_mpp_axi_desc.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_axi_desc.get_width() )); // dma_mpp_axi_desc
    _count += dma_mpp_axi_desc.get_width();
    dma_mpp_axi_data_read.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_axi_data_read.get_width() )); // dma_mpp_axi_data_read
    _count += dma_mpp_axi_data_read.get_width();
    dma_mpp_axi_data_write.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_axi_data_write.get_width() )); // dma_mpp_axi_data_write
    _count += dma_mpp_axi_data_write.get_width();
    dma_mpp_axi_status.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_axi_status.get_width() )); // dma_mpp_axi_status
    _count += dma_mpp_axi_status.get_width();
    dma_pk0_key_array_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_key_array_base_w0.get_width() )); // dma_pk0_key_array_base_w0
    _count += dma_pk0_key_array_base_w0.get_width();
    dma_pk0_key_array_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_key_array_base_w1.get_width() )); // dma_pk0_key_array_base_w1
    _count += dma_pk0_key_array_base_w1.get_width();
    dma_pk0_key_array_size.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_key_array_size.get_width() )); // dma_pk0_key_array_size
    _count += dma_pk0_key_array_size.get_width();
    dma_pk0_axi_desc.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_axi_desc.get_width() )); // dma_pk0_axi_desc
    _count += dma_pk0_axi_desc.get_width();
    dma_pk0_axi_data_read.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_axi_data_read.get_width() )); // dma_pk0_axi_data_read
    _count += dma_pk0_axi_data_read.get_width();
    dma_pk0_axi_data_write.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_axi_data_write.get_width() )); // dma_pk0_axi_data_write
    _count += dma_pk0_axi_data_write.get_width();
    dma_pk0_axi_status.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_axi_status.get_width() )); // dma_pk0_axi_status
    _count += dma_pk0_axi_status.get_width();
    dma_pk1_key_array_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_key_array_base_w0.get_width() )); // dma_pk1_key_array_base_w0
    _count += dma_pk1_key_array_base_w0.get_width();
    dma_pk1_key_array_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_key_array_base_w1.get_width() )); // dma_pk1_key_array_base_w1
    _count += dma_pk1_key_array_base_w1.get_width();
    dma_pk1_key_array_size.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_key_array_size.get_width() )); // dma_pk1_key_array_size
    _count += dma_pk1_key_array_size.get_width();
    dma_pk1_axi_desc.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_axi_desc.get_width() )); // dma_pk1_axi_desc
    _count += dma_pk1_axi_desc.get_width();
    dma_pk1_axi_data_read.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_axi_data_read.get_width() )); // dma_pk1_axi_data_read
    _count += dma_pk1_axi_data_read.get_width();
    dma_pk1_axi_data_write.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_axi_data_write.get_width() )); // dma_pk1_axi_data_write
    _count += dma_pk1_axi_data_write.get_width();
    dma_pk1_axi_status.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_axi_status.get_width() )); // dma_pk1_axi_status
    _count += dma_pk1_axi_status.get_width();
    dma_xts_enc_ring_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_ring_base_w0.get_width() )); // dma_xts_enc_ring_base_w0
    _count += dma_xts_enc_ring_base_w0.get_width();
    dma_xts_enc_ring_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_ring_base_w1.get_width() )); // dma_xts_enc_ring_base_w1
    _count += dma_xts_enc_ring_base_w1.get_width();
    dma_xts_enc_ring_size.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_ring_size.get_width() )); // dma_xts_enc_ring_size
    _count += dma_xts_enc_ring_size.get_width();
    dma_xts_enc_producer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_producer_idx.get_width() )); // dma_xts_enc_producer_idx
    _count += dma_xts_enc_producer_idx.get_width();
    dma_xts_enc_opa_tag_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_opa_tag_addr_w0.get_width() )); // dma_xts_enc_opa_tag_addr_w0
    _count += dma_xts_enc_opa_tag_addr_w0.get_width();
    dma_xts_enc_opa_tag_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_opa_tag_addr_w1.get_width() )); // dma_xts_enc_opa_tag_addr_w1
    _count += dma_xts_enc_opa_tag_addr_w1.get_width();
    dma_xts_enc_dbell_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_dbell_addr_w0.get_width() )); // dma_xts_enc_dbell_addr_w0
    _count += dma_xts_enc_dbell_addr_w0.get_width();
    dma_xts_enc_dbell_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_dbell_addr_w1.get_width() )); // dma_xts_enc_dbell_addr_w1
    _count += dma_xts_enc_dbell_addr_w1.get_width();
    dma_xts_enc_consumer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_enc_consumer_idx.get_width() )); // dma_xts_enc_consumer_idx
    _count += dma_xts_enc_consumer_idx.get_width();
    dma_xts_ring_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_ring_base_w0.get_width() )); // dma_xts_ring_base_w0
    _count += dma_xts_ring_base_w0.get_width();
    dma_xts_ring_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_ring_base_w1.get_width() )); // dma_xts_ring_base_w1
    _count += dma_xts_ring_base_w1.get_width();
    dma_xts_ring_size.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_ring_size.get_width() )); // dma_xts_ring_size
    _count += dma_xts_ring_size.get_width();
    dma_xts_producer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_producer_idx.get_width() )); // dma_xts_producer_idx
    _count += dma_xts_producer_idx.get_width();
    dma_xts_opa_tag_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_opa_tag_addr_w0.get_width() )); // dma_xts_opa_tag_addr_w0
    _count += dma_xts_opa_tag_addr_w0.get_width();
    dma_xts_opa_tag_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_opa_tag_addr_w1.get_width() )); // dma_xts_opa_tag_addr_w1
    _count += dma_xts_opa_tag_addr_w1.get_width();
    dma_xts_dbell_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_dbell_addr_w0.get_width() )); // dma_xts_dbell_addr_w0
    _count += dma_xts_dbell_addr_w0.get_width();
    dma_xts_dbell_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_dbell_addr_w1.get_width() )); // dma_xts_dbell_addr_w1
    _count += dma_xts_dbell_addr_w1.get_width();
    dma_xts_consumer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_xts_consumer_idx.get_width() )); // dma_xts_consumer_idx
    _count += dma_xts_consumer_idx.get_width();
    dma_gcm0_ring_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_ring_base_w0.get_width() )); // dma_gcm0_ring_base_w0
    _count += dma_gcm0_ring_base_w0.get_width();
    dma_gcm0_ring_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_ring_base_w1.get_width() )); // dma_gcm0_ring_base_w1
    _count += dma_gcm0_ring_base_w1.get_width();
    dma_gcm0_ring_size.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_ring_size.get_width() )); // dma_gcm0_ring_size
    _count += dma_gcm0_ring_size.get_width();
    dma_gcm0_producer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_producer_idx.get_width() )); // dma_gcm0_producer_idx
    _count += dma_gcm0_producer_idx.get_width();
    dma_gcm0_opa_tag_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_opa_tag_addr_w0.get_width() )); // dma_gcm0_opa_tag_addr_w0
    _count += dma_gcm0_opa_tag_addr_w0.get_width();
    dma_gcm0_opa_tag_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_opa_tag_addr_w1.get_width() )); // dma_gcm0_opa_tag_addr_w1
    _count += dma_gcm0_opa_tag_addr_w1.get_width();
    dma_gcm0_dbell_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_dbell_addr_w0.get_width() )); // dma_gcm0_dbell_addr_w0
    _count += dma_gcm0_dbell_addr_w0.get_width();
    dma_gcm0_dbell_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_dbell_addr_w1.get_width() )); // dma_gcm0_dbell_addr_w1
    _count += dma_gcm0_dbell_addr_w1.get_width();
    dma_gcm0_consumer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm0_consumer_idx.get_width() )); // dma_gcm0_consumer_idx
    _count += dma_gcm0_consumer_idx.get_width();
    dma_gcm1_ring_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_ring_base_w0.get_width() )); // dma_gcm1_ring_base_w0
    _count += dma_gcm1_ring_base_w0.get_width();
    dma_gcm1_ring_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_ring_base_w1.get_width() )); // dma_gcm1_ring_base_w1
    _count += dma_gcm1_ring_base_w1.get_width();
    dma_gcm1_ring_size.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_ring_size.get_width() )); // dma_gcm1_ring_size
    _count += dma_gcm1_ring_size.get_width();
    dma_gcm1_producer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_producer_idx.get_width() )); // dma_gcm1_producer_idx
    _count += dma_gcm1_producer_idx.get_width();
    dma_gcm1_opa_tag_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_opa_tag_addr_w0.get_width() )); // dma_gcm1_opa_tag_addr_w0
    _count += dma_gcm1_opa_tag_addr_w0.get_width();
    dma_gcm1_opa_tag_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_opa_tag_addr_w1.get_width() )); // dma_gcm1_opa_tag_addr_w1
    _count += dma_gcm1_opa_tag_addr_w1.get_width();
    dma_gcm1_dbell_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_dbell_addr_w0.get_width() )); // dma_gcm1_dbell_addr_w0
    _count += dma_gcm1_dbell_addr_w0.get_width();
    dma_gcm1_dbell_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_dbell_addr_w1.get_width() )); // dma_gcm1_dbell_addr_w1
    _count += dma_gcm1_dbell_addr_w1.get_width();
    dma_gcm1_consumer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_gcm1_consumer_idx.get_width() )); // dma_gcm1_consumer_idx
    _count += dma_gcm1_consumer_idx.get_width();
    dma_mpp_ring_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_ring_base_w0.get_width() )); // dma_mpp_ring_base_w0
    _count += dma_mpp_ring_base_w0.get_width();
    dma_mpp_ring_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_ring_base_w1.get_width() )); // dma_mpp_ring_base_w1
    _count += dma_mpp_ring_base_w1.get_width();
    dma_mpp_ring_size.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_ring_size.get_width() )); // dma_mpp_ring_size
    _count += dma_mpp_ring_size.get_width();
    dma_mpp_producer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_producer_idx.get_width() )); // dma_mpp_producer_idx
    _count += dma_mpp_producer_idx.get_width();
    dma_mpp_opa_tag_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_opa_tag_addr_w0.get_width() )); // dma_mpp_opa_tag_addr_w0
    _count += dma_mpp_opa_tag_addr_w0.get_width();
    dma_mpp_opa_tag_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_opa_tag_addr_w1.get_width() )); // dma_mpp_opa_tag_addr_w1
    _count += dma_mpp_opa_tag_addr_w1.get_width();
    dma_mpp_dbell_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_dbell_addr_w0.get_width() )); // dma_mpp_dbell_addr_w0
    _count += dma_mpp_dbell_addr_w0.get_width();
    dma_mpp_dbell_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_dbell_addr_w1.get_width() )); // dma_mpp_dbell_addr_w1
    _count += dma_mpp_dbell_addr_w1.get_width();
    dma_mpp_consumer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_mpp_consumer_idx.get_width() )); // dma_mpp_consumer_idx
    _count += dma_mpp_consumer_idx.get_width();
    dma_pk0_ring_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_ring_base_w0.get_width() )); // dma_pk0_ring_base_w0
    _count += dma_pk0_ring_base_w0.get_width();
    dma_pk0_ring_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_ring_base_w1.get_width() )); // dma_pk0_ring_base_w1
    _count += dma_pk0_ring_base_w1.get_width();
    dma_pk0_ring_size.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_ring_size.get_width() )); // dma_pk0_ring_size
    _count += dma_pk0_ring_size.get_width();
    dma_pk0_producer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_producer_idx.get_width() )); // dma_pk0_producer_idx
    _count += dma_pk0_producer_idx.get_width();
    dma_pk0_opa_tag_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_opa_tag_addr_w0.get_width() )); // dma_pk0_opa_tag_addr_w0
    _count += dma_pk0_opa_tag_addr_w0.get_width();
    dma_pk0_opa_tag_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_opa_tag_addr_w1.get_width() )); // dma_pk0_opa_tag_addr_w1
    _count += dma_pk0_opa_tag_addr_w1.get_width();
    dma_pk0_dbell_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_dbell_addr_w0.get_width() )); // dma_pk0_dbell_addr_w0
    _count += dma_pk0_dbell_addr_w0.get_width();
    dma_pk0_dbell_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_dbell_addr_w1.get_width() )); // dma_pk0_dbell_addr_w1
    _count += dma_pk0_dbell_addr_w1.get_width();
    dma_pk0_consumer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_pk0_consumer_idx.get_width() )); // dma_pk0_consumer_idx
    _count += dma_pk0_consumer_idx.get_width();
    dma_pk1_ring_base_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_ring_base_w0.get_width() )); // dma_pk1_ring_base_w0
    _count += dma_pk1_ring_base_w0.get_width();
    dma_pk1_ring_base_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_ring_base_w1.get_width() )); // dma_pk1_ring_base_w1
    _count += dma_pk1_ring_base_w1.get_width();
    dma_pk1_ring_size.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_ring_size.get_width() )); // dma_pk1_ring_size
    _count += dma_pk1_ring_size.get_width();
    dma_pk1_producer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_producer_idx.get_width() )); // dma_pk1_producer_idx
    _count += dma_pk1_producer_idx.get_width();
    dma_pk1_opa_tag_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_opa_tag_addr_w0.get_width() )); // dma_pk1_opa_tag_addr_w0
    _count += dma_pk1_opa_tag_addr_w0.get_width();
    dma_pk1_opa_tag_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_opa_tag_addr_w1.get_width() )); // dma_pk1_opa_tag_addr_w1
    _count += dma_pk1_opa_tag_addr_w1.get_width();
    dma_pk1_dbell_addr_w0.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_dbell_addr_w0.get_width() )); // dma_pk1_dbell_addr_w0
    _count += dma_pk1_dbell_addr_w0.get_width();
    dma_pk1_dbell_addr_w1.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_dbell_addr_w1.get_width() )); // dma_pk1_dbell_addr_w1
    _count += dma_pk1_dbell_addr_w1.get_width();
    dma_pk1_consumer_idx.all( hlp.get_slc(_val, _count, _count -1 + dma_pk1_consumer_idx.get_width() )); // dma_pk1_consumer_idx
    _count += dma_pk1_consumer_idx.get_width();
}

void cap_he_csr_base_t::all(const cpp_int & _val) {
    int _count = 0;

    // scratch_reg
    int_var__scratch_reg = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< scratch_reg_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_sta_cap_he_baip_dma_pk1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_sta_cap_he_baip_dma_pk0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_sta_cap_he_baip_dma_mpp_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_sta_cap_he_baip_dma_gcm1_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_sta_cap_he_baip_dma_gcm0_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_sta_cap_he_baip_dma_xts_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::all(const cpp_int & _val) {
    int _count = 0;

    // fld
    int_var__fld = hlp.get_slc(_val, _count, _count -1 + 32 ).convert_to< fld_cpp_int_t >()  ;
    _count += 32;
}

void cap_he_csr_cfg_cap_he_ctl_t::all(const cpp_int & _val) {
    int _count = 0;

    // sw_rst
    int_var__sw_rst = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< sw_rst_cpp_int_t >()  ;
    _count += 8;
    // clk_en
    int_var__clk_en = hlp.get_slc(_val, _count, _count -1 + 8 ).convert_to< clk_en_cpp_int_t >()  ;
    _count += 8;
}

void cap_he_csr_t::all(const cpp_int & _val) {
    int _count = 0;

    cfg_cap_he_ctl.all( hlp.get_slc(_val, _count, _count -1 + cfg_cap_he_ctl.get_width() )); // cfg_cap_he_ctl
    _count += cfg_cap_he_ctl.get_width();
    sta_cap_he_baip_dma_xts_enc.all( hlp.get_slc(_val, _count, _count -1 + sta_cap_he_baip_dma_xts_enc.get_width() )); // sta_cap_he_baip_dma_xts_enc
    _count += sta_cap_he_baip_dma_xts_enc.get_width();
    sta_cap_he_baip_dma_xts.all( hlp.get_slc(_val, _count, _count -1 + sta_cap_he_baip_dma_xts.get_width() )); // sta_cap_he_baip_dma_xts
    _count += sta_cap_he_baip_dma_xts.get_width();
    sta_cap_he_baip_dma_gcm0.all( hlp.get_slc(_val, _count, _count -1 + sta_cap_he_baip_dma_gcm0.get_width() )); // sta_cap_he_baip_dma_gcm0
    _count += sta_cap_he_baip_dma_gcm0.get_width();
    sta_cap_he_baip_dma_gcm1.all( hlp.get_slc(_val, _count, _count -1 + sta_cap_he_baip_dma_gcm1.get_width() )); // sta_cap_he_baip_dma_gcm1
    _count += sta_cap_he_baip_dma_gcm1.get_width();
    sta_cap_he_baip_dma_mpp.all( hlp.get_slc(_val, _count, _count -1 + sta_cap_he_baip_dma_mpp.get_width() )); // sta_cap_he_baip_dma_mpp
    _count += sta_cap_he_baip_dma_mpp.get_width();
    sta_cap_he_baip_dma_pk0.all( hlp.get_slc(_val, _count, _count -1 + sta_cap_he_baip_dma_pk0.get_width() )); // sta_cap_he_baip_dma_pk0
    _count += sta_cap_he_baip_dma_pk0.get_width();
    sta_cap_he_baip_dma_pk1.all( hlp.get_slc(_val, _count, _count -1 + sta_cap_he_baip_dma_pk1.get_width() )); // sta_cap_he_baip_dma_pk1
    _count += sta_cap_he_baip_dma_pk1.get_width();
    base.all( hlp.get_slc(_val, _count, _count -1 + base.get_width() )); // base
    _count += base.get_width();
    dhs_cap_he_ipcore_ctl.all( hlp.get_slc(_val, _count, _count -1 + dhs_cap_he_ipcore_ctl.get_width() )); // dhs_cap_he_ipcore_ctl
    _count += dhs_cap_he_ipcore_ctl.get_width();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    ret_val = hlp.set_slc(ret_val, dma_xts_enc_key_array_base_w0.all() , _count, _count -1 + dma_xts_enc_key_array_base_w0.get_width() ); // dma_xts_enc_key_array_base_w0
    _count += dma_xts_enc_key_array_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_key_array_base_w1.all() , _count, _count -1 + dma_xts_enc_key_array_base_w1.get_width() ); // dma_xts_enc_key_array_base_w1
    _count += dma_xts_enc_key_array_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_key_array_size.all() , _count, _count -1 + dma_xts_enc_key_array_size.get_width() ); // dma_xts_enc_key_array_size
    _count += dma_xts_enc_key_array_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_axi_desc.all() , _count, _count -1 + dma_xts_enc_axi_desc.get_width() ); // dma_xts_enc_axi_desc
    _count += dma_xts_enc_axi_desc.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_axi_data_read.all() , _count, _count -1 + dma_xts_enc_axi_data_read.get_width() ); // dma_xts_enc_axi_data_read
    _count += dma_xts_enc_axi_data_read.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_axi_data_write.all() , _count, _count -1 + dma_xts_enc_axi_data_write.get_width() ); // dma_xts_enc_axi_data_write
    _count += dma_xts_enc_axi_data_write.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_axi_status.all() , _count, _count -1 + dma_xts_enc_axi_status.get_width() ); // dma_xts_enc_axi_status
    _count += dma_xts_enc_axi_status.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_key_array_base_w0.all() , _count, _count -1 + dma_xts_key_array_base_w0.get_width() ); // dma_xts_key_array_base_w0
    _count += dma_xts_key_array_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_key_array_base_w1.all() , _count, _count -1 + dma_xts_key_array_base_w1.get_width() ); // dma_xts_key_array_base_w1
    _count += dma_xts_key_array_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_key_array_size.all() , _count, _count -1 + dma_xts_key_array_size.get_width() ); // dma_xts_key_array_size
    _count += dma_xts_key_array_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_axi_desc.all() , _count, _count -1 + dma_xts_axi_desc.get_width() ); // dma_xts_axi_desc
    _count += dma_xts_axi_desc.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_axi_data_read.all() , _count, _count -1 + dma_xts_axi_data_read.get_width() ); // dma_xts_axi_data_read
    _count += dma_xts_axi_data_read.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_axi_data_write.all() , _count, _count -1 + dma_xts_axi_data_write.get_width() ); // dma_xts_axi_data_write
    _count += dma_xts_axi_data_write.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_axi_status.all() , _count, _count -1 + dma_xts_axi_status.get_width() ); // dma_xts_axi_status
    _count += dma_xts_axi_status.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_key_array_base_w0.all() , _count, _count -1 + dma_gcm0_key_array_base_w0.get_width() ); // dma_gcm0_key_array_base_w0
    _count += dma_gcm0_key_array_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_key_array_base_w1.all() , _count, _count -1 + dma_gcm0_key_array_base_w1.get_width() ); // dma_gcm0_key_array_base_w1
    _count += dma_gcm0_key_array_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_key_array_size.all() , _count, _count -1 + dma_gcm0_key_array_size.get_width() ); // dma_gcm0_key_array_size
    _count += dma_gcm0_key_array_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_axi_desc.all() , _count, _count -1 + dma_gcm0_axi_desc.get_width() ); // dma_gcm0_axi_desc
    _count += dma_gcm0_axi_desc.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_axi_data_read.all() , _count, _count -1 + dma_gcm0_axi_data_read.get_width() ); // dma_gcm0_axi_data_read
    _count += dma_gcm0_axi_data_read.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_axi_data_write.all() , _count, _count -1 + dma_gcm0_axi_data_write.get_width() ); // dma_gcm0_axi_data_write
    _count += dma_gcm0_axi_data_write.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_axi_status.all() , _count, _count -1 + dma_gcm0_axi_status.get_width() ); // dma_gcm0_axi_status
    _count += dma_gcm0_axi_status.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_key_array_base_w0.all() , _count, _count -1 + dma_gcm1_key_array_base_w0.get_width() ); // dma_gcm1_key_array_base_w0
    _count += dma_gcm1_key_array_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_key_array_base_w1.all() , _count, _count -1 + dma_gcm1_key_array_base_w1.get_width() ); // dma_gcm1_key_array_base_w1
    _count += dma_gcm1_key_array_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_key_array_size.all() , _count, _count -1 + dma_gcm1_key_array_size.get_width() ); // dma_gcm1_key_array_size
    _count += dma_gcm1_key_array_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_axi_desc.all() , _count, _count -1 + dma_gcm1_axi_desc.get_width() ); // dma_gcm1_axi_desc
    _count += dma_gcm1_axi_desc.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_axi_data_read.all() , _count, _count -1 + dma_gcm1_axi_data_read.get_width() ); // dma_gcm1_axi_data_read
    _count += dma_gcm1_axi_data_read.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_axi_data_write.all() , _count, _count -1 + dma_gcm1_axi_data_write.get_width() ); // dma_gcm1_axi_data_write
    _count += dma_gcm1_axi_data_write.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_axi_status.all() , _count, _count -1 + dma_gcm1_axi_status.get_width() ); // dma_gcm1_axi_status
    _count += dma_gcm1_axi_status.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_key_array_base_w0.all() , _count, _count -1 + dma_mpp_key_array_base_w0.get_width() ); // dma_mpp_key_array_base_w0
    _count += dma_mpp_key_array_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_key_array_base_w1.all() , _count, _count -1 + dma_mpp_key_array_base_w1.get_width() ); // dma_mpp_key_array_base_w1
    _count += dma_mpp_key_array_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_key_array_size.all() , _count, _count -1 + dma_mpp_key_array_size.get_width() ); // dma_mpp_key_array_size
    _count += dma_mpp_key_array_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_axi_desc.all() , _count, _count -1 + dma_mpp_axi_desc.get_width() ); // dma_mpp_axi_desc
    _count += dma_mpp_axi_desc.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_axi_data_read.all() , _count, _count -1 + dma_mpp_axi_data_read.get_width() ); // dma_mpp_axi_data_read
    _count += dma_mpp_axi_data_read.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_axi_data_write.all() , _count, _count -1 + dma_mpp_axi_data_write.get_width() ); // dma_mpp_axi_data_write
    _count += dma_mpp_axi_data_write.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_axi_status.all() , _count, _count -1 + dma_mpp_axi_status.get_width() ); // dma_mpp_axi_status
    _count += dma_mpp_axi_status.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_key_array_base_w0.all() , _count, _count -1 + dma_pk0_key_array_base_w0.get_width() ); // dma_pk0_key_array_base_w0
    _count += dma_pk0_key_array_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_key_array_base_w1.all() , _count, _count -1 + dma_pk0_key_array_base_w1.get_width() ); // dma_pk0_key_array_base_w1
    _count += dma_pk0_key_array_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_key_array_size.all() , _count, _count -1 + dma_pk0_key_array_size.get_width() ); // dma_pk0_key_array_size
    _count += dma_pk0_key_array_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_axi_desc.all() , _count, _count -1 + dma_pk0_axi_desc.get_width() ); // dma_pk0_axi_desc
    _count += dma_pk0_axi_desc.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_axi_data_read.all() , _count, _count -1 + dma_pk0_axi_data_read.get_width() ); // dma_pk0_axi_data_read
    _count += dma_pk0_axi_data_read.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_axi_data_write.all() , _count, _count -1 + dma_pk0_axi_data_write.get_width() ); // dma_pk0_axi_data_write
    _count += dma_pk0_axi_data_write.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_axi_status.all() , _count, _count -1 + dma_pk0_axi_status.get_width() ); // dma_pk0_axi_status
    _count += dma_pk0_axi_status.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_key_array_base_w0.all() , _count, _count -1 + dma_pk1_key_array_base_w0.get_width() ); // dma_pk1_key_array_base_w0
    _count += dma_pk1_key_array_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_key_array_base_w1.all() , _count, _count -1 + dma_pk1_key_array_base_w1.get_width() ); // dma_pk1_key_array_base_w1
    _count += dma_pk1_key_array_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_key_array_size.all() , _count, _count -1 + dma_pk1_key_array_size.get_width() ); // dma_pk1_key_array_size
    _count += dma_pk1_key_array_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_axi_desc.all() , _count, _count -1 + dma_pk1_axi_desc.get_width() ); // dma_pk1_axi_desc
    _count += dma_pk1_axi_desc.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_axi_data_read.all() , _count, _count -1 + dma_pk1_axi_data_read.get_width() ); // dma_pk1_axi_data_read
    _count += dma_pk1_axi_data_read.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_axi_data_write.all() , _count, _count -1 + dma_pk1_axi_data_write.get_width() ); // dma_pk1_axi_data_write
    _count += dma_pk1_axi_data_write.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_axi_status.all() , _count, _count -1 + dma_pk1_axi_status.get_width() ); // dma_pk1_axi_status
    _count += dma_pk1_axi_status.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_ring_base_w0.all() , _count, _count -1 + dma_xts_enc_ring_base_w0.get_width() ); // dma_xts_enc_ring_base_w0
    _count += dma_xts_enc_ring_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_ring_base_w1.all() , _count, _count -1 + dma_xts_enc_ring_base_w1.get_width() ); // dma_xts_enc_ring_base_w1
    _count += dma_xts_enc_ring_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_ring_size.all() , _count, _count -1 + dma_xts_enc_ring_size.get_width() ); // dma_xts_enc_ring_size
    _count += dma_xts_enc_ring_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_producer_idx.all() , _count, _count -1 + dma_xts_enc_producer_idx.get_width() ); // dma_xts_enc_producer_idx
    _count += dma_xts_enc_producer_idx.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_opa_tag_addr_w0.all() , _count, _count -1 + dma_xts_enc_opa_tag_addr_w0.get_width() ); // dma_xts_enc_opa_tag_addr_w0
    _count += dma_xts_enc_opa_tag_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_opa_tag_addr_w1.all() , _count, _count -1 + dma_xts_enc_opa_tag_addr_w1.get_width() ); // dma_xts_enc_opa_tag_addr_w1
    _count += dma_xts_enc_opa_tag_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_dbell_addr_w0.all() , _count, _count -1 + dma_xts_enc_dbell_addr_w0.get_width() ); // dma_xts_enc_dbell_addr_w0
    _count += dma_xts_enc_dbell_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_dbell_addr_w1.all() , _count, _count -1 + dma_xts_enc_dbell_addr_w1.get_width() ); // dma_xts_enc_dbell_addr_w1
    _count += dma_xts_enc_dbell_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_enc_consumer_idx.all() , _count, _count -1 + dma_xts_enc_consumer_idx.get_width() ); // dma_xts_enc_consumer_idx
    _count += dma_xts_enc_consumer_idx.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_ring_base_w0.all() , _count, _count -1 + dma_xts_ring_base_w0.get_width() ); // dma_xts_ring_base_w0
    _count += dma_xts_ring_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_ring_base_w1.all() , _count, _count -1 + dma_xts_ring_base_w1.get_width() ); // dma_xts_ring_base_w1
    _count += dma_xts_ring_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_ring_size.all() , _count, _count -1 + dma_xts_ring_size.get_width() ); // dma_xts_ring_size
    _count += dma_xts_ring_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_producer_idx.all() , _count, _count -1 + dma_xts_producer_idx.get_width() ); // dma_xts_producer_idx
    _count += dma_xts_producer_idx.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_opa_tag_addr_w0.all() , _count, _count -1 + dma_xts_opa_tag_addr_w0.get_width() ); // dma_xts_opa_tag_addr_w0
    _count += dma_xts_opa_tag_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_opa_tag_addr_w1.all() , _count, _count -1 + dma_xts_opa_tag_addr_w1.get_width() ); // dma_xts_opa_tag_addr_w1
    _count += dma_xts_opa_tag_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_dbell_addr_w0.all() , _count, _count -1 + dma_xts_dbell_addr_w0.get_width() ); // dma_xts_dbell_addr_w0
    _count += dma_xts_dbell_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_dbell_addr_w1.all() , _count, _count -1 + dma_xts_dbell_addr_w1.get_width() ); // dma_xts_dbell_addr_w1
    _count += dma_xts_dbell_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_xts_consumer_idx.all() , _count, _count -1 + dma_xts_consumer_idx.get_width() ); // dma_xts_consumer_idx
    _count += dma_xts_consumer_idx.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_ring_base_w0.all() , _count, _count -1 + dma_gcm0_ring_base_w0.get_width() ); // dma_gcm0_ring_base_w0
    _count += dma_gcm0_ring_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_ring_base_w1.all() , _count, _count -1 + dma_gcm0_ring_base_w1.get_width() ); // dma_gcm0_ring_base_w1
    _count += dma_gcm0_ring_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_ring_size.all() , _count, _count -1 + dma_gcm0_ring_size.get_width() ); // dma_gcm0_ring_size
    _count += dma_gcm0_ring_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_producer_idx.all() , _count, _count -1 + dma_gcm0_producer_idx.get_width() ); // dma_gcm0_producer_idx
    _count += dma_gcm0_producer_idx.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_opa_tag_addr_w0.all() , _count, _count -1 + dma_gcm0_opa_tag_addr_w0.get_width() ); // dma_gcm0_opa_tag_addr_w0
    _count += dma_gcm0_opa_tag_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_opa_tag_addr_w1.all() , _count, _count -1 + dma_gcm0_opa_tag_addr_w1.get_width() ); // dma_gcm0_opa_tag_addr_w1
    _count += dma_gcm0_opa_tag_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_dbell_addr_w0.all() , _count, _count -1 + dma_gcm0_dbell_addr_w0.get_width() ); // dma_gcm0_dbell_addr_w0
    _count += dma_gcm0_dbell_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_dbell_addr_w1.all() , _count, _count -1 + dma_gcm0_dbell_addr_w1.get_width() ); // dma_gcm0_dbell_addr_w1
    _count += dma_gcm0_dbell_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm0_consumer_idx.all() , _count, _count -1 + dma_gcm0_consumer_idx.get_width() ); // dma_gcm0_consumer_idx
    _count += dma_gcm0_consumer_idx.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_ring_base_w0.all() , _count, _count -1 + dma_gcm1_ring_base_w0.get_width() ); // dma_gcm1_ring_base_w0
    _count += dma_gcm1_ring_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_ring_base_w1.all() , _count, _count -1 + dma_gcm1_ring_base_w1.get_width() ); // dma_gcm1_ring_base_w1
    _count += dma_gcm1_ring_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_ring_size.all() , _count, _count -1 + dma_gcm1_ring_size.get_width() ); // dma_gcm1_ring_size
    _count += dma_gcm1_ring_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_producer_idx.all() , _count, _count -1 + dma_gcm1_producer_idx.get_width() ); // dma_gcm1_producer_idx
    _count += dma_gcm1_producer_idx.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_opa_tag_addr_w0.all() , _count, _count -1 + dma_gcm1_opa_tag_addr_w0.get_width() ); // dma_gcm1_opa_tag_addr_w0
    _count += dma_gcm1_opa_tag_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_opa_tag_addr_w1.all() , _count, _count -1 + dma_gcm1_opa_tag_addr_w1.get_width() ); // dma_gcm1_opa_tag_addr_w1
    _count += dma_gcm1_opa_tag_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_dbell_addr_w0.all() , _count, _count -1 + dma_gcm1_dbell_addr_w0.get_width() ); // dma_gcm1_dbell_addr_w0
    _count += dma_gcm1_dbell_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_dbell_addr_w1.all() , _count, _count -1 + dma_gcm1_dbell_addr_w1.get_width() ); // dma_gcm1_dbell_addr_w1
    _count += dma_gcm1_dbell_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_gcm1_consumer_idx.all() , _count, _count -1 + dma_gcm1_consumer_idx.get_width() ); // dma_gcm1_consumer_idx
    _count += dma_gcm1_consumer_idx.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_ring_base_w0.all() , _count, _count -1 + dma_mpp_ring_base_w0.get_width() ); // dma_mpp_ring_base_w0
    _count += dma_mpp_ring_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_ring_base_w1.all() , _count, _count -1 + dma_mpp_ring_base_w1.get_width() ); // dma_mpp_ring_base_w1
    _count += dma_mpp_ring_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_ring_size.all() , _count, _count -1 + dma_mpp_ring_size.get_width() ); // dma_mpp_ring_size
    _count += dma_mpp_ring_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_producer_idx.all() , _count, _count -1 + dma_mpp_producer_idx.get_width() ); // dma_mpp_producer_idx
    _count += dma_mpp_producer_idx.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_opa_tag_addr_w0.all() , _count, _count -1 + dma_mpp_opa_tag_addr_w0.get_width() ); // dma_mpp_opa_tag_addr_w0
    _count += dma_mpp_opa_tag_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_opa_tag_addr_w1.all() , _count, _count -1 + dma_mpp_opa_tag_addr_w1.get_width() ); // dma_mpp_opa_tag_addr_w1
    _count += dma_mpp_opa_tag_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_dbell_addr_w0.all() , _count, _count -1 + dma_mpp_dbell_addr_w0.get_width() ); // dma_mpp_dbell_addr_w0
    _count += dma_mpp_dbell_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_dbell_addr_w1.all() , _count, _count -1 + dma_mpp_dbell_addr_w1.get_width() ); // dma_mpp_dbell_addr_w1
    _count += dma_mpp_dbell_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_mpp_consumer_idx.all() , _count, _count -1 + dma_mpp_consumer_idx.get_width() ); // dma_mpp_consumer_idx
    _count += dma_mpp_consumer_idx.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_ring_base_w0.all() , _count, _count -1 + dma_pk0_ring_base_w0.get_width() ); // dma_pk0_ring_base_w0
    _count += dma_pk0_ring_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_ring_base_w1.all() , _count, _count -1 + dma_pk0_ring_base_w1.get_width() ); // dma_pk0_ring_base_w1
    _count += dma_pk0_ring_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_ring_size.all() , _count, _count -1 + dma_pk0_ring_size.get_width() ); // dma_pk0_ring_size
    _count += dma_pk0_ring_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_producer_idx.all() , _count, _count -1 + dma_pk0_producer_idx.get_width() ); // dma_pk0_producer_idx
    _count += dma_pk0_producer_idx.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_opa_tag_addr_w0.all() , _count, _count -1 + dma_pk0_opa_tag_addr_w0.get_width() ); // dma_pk0_opa_tag_addr_w0
    _count += dma_pk0_opa_tag_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_opa_tag_addr_w1.all() , _count, _count -1 + dma_pk0_opa_tag_addr_w1.get_width() ); // dma_pk0_opa_tag_addr_w1
    _count += dma_pk0_opa_tag_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_dbell_addr_w0.all() , _count, _count -1 + dma_pk0_dbell_addr_w0.get_width() ); // dma_pk0_dbell_addr_w0
    _count += dma_pk0_dbell_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_dbell_addr_w1.all() , _count, _count -1 + dma_pk0_dbell_addr_w1.get_width() ); // dma_pk0_dbell_addr_w1
    _count += dma_pk0_dbell_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk0_consumer_idx.all() , _count, _count -1 + dma_pk0_consumer_idx.get_width() ); // dma_pk0_consumer_idx
    _count += dma_pk0_consumer_idx.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_ring_base_w0.all() , _count, _count -1 + dma_pk1_ring_base_w0.get_width() ); // dma_pk1_ring_base_w0
    _count += dma_pk1_ring_base_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_ring_base_w1.all() , _count, _count -1 + dma_pk1_ring_base_w1.get_width() ); // dma_pk1_ring_base_w1
    _count += dma_pk1_ring_base_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_ring_size.all() , _count, _count -1 + dma_pk1_ring_size.get_width() ); // dma_pk1_ring_size
    _count += dma_pk1_ring_size.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_producer_idx.all() , _count, _count -1 + dma_pk1_producer_idx.get_width() ); // dma_pk1_producer_idx
    _count += dma_pk1_producer_idx.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_opa_tag_addr_w0.all() , _count, _count -1 + dma_pk1_opa_tag_addr_w0.get_width() ); // dma_pk1_opa_tag_addr_w0
    _count += dma_pk1_opa_tag_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_opa_tag_addr_w1.all() , _count, _count -1 + dma_pk1_opa_tag_addr_w1.get_width() ); // dma_pk1_opa_tag_addr_w1
    _count += dma_pk1_opa_tag_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_dbell_addr_w0.all() , _count, _count -1 + dma_pk1_dbell_addr_w0.get_width() ); // dma_pk1_dbell_addr_w0
    _count += dma_pk1_dbell_addr_w0.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_dbell_addr_w1.all() , _count, _count -1 + dma_pk1_dbell_addr_w1.get_width() ); // dma_pk1_dbell_addr_w1
    _count += dma_pk1_dbell_addr_w1.get_width();
    ret_val = hlp.set_slc(ret_val, dma_pk1_consumer_idx.all() , _count, _count -1 + dma_pk1_consumer_idx.get_width() ); // dma_pk1_consumer_idx
    _count += dma_pk1_consumer_idx.get_width();
    return ret_val;
}

cpp_int cap_he_csr_base_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // scratch_reg
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__scratch_reg) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_pk1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_pk0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_mpp_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_gcm1_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_gcm0_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_xts_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // fld
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__fld) , _count, _count -1 + 32 );
    _count += 32;
    return ret_val;
}

cpp_int cap_he_csr_cfg_cap_he_ctl_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    // sw_rst
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__sw_rst) , _count, _count -1 + 8 );
    _count += 8;
    // clk_en
    ret_val = hlp.set_slc(ret_val, static_cast<cpp_int>(int_var__clk_en) , _count, _count -1 + 8 );
    _count += 8;
    return ret_val;
}

cpp_int cap_he_csr_t::all() const {
    int _count = 0;
    cpp_int ret_val;

    ret_val = hlp.set_slc(ret_val, cfg_cap_he_ctl.all() , _count, _count -1 + cfg_cap_he_ctl.get_width() ); // cfg_cap_he_ctl
    _count += cfg_cap_he_ctl.get_width();
    ret_val = hlp.set_slc(ret_val, sta_cap_he_baip_dma_xts_enc.all() , _count, _count -1 + sta_cap_he_baip_dma_xts_enc.get_width() ); // sta_cap_he_baip_dma_xts_enc
    _count += sta_cap_he_baip_dma_xts_enc.get_width();
    ret_val = hlp.set_slc(ret_val, sta_cap_he_baip_dma_xts.all() , _count, _count -1 + sta_cap_he_baip_dma_xts.get_width() ); // sta_cap_he_baip_dma_xts
    _count += sta_cap_he_baip_dma_xts.get_width();
    ret_val = hlp.set_slc(ret_val, sta_cap_he_baip_dma_gcm0.all() , _count, _count -1 + sta_cap_he_baip_dma_gcm0.get_width() ); // sta_cap_he_baip_dma_gcm0
    _count += sta_cap_he_baip_dma_gcm0.get_width();
    ret_val = hlp.set_slc(ret_val, sta_cap_he_baip_dma_gcm1.all() , _count, _count -1 + sta_cap_he_baip_dma_gcm1.get_width() ); // sta_cap_he_baip_dma_gcm1
    _count += sta_cap_he_baip_dma_gcm1.get_width();
    ret_val = hlp.set_slc(ret_val, sta_cap_he_baip_dma_mpp.all() , _count, _count -1 + sta_cap_he_baip_dma_mpp.get_width() ); // sta_cap_he_baip_dma_mpp
    _count += sta_cap_he_baip_dma_mpp.get_width();
    ret_val = hlp.set_slc(ret_val, sta_cap_he_baip_dma_pk0.all() , _count, _count -1 + sta_cap_he_baip_dma_pk0.get_width() ); // sta_cap_he_baip_dma_pk0
    _count += sta_cap_he_baip_dma_pk0.get_width();
    ret_val = hlp.set_slc(ret_val, sta_cap_he_baip_dma_pk1.all() , _count, _count -1 + sta_cap_he_baip_dma_pk1.get_width() ); // sta_cap_he_baip_dma_pk1
    _count += sta_cap_he_baip_dma_pk1.get_width();
    ret_val = hlp.set_slc(ret_val, base.all() , _count, _count -1 + base.get_width() ); // base
    _count += base.get_width();
    ret_val = hlp.set_slc(ret_val, dhs_cap_he_ipcore_ctl.all() , _count, _count -1 + dhs_cap_he_ipcore_ctl.get_width() ); // dhs_cap_he_ipcore_ctl
    _count += dhs_cap_he_ipcore_ctl.get_width();
    return ret_val;
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::fld);
        }
        #endif
    
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_t::init() {

    dma_xts_enc_key_array_base_w0.set_attributes(this,"dma_xts_enc_key_array_base_w0", 0x0 );
    dma_xts_enc_key_array_base_w1.set_attributes(this,"dma_xts_enc_key_array_base_w1", 0x0 );
    dma_xts_enc_key_array_size.set_attributes(this,"dma_xts_enc_key_array_size", 0x0 );
    dma_xts_enc_axi_desc.set_attributes(this,"dma_xts_enc_axi_desc", 0x0 );
    dma_xts_enc_axi_data_read.set_attributes(this,"dma_xts_enc_axi_data_read", 0x0 );
    dma_xts_enc_axi_data_write.set_attributes(this,"dma_xts_enc_axi_data_write", 0x0 );
    dma_xts_enc_axi_status.set_attributes(this,"dma_xts_enc_axi_status", 0x0 );
    dma_xts_key_array_base_w0.set_attributes(this,"dma_xts_key_array_base_w0", 0x0 );
    dma_xts_key_array_base_w1.set_attributes(this,"dma_xts_key_array_base_w1", 0x0 );
    dma_xts_key_array_size.set_attributes(this,"dma_xts_key_array_size", 0x0 );
    dma_xts_axi_desc.set_attributes(this,"dma_xts_axi_desc", 0x0 );
    dma_xts_axi_data_read.set_attributes(this,"dma_xts_axi_data_read", 0x0 );
    dma_xts_axi_data_write.set_attributes(this,"dma_xts_axi_data_write", 0x0 );
    dma_xts_axi_status.set_attributes(this,"dma_xts_axi_status", 0x0 );
    dma_gcm0_key_array_base_w0.set_attributes(this,"dma_gcm0_key_array_base_w0", 0x0 );
    dma_gcm0_key_array_base_w1.set_attributes(this,"dma_gcm0_key_array_base_w1", 0x0 );
    dma_gcm0_key_array_size.set_attributes(this,"dma_gcm0_key_array_size", 0x0 );
    dma_gcm0_axi_desc.set_attributes(this,"dma_gcm0_axi_desc", 0x0 );
    dma_gcm0_axi_data_read.set_attributes(this,"dma_gcm0_axi_data_read", 0x0 );
    dma_gcm0_axi_data_write.set_attributes(this,"dma_gcm0_axi_data_write", 0x0 );
    dma_gcm0_axi_status.set_attributes(this,"dma_gcm0_axi_status", 0x0 );
    dma_gcm1_key_array_base_w0.set_attributes(this,"dma_gcm1_key_array_base_w0", 0x0 );
    dma_gcm1_key_array_base_w1.set_attributes(this,"dma_gcm1_key_array_base_w1", 0x0 );
    dma_gcm1_key_array_size.set_attributes(this,"dma_gcm1_key_array_size", 0x0 );
    dma_gcm1_axi_desc.set_attributes(this,"dma_gcm1_axi_desc", 0x0 );
    dma_gcm1_axi_data_read.set_attributes(this,"dma_gcm1_axi_data_read", 0x0 );
    dma_gcm1_axi_data_write.set_attributes(this,"dma_gcm1_axi_data_write", 0x0 );
    dma_gcm1_axi_status.set_attributes(this,"dma_gcm1_axi_status", 0x0 );
    dma_mpp_key_array_base_w0.set_attributes(this,"dma_mpp_key_array_base_w0", 0x0 );
    dma_mpp_key_array_base_w1.set_attributes(this,"dma_mpp_key_array_base_w1", 0x0 );
    dma_mpp_key_array_size.set_attributes(this,"dma_mpp_key_array_size", 0x0 );
    dma_mpp_axi_desc.set_attributes(this,"dma_mpp_axi_desc", 0x0 );
    dma_mpp_axi_data_read.set_attributes(this,"dma_mpp_axi_data_read", 0x0 );
    dma_mpp_axi_data_write.set_attributes(this,"dma_mpp_axi_data_write", 0x0 );
    dma_mpp_axi_status.set_attributes(this,"dma_mpp_axi_status", 0x0 );
    dma_pk0_key_array_base_w0.set_attributes(this,"dma_pk0_key_array_base_w0", 0x0 );
    dma_pk0_key_array_base_w1.set_attributes(this,"dma_pk0_key_array_base_w1", 0x0 );
    dma_pk0_key_array_size.set_attributes(this,"dma_pk0_key_array_size", 0x0 );
    dma_pk0_axi_desc.set_attributes(this,"dma_pk0_axi_desc", 0x0 );
    dma_pk0_axi_data_read.set_attributes(this,"dma_pk0_axi_data_read", 0x0 );
    dma_pk0_axi_data_write.set_attributes(this,"dma_pk0_axi_data_write", 0x0 );
    dma_pk0_axi_status.set_attributes(this,"dma_pk0_axi_status", 0x0 );
    dma_pk1_key_array_base_w0.set_attributes(this,"dma_pk1_key_array_base_w0", 0x0 );
    dma_pk1_key_array_base_w1.set_attributes(this,"dma_pk1_key_array_base_w1", 0x0 );
    dma_pk1_key_array_size.set_attributes(this,"dma_pk1_key_array_size", 0x0 );
    dma_pk1_axi_desc.set_attributes(this,"dma_pk1_axi_desc", 0x0 );
    dma_pk1_axi_data_read.set_attributes(this,"dma_pk1_axi_data_read", 0x0 );
    dma_pk1_axi_data_write.set_attributes(this,"dma_pk1_axi_data_write", 0x0 );
    dma_pk1_axi_status.set_attributes(this,"dma_pk1_axi_status", 0x0 );
    dma_xts_enc_ring_base_w0.set_attributes(this,"dma_xts_enc_ring_base_w0", 0x0 );
    dma_xts_enc_ring_base_w1.set_attributes(this,"dma_xts_enc_ring_base_w1", 0x0 );
    dma_xts_enc_ring_size.set_attributes(this,"dma_xts_enc_ring_size", 0x0 );
    dma_xts_enc_producer_idx.set_attributes(this,"dma_xts_enc_producer_idx", 0x0 );
    dma_xts_enc_opa_tag_addr_w0.set_attributes(this,"dma_xts_enc_opa_tag_addr_w0", 0x0 );
    dma_xts_enc_opa_tag_addr_w1.set_attributes(this,"dma_xts_enc_opa_tag_addr_w1", 0x0 );
    dma_xts_enc_dbell_addr_w0.set_attributes(this,"dma_xts_enc_dbell_addr_w0", 0x0 );
    dma_xts_enc_dbell_addr_w1.set_attributes(this,"dma_xts_enc_dbell_addr_w1", 0x0 );
    dma_xts_enc_consumer_idx.set_attributes(this,"dma_xts_enc_consumer_idx", 0x0 );
    dma_xts_ring_base_w0.set_attributes(this,"dma_xts_ring_base_w0", 0x0 );
    dma_xts_ring_base_w1.set_attributes(this,"dma_xts_ring_base_w1", 0x0 );
    dma_xts_ring_size.set_attributes(this,"dma_xts_ring_size", 0x0 );
    dma_xts_producer_idx.set_attributes(this,"dma_xts_producer_idx", 0x0 );
    dma_xts_opa_tag_addr_w0.set_attributes(this,"dma_xts_opa_tag_addr_w0", 0x0 );
    dma_xts_opa_tag_addr_w1.set_attributes(this,"dma_xts_opa_tag_addr_w1", 0x0 );
    dma_xts_dbell_addr_w0.set_attributes(this,"dma_xts_dbell_addr_w0", 0x0 );
    dma_xts_dbell_addr_w1.set_attributes(this,"dma_xts_dbell_addr_w1", 0x0 );
    dma_xts_consumer_idx.set_attributes(this,"dma_xts_consumer_idx", 0x0 );
    dma_gcm0_ring_base_w0.set_attributes(this,"dma_gcm0_ring_base_w0", 0x0 );
    dma_gcm0_ring_base_w1.set_attributes(this,"dma_gcm0_ring_base_w1", 0x0 );
    dma_gcm0_ring_size.set_attributes(this,"dma_gcm0_ring_size", 0x0 );
    dma_gcm0_producer_idx.set_attributes(this,"dma_gcm0_producer_idx", 0x0 );
    dma_gcm0_opa_tag_addr_w0.set_attributes(this,"dma_gcm0_opa_tag_addr_w0", 0x0 );
    dma_gcm0_opa_tag_addr_w1.set_attributes(this,"dma_gcm0_opa_tag_addr_w1", 0x0 );
    dma_gcm0_dbell_addr_w0.set_attributes(this,"dma_gcm0_dbell_addr_w0", 0x0 );
    dma_gcm0_dbell_addr_w1.set_attributes(this,"dma_gcm0_dbell_addr_w1", 0x0 );
    dma_gcm0_consumer_idx.set_attributes(this,"dma_gcm0_consumer_idx", 0x0 );
    dma_gcm1_ring_base_w0.set_attributes(this,"dma_gcm1_ring_base_w0", 0x0 );
    dma_gcm1_ring_base_w1.set_attributes(this,"dma_gcm1_ring_base_w1", 0x0 );
    dma_gcm1_ring_size.set_attributes(this,"dma_gcm1_ring_size", 0x0 );
    dma_gcm1_producer_idx.set_attributes(this,"dma_gcm1_producer_idx", 0x0 );
    dma_gcm1_opa_tag_addr_w0.set_attributes(this,"dma_gcm1_opa_tag_addr_w0", 0x0 );
    dma_gcm1_opa_tag_addr_w1.set_attributes(this,"dma_gcm1_opa_tag_addr_w1", 0x0 );
    dma_gcm1_dbell_addr_w0.set_attributes(this,"dma_gcm1_dbell_addr_w0", 0x0 );
    dma_gcm1_dbell_addr_w1.set_attributes(this,"dma_gcm1_dbell_addr_w1", 0x0 );
    dma_gcm1_consumer_idx.set_attributes(this,"dma_gcm1_consumer_idx", 0x0 );
    dma_mpp_ring_base_w0.set_attributes(this,"dma_mpp_ring_base_w0", 0x0 );
    dma_mpp_ring_base_w1.set_attributes(this,"dma_mpp_ring_base_w1", 0x0 );
    dma_mpp_ring_size.set_attributes(this,"dma_mpp_ring_size", 0x0 );
    dma_mpp_producer_idx.set_attributes(this,"dma_mpp_producer_idx", 0x0 );
    dma_mpp_opa_tag_addr_w0.set_attributes(this,"dma_mpp_opa_tag_addr_w0", 0x0 );
    dma_mpp_opa_tag_addr_w1.set_attributes(this,"dma_mpp_opa_tag_addr_w1", 0x0 );
    dma_mpp_dbell_addr_w0.set_attributes(this,"dma_mpp_dbell_addr_w0", 0x0 );
    dma_mpp_dbell_addr_w1.set_attributes(this,"dma_mpp_dbell_addr_w1", 0x0 );
    dma_mpp_consumer_idx.set_attributes(this,"dma_mpp_consumer_idx", 0x0 );
    dma_pk0_ring_base_w0.set_attributes(this,"dma_pk0_ring_base_w0", 0x0 );
    dma_pk0_ring_base_w1.set_attributes(this,"dma_pk0_ring_base_w1", 0x0 );
    dma_pk0_ring_size.set_attributes(this,"dma_pk0_ring_size", 0x0 );
    dma_pk0_producer_idx.set_attributes(this,"dma_pk0_producer_idx", 0x0 );
    dma_pk0_opa_tag_addr_w0.set_attributes(this,"dma_pk0_opa_tag_addr_w0", 0x0 );
    dma_pk0_opa_tag_addr_w1.set_attributes(this,"dma_pk0_opa_tag_addr_w1", 0x0 );
    dma_pk0_dbell_addr_w0.set_attributes(this,"dma_pk0_dbell_addr_w0", 0x0 );
    dma_pk0_dbell_addr_w1.set_attributes(this,"dma_pk0_dbell_addr_w1", 0x0 );
    dma_pk0_consumer_idx.set_attributes(this,"dma_pk0_consumer_idx", 0x0 );
    dma_pk1_ring_base_w0.set_attributes(this,"dma_pk1_ring_base_w0", 0x0 );
    dma_pk1_ring_base_w1.set_attributes(this,"dma_pk1_ring_base_w1", 0x0 );
    dma_pk1_ring_size.set_attributes(this,"dma_pk1_ring_size", 0x0 );
    dma_pk1_producer_idx.set_attributes(this,"dma_pk1_producer_idx", 0x0 );
    dma_pk1_opa_tag_addr_w0.set_attributes(this,"dma_pk1_opa_tag_addr_w0", 0x0 );
    dma_pk1_opa_tag_addr_w1.set_attributes(this,"dma_pk1_opa_tag_addr_w1", 0x0 );
    dma_pk1_dbell_addr_w0.set_attributes(this,"dma_pk1_dbell_addr_w0", 0x0 );
    dma_pk1_dbell_addr_w1.set_attributes(this,"dma_pk1_dbell_addr_w1", 0x0 );
    dma_pk1_consumer_idx.set_attributes(this,"dma_pk1_consumer_idx", 0x0 );
}

void cap_he_csr_base_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("scratch_reg", (cap_csr_base::set_function_type_t)&cap_he_csr_base_t::scratch_reg);
            register_get_func("scratch_reg", (cap_csr_base::get_function_type_t)&cap_he_csr_base_t::scratch_reg);
        }
        #endif
    
    set_reset_val(cpp_int("0x1"));
    all(get_reset_val());
}

void cap_he_csr_sta_cap_he_baip_dma_pk1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_pk1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_pk1_t::fld);
        }
        #endif
    
}

void cap_he_csr_sta_cap_he_baip_dma_pk0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_pk0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_pk0_t::fld);
        }
        #endif
    
}

void cap_he_csr_sta_cap_he_baip_dma_mpp_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_mpp_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_mpp_t::fld);
        }
        #endif
    
}

void cap_he_csr_sta_cap_he_baip_dma_gcm1_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_gcm1_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_gcm1_t::fld);
        }
        #endif
    
}

void cap_he_csr_sta_cap_he_baip_dma_gcm0_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_gcm0_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_gcm0_t::fld);
        }
        #endif
    
}

void cap_he_csr_sta_cap_he_baip_dma_xts_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_xts_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_xts_t::fld);
        }
        #endif
    
}

void cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("fld", (cap_csr_base::set_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::fld);
            register_get_func("fld", (cap_csr_base::get_function_type_t)&cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::fld);
        }
        #endif
    
}

void cap_he_csr_cfg_cap_he_ctl_t::init() {

        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("sw_rst", (cap_csr_base::set_function_type_t)&cap_he_csr_cfg_cap_he_ctl_t::sw_rst);
            register_get_func("sw_rst", (cap_csr_base::get_function_type_t)&cap_he_csr_cfg_cap_he_ctl_t::sw_rst);
        }
        #endif
    
        #ifndef EXCLUDE_PER_FIELD_CNTRL
        if(!get_field_init_done()) {
            register_set_func("clk_en", (cap_csr_base::set_function_type_t)&cap_he_csr_cfg_cap_he_ctl_t::clk_en);
            register_get_func("clk_en", (cap_csr_base::get_function_type_t)&cap_he_csr_cfg_cap_he_ctl_t::clk_en);
        }
        #endif
    
    set_reset_val(cpp_int("0xff"));
    all(get_reset_val());
}

void cap_he_csr_t::init() {

    cfg_cap_he_ctl.set_attributes(this,"cfg_cap_he_ctl", 0x2000 );
    sta_cap_he_baip_dma_xts_enc.set_attributes(this,"sta_cap_he_baip_dma_xts_enc", 0x2004 );
    sta_cap_he_baip_dma_xts.set_attributes(this,"sta_cap_he_baip_dma_xts", 0x2008 );
    sta_cap_he_baip_dma_gcm0.set_attributes(this,"sta_cap_he_baip_dma_gcm0", 0x200c );
    sta_cap_he_baip_dma_gcm1.set_attributes(this,"sta_cap_he_baip_dma_gcm1", 0x2010 );
    sta_cap_he_baip_dma_mpp.set_attributes(this,"sta_cap_he_baip_dma_mpp", 0x2014 );
    sta_cap_he_baip_dma_pk0.set_attributes(this,"sta_cap_he_baip_dma_pk0", 0x2018 );
    sta_cap_he_baip_dma_pk1.set_attributes(this,"sta_cap_he_baip_dma_pk1", 0x201c );
    base.set_attributes(this,"base", 0x2050 );
    dhs_cap_he_ipcore_ctl.set_attributes(this,"dhs_cap_he_ipcore_ctl", 0x0 );
}

void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_consumer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_dbell_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_opa_tag_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_producer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_ring_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_consumer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_dbell_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_opa_tag_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_producer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_ring_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_consumer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_dbell_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_opa_tag_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_producer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_ring_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_consumer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_dbell_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_opa_tag_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_producer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_ring_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_consumer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_dbell_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_opa_tag_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_producer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_ring_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_consumer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_dbell_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_opa_tag_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_producer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_ring_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_consumer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_dbell_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_opa_tag_addr_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_producer_idx_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_ring_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_status_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_write_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_data_read_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_axi_desc_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk1_key_array_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_status_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_write_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_data_read_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_axi_desc_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_pk0_key_array_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_status_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_write_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_data_read_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_axi_desc_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_mpp_key_array_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_status_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_write_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_data_read_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_axi_desc_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm1_key_array_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_status_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_write_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_data_read_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_axi_desc_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_gcm0_key_array_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_status_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_write_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_data_read_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_axi_desc_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_key_array_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_status_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_write_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_data_read_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_axi_desc_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_size_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_dhs_cap_he_ipcore_ctl_dma_xts_enc_key_array_base_w0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_base_t::scratch_reg(const cpp_int & _val) { 
    // scratch_reg
    int_var__scratch_reg = _val.convert_to< scratch_reg_cpp_int_t >();
}

cpp_int cap_he_csr_base_t::scratch_reg() const {
    return int_var__scratch_reg.convert_to< cpp_int >();
}
    
void cap_he_csr_sta_cap_he_baip_dma_pk1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_pk1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_sta_cap_he_baip_dma_pk0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_pk0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_sta_cap_he_baip_dma_mpp_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_mpp_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_sta_cap_he_baip_dma_gcm1_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_gcm1_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_sta_cap_he_baip_dma_gcm0_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_gcm0_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_sta_cap_he_baip_dma_xts_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_xts_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::fld(const cpp_int & _val) { 
    // fld
    int_var__fld = _val.convert_to< fld_cpp_int_t >();
}

cpp_int cap_he_csr_sta_cap_he_baip_dma_xts_enc_t::fld() const {
    return int_var__fld.convert_to< cpp_int >();
}
    
void cap_he_csr_cfg_cap_he_ctl_t::sw_rst(const cpp_int & _val) { 
    // sw_rst
    int_var__sw_rst = _val.convert_to< sw_rst_cpp_int_t >();
}

cpp_int cap_he_csr_cfg_cap_he_ctl_t::sw_rst() const {
    return int_var__sw_rst.convert_to< cpp_int >();
}
    
void cap_he_csr_cfg_cap_he_ctl_t::clk_en(const cpp_int & _val) { 
    // clk_en
    int_var__clk_en = _val.convert_to< clk_en_cpp_int_t >();
}

cpp_int cap_he_csr_cfg_cap_he_ctl_t::clk_en() const {
    return int_var__clk_en.convert_to< cpp_int >();
}
    