
nucleo_l433_rover_arduino_port.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070b0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000790  08007240  08007240  00017240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079d0  080079d0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080079d0  080079d0  000179d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079d8  080079d8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079d8  080079d8  000179d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080079dc  080079dc  000179dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080079e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000070  08007a50  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08007a50  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017823  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003263  00000000  00000000  000378c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001300  00000000  00000000  0003ab28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011b8  00000000  00000000  0003be28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027949  00000000  00000000  0003cfe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f2a  00000000  00000000  00064929  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddc24  00000000  00000000  0007b853  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00159477  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058c8  00000000  00000000  001594c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007228 	.word	0x08007228

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08007228 	.word	0x08007228

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_uldivmod>:
 8000b2c:	b953      	cbnz	r3, 8000b44 <__aeabi_uldivmod+0x18>
 8000b2e:	b94a      	cbnz	r2, 8000b44 <__aeabi_uldivmod+0x18>
 8000b30:	2900      	cmp	r1, #0
 8000b32:	bf08      	it	eq
 8000b34:	2800      	cmpeq	r0, #0
 8000b36:	bf1c      	itt	ne
 8000b38:	f04f 31ff 	movne.w	r1, #4294967295
 8000b3c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b40:	f000 b974 	b.w	8000e2c <__aeabi_idiv0>
 8000b44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b4c:	f000 f806 	bl	8000b5c <__udivmoddi4>
 8000b50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b58:	b004      	add	sp, #16
 8000b5a:	4770      	bx	lr

08000b5c <__udivmoddi4>:
 8000b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b60:	9d08      	ldr	r5, [sp, #32]
 8000b62:	4604      	mov	r4, r0
 8000b64:	468e      	mov	lr, r1
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d14d      	bne.n	8000c06 <__udivmoddi4+0xaa>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4694      	mov	ip, r2
 8000b6e:	d969      	bls.n	8000c44 <__udivmoddi4+0xe8>
 8000b70:	fab2 f282 	clz	r2, r2
 8000b74:	b152      	cbz	r2, 8000b8c <__udivmoddi4+0x30>
 8000b76:	fa01 f302 	lsl.w	r3, r1, r2
 8000b7a:	f1c2 0120 	rsb	r1, r2, #32
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b86:	ea41 0e03 	orr.w	lr, r1, r3
 8000b8a:	4094      	lsls	r4, r2
 8000b8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b90:	0c21      	lsrs	r1, r4, #16
 8000b92:	fbbe f6f8 	udiv	r6, lr, r8
 8000b96:	fa1f f78c 	uxth.w	r7, ip
 8000b9a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b9e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000ba2:	fb06 f107 	mul.w	r1, r6, r7
 8000ba6:	4299      	cmp	r1, r3
 8000ba8:	d90a      	bls.n	8000bc0 <__udivmoddi4+0x64>
 8000baa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bae:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bb2:	f080 811f 	bcs.w	8000df4 <__udivmoddi4+0x298>
 8000bb6:	4299      	cmp	r1, r3
 8000bb8:	f240 811c 	bls.w	8000df4 <__udivmoddi4+0x298>
 8000bbc:	3e02      	subs	r6, #2
 8000bbe:	4463      	add	r3, ip
 8000bc0:	1a5b      	subs	r3, r3, r1
 8000bc2:	b2a4      	uxth	r4, r4
 8000bc4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bc8:	fb08 3310 	mls	r3, r8, r0, r3
 8000bcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bd0:	fb00 f707 	mul.w	r7, r0, r7
 8000bd4:	42a7      	cmp	r7, r4
 8000bd6:	d90a      	bls.n	8000bee <__udivmoddi4+0x92>
 8000bd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bdc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000be0:	f080 810a 	bcs.w	8000df8 <__udivmoddi4+0x29c>
 8000be4:	42a7      	cmp	r7, r4
 8000be6:	f240 8107 	bls.w	8000df8 <__udivmoddi4+0x29c>
 8000bea:	4464      	add	r4, ip
 8000bec:	3802      	subs	r0, #2
 8000bee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bf2:	1be4      	subs	r4, r4, r7
 8000bf4:	2600      	movs	r6, #0
 8000bf6:	b11d      	cbz	r5, 8000c00 <__udivmoddi4+0xa4>
 8000bf8:	40d4      	lsrs	r4, r2
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	e9c5 4300 	strd	r4, r3, [r5]
 8000c00:	4631      	mov	r1, r6
 8000c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c06:	428b      	cmp	r3, r1
 8000c08:	d909      	bls.n	8000c1e <__udivmoddi4+0xc2>
 8000c0a:	2d00      	cmp	r5, #0
 8000c0c:	f000 80ef 	beq.w	8000dee <__udivmoddi4+0x292>
 8000c10:	2600      	movs	r6, #0
 8000c12:	e9c5 0100 	strd	r0, r1, [r5]
 8000c16:	4630      	mov	r0, r6
 8000c18:	4631      	mov	r1, r6
 8000c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1e:	fab3 f683 	clz	r6, r3
 8000c22:	2e00      	cmp	r6, #0
 8000c24:	d14a      	bne.n	8000cbc <__udivmoddi4+0x160>
 8000c26:	428b      	cmp	r3, r1
 8000c28:	d302      	bcc.n	8000c30 <__udivmoddi4+0xd4>
 8000c2a:	4282      	cmp	r2, r0
 8000c2c:	f200 80f9 	bhi.w	8000e22 <__udivmoddi4+0x2c6>
 8000c30:	1a84      	subs	r4, r0, r2
 8000c32:	eb61 0303 	sbc.w	r3, r1, r3
 8000c36:	2001      	movs	r0, #1
 8000c38:	469e      	mov	lr, r3
 8000c3a:	2d00      	cmp	r5, #0
 8000c3c:	d0e0      	beq.n	8000c00 <__udivmoddi4+0xa4>
 8000c3e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c42:	e7dd      	b.n	8000c00 <__udivmoddi4+0xa4>
 8000c44:	b902      	cbnz	r2, 8000c48 <__udivmoddi4+0xec>
 8000c46:	deff      	udf	#255	; 0xff
 8000c48:	fab2 f282 	clz	r2, r2
 8000c4c:	2a00      	cmp	r2, #0
 8000c4e:	f040 8092 	bne.w	8000d76 <__udivmoddi4+0x21a>
 8000c52:	eba1 010c 	sub.w	r1, r1, ip
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f fe8c 	uxth.w	lr, ip
 8000c5e:	2601      	movs	r6, #1
 8000c60:	0c20      	lsrs	r0, r4, #16
 8000c62:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c66:	fb07 1113 	mls	r1, r7, r3, r1
 8000c6a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c6e:	fb0e f003 	mul.w	r0, lr, r3
 8000c72:	4288      	cmp	r0, r1
 8000c74:	d908      	bls.n	8000c88 <__udivmoddi4+0x12c>
 8000c76:	eb1c 0101 	adds.w	r1, ip, r1
 8000c7a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c7e:	d202      	bcs.n	8000c86 <__udivmoddi4+0x12a>
 8000c80:	4288      	cmp	r0, r1
 8000c82:	f200 80cb 	bhi.w	8000e1c <__udivmoddi4+0x2c0>
 8000c86:	4643      	mov	r3, r8
 8000c88:	1a09      	subs	r1, r1, r0
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c90:	fb07 1110 	mls	r1, r7, r0, r1
 8000c94:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c98:	fb0e fe00 	mul.w	lr, lr, r0
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d908      	bls.n	8000cb2 <__udivmoddi4+0x156>
 8000ca0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ca8:	d202      	bcs.n	8000cb0 <__udivmoddi4+0x154>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f200 80bb 	bhi.w	8000e26 <__udivmoddi4+0x2ca>
 8000cb0:	4608      	mov	r0, r1
 8000cb2:	eba4 040e 	sub.w	r4, r4, lr
 8000cb6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000cba:	e79c      	b.n	8000bf6 <__udivmoddi4+0x9a>
 8000cbc:	f1c6 0720 	rsb	r7, r6, #32
 8000cc0:	40b3      	lsls	r3, r6
 8000cc2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cc6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cca:	fa20 f407 	lsr.w	r4, r0, r7
 8000cce:	fa01 f306 	lsl.w	r3, r1, r6
 8000cd2:	431c      	orrs	r4, r3
 8000cd4:	40f9      	lsrs	r1, r7
 8000cd6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cda:	fa00 f306 	lsl.w	r3, r0, r6
 8000cde:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ce2:	0c20      	lsrs	r0, r4, #16
 8000ce4:	fa1f fe8c 	uxth.w	lr, ip
 8000ce8:	fb09 1118 	mls	r1, r9, r8, r1
 8000cec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cf0:	fb08 f00e 	mul.w	r0, r8, lr
 8000cf4:	4288      	cmp	r0, r1
 8000cf6:	fa02 f206 	lsl.w	r2, r2, r6
 8000cfa:	d90b      	bls.n	8000d14 <__udivmoddi4+0x1b8>
 8000cfc:	eb1c 0101 	adds.w	r1, ip, r1
 8000d00:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d04:	f080 8088 	bcs.w	8000e18 <__udivmoddi4+0x2bc>
 8000d08:	4288      	cmp	r0, r1
 8000d0a:	f240 8085 	bls.w	8000e18 <__udivmoddi4+0x2bc>
 8000d0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d12:	4461      	add	r1, ip
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d1c:	fb09 1110 	mls	r1, r9, r0, r1
 8000d20:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d24:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d28:	458e      	cmp	lr, r1
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x1e2>
 8000d2c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d30:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d34:	d26c      	bcs.n	8000e10 <__udivmoddi4+0x2b4>
 8000d36:	458e      	cmp	lr, r1
 8000d38:	d96a      	bls.n	8000e10 <__udivmoddi4+0x2b4>
 8000d3a:	3802      	subs	r0, #2
 8000d3c:	4461      	add	r1, ip
 8000d3e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d42:	fba0 9402 	umull	r9, r4, r0, r2
 8000d46:	eba1 010e 	sub.w	r1, r1, lr
 8000d4a:	42a1      	cmp	r1, r4
 8000d4c:	46c8      	mov	r8, r9
 8000d4e:	46a6      	mov	lr, r4
 8000d50:	d356      	bcc.n	8000e00 <__udivmoddi4+0x2a4>
 8000d52:	d053      	beq.n	8000dfc <__udivmoddi4+0x2a0>
 8000d54:	b15d      	cbz	r5, 8000d6e <__udivmoddi4+0x212>
 8000d56:	ebb3 0208 	subs.w	r2, r3, r8
 8000d5a:	eb61 010e 	sbc.w	r1, r1, lr
 8000d5e:	fa01 f707 	lsl.w	r7, r1, r7
 8000d62:	fa22 f306 	lsr.w	r3, r2, r6
 8000d66:	40f1      	lsrs	r1, r6
 8000d68:	431f      	orrs	r7, r3
 8000d6a:	e9c5 7100 	strd	r7, r1, [r5]
 8000d6e:	2600      	movs	r6, #0
 8000d70:	4631      	mov	r1, r6
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	f1c2 0320 	rsb	r3, r2, #32
 8000d7a:	40d8      	lsrs	r0, r3
 8000d7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d80:	fa21 f303 	lsr.w	r3, r1, r3
 8000d84:	4091      	lsls	r1, r2
 8000d86:	4301      	orrs	r1, r0
 8000d88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d8c:	fa1f fe8c 	uxth.w	lr, ip
 8000d90:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d94:	fb07 3610 	mls	r6, r7, r0, r3
 8000d98:	0c0b      	lsrs	r3, r1, #16
 8000d9a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d9e:	fb00 f60e 	mul.w	r6, r0, lr
 8000da2:	429e      	cmp	r6, r3
 8000da4:	fa04 f402 	lsl.w	r4, r4, r2
 8000da8:	d908      	bls.n	8000dbc <__udivmoddi4+0x260>
 8000daa:	eb1c 0303 	adds.w	r3, ip, r3
 8000dae:	f100 38ff 	add.w	r8, r0, #4294967295
 8000db2:	d22f      	bcs.n	8000e14 <__udivmoddi4+0x2b8>
 8000db4:	429e      	cmp	r6, r3
 8000db6:	d92d      	bls.n	8000e14 <__udivmoddi4+0x2b8>
 8000db8:	3802      	subs	r0, #2
 8000dba:	4463      	add	r3, ip
 8000dbc:	1b9b      	subs	r3, r3, r6
 8000dbe:	b289      	uxth	r1, r1
 8000dc0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000dc4:	fb07 3316 	mls	r3, r7, r6, r3
 8000dc8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dcc:	fb06 f30e 	mul.w	r3, r6, lr
 8000dd0:	428b      	cmp	r3, r1
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x28a>
 8000dd4:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd8:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ddc:	d216      	bcs.n	8000e0c <__udivmoddi4+0x2b0>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d914      	bls.n	8000e0c <__udivmoddi4+0x2b0>
 8000de2:	3e02      	subs	r6, #2
 8000de4:	4461      	add	r1, ip
 8000de6:	1ac9      	subs	r1, r1, r3
 8000de8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000dec:	e738      	b.n	8000c60 <__udivmoddi4+0x104>
 8000dee:	462e      	mov	r6, r5
 8000df0:	4628      	mov	r0, r5
 8000df2:	e705      	b.n	8000c00 <__udivmoddi4+0xa4>
 8000df4:	4606      	mov	r6, r0
 8000df6:	e6e3      	b.n	8000bc0 <__udivmoddi4+0x64>
 8000df8:	4618      	mov	r0, r3
 8000dfa:	e6f8      	b.n	8000bee <__udivmoddi4+0x92>
 8000dfc:	454b      	cmp	r3, r9
 8000dfe:	d2a9      	bcs.n	8000d54 <__udivmoddi4+0x1f8>
 8000e00:	ebb9 0802 	subs.w	r8, r9, r2
 8000e04:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e08:	3801      	subs	r0, #1
 8000e0a:	e7a3      	b.n	8000d54 <__udivmoddi4+0x1f8>
 8000e0c:	4646      	mov	r6, r8
 8000e0e:	e7ea      	b.n	8000de6 <__udivmoddi4+0x28a>
 8000e10:	4620      	mov	r0, r4
 8000e12:	e794      	b.n	8000d3e <__udivmoddi4+0x1e2>
 8000e14:	4640      	mov	r0, r8
 8000e16:	e7d1      	b.n	8000dbc <__udivmoddi4+0x260>
 8000e18:	46d0      	mov	r8, sl
 8000e1a:	e77b      	b.n	8000d14 <__udivmoddi4+0x1b8>
 8000e1c:	3b02      	subs	r3, #2
 8000e1e:	4461      	add	r1, ip
 8000e20:	e732      	b.n	8000c88 <__udivmoddi4+0x12c>
 8000e22:	4630      	mov	r0, r6
 8000e24:	e709      	b.n	8000c3a <__udivmoddi4+0xde>
 8000e26:	4464      	add	r4, ip
 8000e28:	3802      	subs	r0, #2
 8000e2a:	e742      	b.n	8000cb2 <__udivmoddi4+0x156>

08000e2c <__aeabi_idiv0>:
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop

08000e30 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB8   ------> S_TIM16_CH1
*/
void MX_GPIO_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b08a      	sub	sp, #40	; 0x28
 8000e34:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e36:	f107 0314 	add.w	r3, r7, #20
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
 8000e3e:	605a      	str	r2, [r3, #4]
 8000e40:	609a      	str	r2, [r3, #8]
 8000e42:	60da      	str	r2, [r3, #12]
 8000e44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e46:	4b4e      	ldr	r3, [pc, #312]	; (8000f80 <MX_GPIO_Init+0x150>)
 8000e48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e4a:	4a4d      	ldr	r2, [pc, #308]	; (8000f80 <MX_GPIO_Init+0x150>)
 8000e4c:	f043 0304 	orr.w	r3, r3, #4
 8000e50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e52:	4b4b      	ldr	r3, [pc, #300]	; (8000f80 <MX_GPIO_Init+0x150>)
 8000e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e56:	f003 0304 	and.w	r3, r3, #4
 8000e5a:	613b      	str	r3, [r7, #16]
 8000e5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e5e:	4b48      	ldr	r3, [pc, #288]	; (8000f80 <MX_GPIO_Init+0x150>)
 8000e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e62:	4a47      	ldr	r2, [pc, #284]	; (8000f80 <MX_GPIO_Init+0x150>)
 8000e64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e6a:	4b45      	ldr	r3, [pc, #276]	; (8000f80 <MX_GPIO_Init+0x150>)
 8000e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e72:	60fb      	str	r3, [r7, #12]
 8000e74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e76:	4b42      	ldr	r3, [pc, #264]	; (8000f80 <MX_GPIO_Init+0x150>)
 8000e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e7a:	4a41      	ldr	r2, [pc, #260]	; (8000f80 <MX_GPIO_Init+0x150>)
 8000e7c:	f043 0301 	orr.w	r3, r3, #1
 8000e80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e82:	4b3f      	ldr	r3, [pc, #252]	; (8000f80 <MX_GPIO_Init+0x150>)
 8000e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e86:	f003 0301 	and.w	r3, r3, #1
 8000e8a:	60bb      	str	r3, [r7, #8]
 8000e8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e8e:	4b3c      	ldr	r3, [pc, #240]	; (8000f80 <MX_GPIO_Init+0x150>)
 8000e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e92:	4a3b      	ldr	r2, [pc, #236]	; (8000f80 <MX_GPIO_Init+0x150>)
 8000e94:	f043 0302 	orr.w	r3, r3, #2
 8000e98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e9a:	4b39      	ldr	r3, [pc, #228]	; (8000f80 <MX_GPIO_Init+0x150>)
 8000e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e9e:	f003 0302 	and.w	r3, r3, #2
 8000ea2:	607b      	str	r3, [r7, #4]
 8000ea4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f248 11b0 	movw	r1, #33200	; 0x81b0
 8000eac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eb0:	f001 fc58 	bl	8002764 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2180      	movs	r1, #128	; 0x80
 8000eb8:	4832      	ldr	r0, [pc, #200]	; (8000f84 <MX_GPIO_Init+0x154>)
 8000eba:	f001 fc53 	bl	8002764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin, GPIO_PIN_RESET);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2160      	movs	r1, #96	; 0x60
 8000ec2:	4831      	ldr	r0, [pc, #196]	; (8000f88 <MX_GPIO_Init+0x158>)
 8000ec4:	f001 fc4e 	bl	8002764 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ec8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ecc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ece:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000ed2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ed8:	f107 0314 	add.w	r3, r7, #20
 8000edc:	4619      	mov	r1, r3
 8000ede:	4829      	ldr	r0, [pc, #164]	; (8000f84 <MX_GPIO_Init+0x154>)
 8000ee0:	f001 fac6 	bl	8002470 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PA15 */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 8000ee4:	f248 13b0 	movw	r3, #33200	; 0x81b0
 8000ee8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eea:	2301      	movs	r3, #1
 8000eec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef6:	f107 0314 	add.w	r3, r7, #20
 8000efa:	4619      	mov	r1, r3
 8000efc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f00:	f001 fab6 	bl	8002470 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 8000f04:	2340      	movs	r3, #64	; 0x40
 8000f06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	4619      	mov	r1, r3
 8000f16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f1a:	f001 faa9 	bl	8002470 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000f1e:	2380      	movs	r3, #128	; 0x80
 8000f20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f22:	2301      	movs	r3, #1
 8000f24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000f2e:	f107 0314 	add.w	r3, r7, #20
 8000f32:	4619      	mov	r1, r3
 8000f34:	4813      	ldr	r0, [pc, #76]	; (8000f84 <MX_GPIO_Init+0x154>)
 8000f36:	f001 fa9b 	bl	8002470 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin;
 8000f3a:	2360      	movs	r3, #96	; 0x60
 8000f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f46:	2300      	movs	r3, #0
 8000f48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	4619      	mov	r1, r3
 8000f50:	480d      	ldr	r0, [pc, #52]	; (8000f88 <MX_GPIO_Init+0x158>)
 8000f52:	f001 fa8d 	bl	8002470 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000f56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f64:	2300      	movs	r3, #0
 8000f66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8000f68:	230e      	movs	r3, #14
 8000f6a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f6c:	f107 0314 	add.w	r3, r7, #20
 8000f70:	4619      	mov	r1, r3
 8000f72:	4805      	ldr	r0, [pc, #20]	; (8000f88 <MX_GPIO_Init+0x158>)
 8000f74:	f001 fa7c 	bl	8002470 <HAL_GPIO_Init>

}
 8000f78:	bf00      	nop
 8000f7a:	3728      	adds	r7, #40	; 0x28
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40021000 	.word	0x40021000
 8000f84:	48000800 	.word	0x48000800
 8000f88:	48000400 	.word	0x48000400

08000f8c <_ZN3PinC1Ev>:
struct Pin {
  GPIO_TypeDef* port;
  uint16_t pin;
  bool valid;

  Pin() : port(nullptr), pin(0), valid(false) {}
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	809a      	strh	r2, [r3, #4]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	719a      	strb	r2, [r3, #6]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4618      	mov	r0, r3
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <_ZN3PinC1EP12GPIO_TypeDeft>:
  Pin(GPIO_TypeDef* p, uint16_t pn) : port(p), pin(pn), valid(true) {}
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	60f8      	str	r0, [r7, #12]
 8000fbc:	60b9      	str	r1, [r7, #8]
 8000fbe:	4613      	mov	r3, r2
 8000fc0:	80fb      	strh	r3, [r7, #6]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	68ba      	ldr	r2, [r7, #8]
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	88fa      	ldrh	r2, [r7, #6]
 8000fcc:	809a      	strh	r2, [r3, #4]
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	719a      	strb	r2, [r3, #6]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3714      	adds	r7, #20
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
	...

08000fe4 <_Z5printPKc>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void print(const char* s){
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
//	#ifdef PRINT
	HAL_StatusTypeDef code = HAL_UART_Transmit(&huart2, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f7ff f8ef 	bl	80001d0 <strlen>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	b29a      	uxth	r2, r3
 8000ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8000ffa:	6879      	ldr	r1, [r7, #4]
 8000ffc:	4804      	ldr	r0, [pc, #16]	; (8001010 <_Z5printPKc+0x2c>)
 8000ffe:	f004 fa4b 	bl	8005498 <HAL_UART_Transmit>
 8001002:	4603      	mov	r3, r0
 8001004:	73fb      	strb	r3, [r7, #15]
//	#endif
}
 8001006:	bf00      	nop
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000254 	.word	0x20000254

08001014 <printf>:
int printf(const char* s, ...){
 8001014:	b40f      	push	{r0, r1, r2, r3}
 8001016:	b580      	push	{r7, lr}
 8001018:	b0c2      	sub	sp, #264	; 0x108
 800101a:	af00      	add	r7, sp, #0
	char buffer[256];
//	#ifdef PRINT
	va_list args;
	va_start(args, s);
 800101c:	f507 728a 	add.w	r2, r7, #276	; 0x114
 8001020:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001024:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001028:	601a      	str	r2, [r3, #0]
	vsprintf(buffer, s, args);
 800102a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800102e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001032:	f107 0008 	add.w	r0, r7, #8
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 800103c:	f005 fb0c 	bl	8006658 <vsiprintf>
	perror(buffer);
 8001040:	f107 0308 	add.w	r3, r7, #8
 8001044:	4618      	mov	r0, r3
 8001046:	f005 f8f1 	bl	800622c <perror>
	print(buffer);
 800104a:	f107 0308 	add.w	r3, r7, #8
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff ffc8 	bl	8000fe4 <_Z5printPKc>
	va_end(args);
//	#endif
	return strlen(buffer);
 8001054:	f107 0308 	add.w	r3, r7, #8
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff f8b9 	bl	80001d0 <strlen>
 800105e:	4603      	mov	r3, r0
}
 8001060:	4618      	mov	r0, r3
 8001062:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001066:	46bd      	mov	sp, r7
 8001068:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800106c:	b004      	add	sp, #16
 800106e:	4770      	bx	lr

08001070 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001070:	b590      	push	{r4, r7, lr}
 8001072:	b0e5      	sub	sp, #404	; 0x194
 8001074:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001076:	f001 f875 	bl	8002164 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107a:	f000 f8d1 	bl	8001220 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800107e:	f7ff fed7 	bl	8000e30 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001082:	f000 fd53 	bl	8001b2c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001086:	f000 f931 	bl	80012ec <MX_SPI1_Init>
  MX_SPI2_Init();
 800108a:	f000 f96d 	bl	8001368 <MX_SPI2_Init>
  MX_SPI3_Init();
 800108e:	f000 f9a9 	bl	80013e4 <MX_SPI3_Init>
  MX_TIM1_Init();
 8001092:	f000 fb77 	bl	8001784 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001096:	f000 fc21 	bl	80018dc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  uint16_t encoderData_1 = 99;
 800109a:	2363      	movs	r3, #99	; 0x63
 800109c:	f8a7 316a 	strh.w	r3, [r7, #362]	; 0x16a
  uint16_t encoderData_2 = 99;
 80010a0:	2363      	movs	r3, #99	; 0x63
 80010a2:	f8a7 3168 	strh.w	r3, [r7, #360]	; 0x168
  uint16_t encoderData_3 = 99;
 80010a6:	2363      	movs	r3, #99	; 0x63
 80010a8:	f8a7 3166 	strh.w	r3, [r7, #358]	; 0x166
  uint16_t encoder_max = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	f8a7 3164 	strh.w	r3, [r7, #356]	; 0x164
  uint16_t encoder_min = 4100;
 80010b2:	f241 0304 	movw	r3, #4100	; 0x1004
 80010b6:	f8a7 3162 	strh.w	r3, [r7, #354]	; 0x162
  HAL_TIM_Base_Start(&htim1);
 80010ba:	4853      	ldr	r0, [pc, #332]	; (8001208 <main+0x198>)
 80010bc:	f003 f9b4 	bl	8004428 <HAL_TIM_Base_Start>


  /*---CYTRON setup---*/
  Pin CYTRON_DIR_1(CYTRON_DIR_1_GPIO_Port, CYTRON_DIR_1_Pin);
 80010c0:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 80010c4:	2220      	movs	r2, #32
 80010c6:	4951      	ldr	r1, [pc, #324]	; (800120c <main+0x19c>)
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff ff73 	bl	8000fb4 <_ZN3PinC1EP12GPIO_TypeDeft>
  Pin CYTRON_PWM_1(CYTRON_PWM_1_GPIO_Port, CYTRON_PWM_1_Pin);
 80010ce:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 80010d2:	2208      	movs	r2, #8
 80010d4:	494d      	ldr	r1, [pc, #308]	; (800120c <main+0x19c>)
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff ff6c 	bl	8000fb4 <_ZN3PinC1EP12GPIO_TypeDeft>
  Pin AMT22_1(GPIOC, GPIO_PIN_7);
 80010dc:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 80010e0:	2280      	movs	r2, #128	; 0x80
 80010e2:	494b      	ldr	r1, [pc, #300]	; (8001210 <main+0x1a0>)
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff65 	bl	8000fb4 <_ZN3PinC1EP12GPIO_TypeDeft>

  int32_t  CH2_DC = 0;
 80010ea:	2300      	movs	r3, #0
 80010ec:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80010f0:	2104      	movs	r1, #4
 80010f2:	4848      	ldr	r0, [pc, #288]	; (8001214 <main+0x1a4>)
 80010f4:	f003 fa46 	bl	8004584 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80010f8:	4b46      	ldr	r3, [pc, #280]	; (8001214 <main+0x1a4>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2200      	movs	r2, #0
 80010fe:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(10);
 8001100:	200a      	movs	r0, #10
 8001102:	f001 f8ab 	bl	800225c <HAL_Delay>
  RoverArmMotor Wrist_Roll(&hspi1, CYTRON_PWM_1, CYTRON_DIR_1, AMT22_1, CYTRON, 0, 359.0f);
 8001106:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff ff3e 	bl	8000f8c <_ZN3PinC1Ev>
 8001110:	463c      	mov	r4, r7
 8001112:	aa05      	add	r2, sp, #20
 8001114:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8001118:	e893 0003 	ldmia.w	r3, {r0, r1}
 800111c:	e882 0003 	stmia.w	r2, {r0, r1}
 8001120:	2300      	movs	r3, #0
 8001122:	9304      	str	r3, [sp, #16]
 8001124:	aa02      	add	r2, sp, #8
 8001126:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800112a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800112e:	e882 0003 	stmia.w	r2, {r0, r1}
 8001132:	466a      	mov	r2, sp
 8001134:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 8001138:	e893 0003 	ldmia.w	r3, {r0, r1}
 800113c:	e882 0003 	stmia.w	r2, {r0, r1}
 8001140:	ed9f 1b2d 	vldr	d1, [pc, #180]	; 80011f8 <main+0x188>
 8001144:	ed9f 0b2e 	vldr	d0, [pc, #184]	; 8001200 <main+0x190>
 8001148:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 800114c:	cb0c      	ldmia	r3, {r2, r3}
 800114e:	4932      	ldr	r1, [pc, #200]	; (8001218 <main+0x1a8>)
 8001150:	4620      	mov	r0, r4
 8001152:	f000 fdb6 	bl	8001cc2 <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>
    
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 70);
 8001156:	4b2f      	ldr	r3, [pc, #188]	; (8001214 <main+0x1a4>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2246      	movs	r2, #70	; 0x46
 800115c:	639a      	str	r2, [r3, #56]	; 0x38



  /*---AMT22 setup---*/
  resetAMT22(&hspi1, GPIOC, GPIO_PIN_7, &htim1);
 800115e:	4b2a      	ldr	r3, [pc, #168]	; (8001208 <main+0x198>)
 8001160:	2280      	movs	r2, #128	; 0x80
 8001162:	492b      	ldr	r1, [pc, #172]	; (8001210 <main+0x1a0>)
 8001164:	482c      	ldr	r0, [pc, #176]	; (8001218 <main+0x1a8>)
 8001166:	f004 fe72 	bl	8005e4e <resetAMT22>

  /*---ESC setup---*/
  int32_t  CH2_ESC = 1500-1;
 800116a:	f240 53db 	movw	r3, #1499	; 0x5db
 800116e:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001172:	2104      	movs	r1, #4
 8001174:	4824      	ldr	r0, [pc, #144]	; (8001208 <main+0x198>)
 8001176:	f003 fa05 	bl	8004584 <HAL_TIM_PWM_Start>
  HAL_Delay(500);
 800117a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800117e:	f001 f86d 	bl	800225c <HAL_Delay>
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1500-1);
 8001182:	4b21      	ldr	r3, [pc, #132]	; (8001208 <main+0x198>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f240 52db 	movw	r2, #1499	; 0x5db
 800118a:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(500);
 800118c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001190:	f001 f864 	bl	800225c <HAL_Delay>
    // HAL_Delay(1000);
    // __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1400-1);


    /*--------------------------------------ESC sweep test--------------------------------------*/
    while(CH2_ESC < 1600)
 8001194:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001198:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800119c:	da12      	bge.n	80011c4 <main+0x154>
    {
        // TIM2->CCR2 = CH2_DC;
      CH2_ESC += 1;
 800119e:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80011a2:	3301      	adds	r3, #1
 80011a4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
    	printf("current CH2_DC %d\r\n", CH2_ESC);
 80011a8:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80011ac:	481b      	ldr	r0, [pc, #108]	; (800121c <main+0x1ac>)
 80011ae:	f7ff ff31 	bl	8001014 <printf>
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, CH2_ESC); //this is the same as above
 80011b2:	4b15      	ldr	r3, [pc, #84]	; (8001208 <main+0x198>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f8d7 216c 	ldr.w	r2, [r7, #364]	; 0x16c
 80011ba:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(50);
 80011bc:	2032      	movs	r0, #50	; 0x32
 80011be:	f001 f84d 	bl	800225c <HAL_Delay>
    while(CH2_ESC < 1600)
 80011c2:	e7e7      	b.n	8001194 <main+0x124>
    }
    while(CH2_ESC > 1540)
 80011c4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80011c8:	f240 6204 	movw	r2, #1540	; 0x604
 80011cc:	4293      	cmp	r3, r2
 80011ce:	dde1      	ble.n	8001194 <main+0x124>
    {
        // TIM2->CCR2 = CH2_DC;
      CH2_ESC -= 1;
 80011d0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80011d4:	3b01      	subs	r3, #1
 80011d6:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
    	printf("current CH2_DC %d\r\n", CH2_ESC);
 80011da:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80011de:	480f      	ldr	r0, [pc, #60]	; (800121c <main+0x1ac>)
 80011e0:	f7ff ff18 	bl	8001014 <printf>
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, CH2_ESC); //this is the same as above
 80011e4:	4b08      	ldr	r3, [pc, #32]	; (8001208 <main+0x198>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f8d7 216c 	ldr.w	r2, [r7, #364]	; 0x16c
 80011ec:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(50);
 80011ee:	2032      	movs	r0, #50	; 0x32
 80011f0:	f001 f834 	bl	800225c <HAL_Delay>
    while(CH2_ESC > 1540)
 80011f4:	e7e6      	b.n	80011c4 <main+0x154>
 80011f6:	bf00      	nop
 80011f8:	00000000 	.word	0x00000000
 80011fc:	40767000 	.word	0x40767000
	...
 8001208:	200001bc 	.word	0x200001bc
 800120c:	48000400 	.word	0x48000400
 8001210:	48000800 	.word	0x48000800
 8001214:	20000208 	.word	0x20000208
 8001218:	2000008c 	.word	0x2000008c
 800121c:	08007240 	.word	0x08007240

08001220 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b096      	sub	sp, #88	; 0x58
 8001224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	2244      	movs	r2, #68	; 0x44
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f004 fe7a 	bl	8005f28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001234:	463b      	mov	r3, r7
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
 8001240:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001242:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001246:	f001 fab3 	bl	80027b0 <HAL_PWREx_ControlVoltageScaling>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	bf14      	ite	ne
 8001250:	2301      	movne	r3, #1
 8001252:	2300      	moveq	r3, #0
 8001254:	b2db      	uxtb	r3, r3
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 800125a:	f000 f841 	bl	80012e0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800125e:	2302      	movs	r3, #2
 8001260:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001262:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001266:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001268:	2310      	movs	r3, #16
 800126a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800126c:	2302      	movs	r3, #2
 800126e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001270:	2302      	movs	r3, #2
 8001272:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001274:	2301      	movs	r3, #1
 8001276:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001278:	230a      	movs	r3, #10
 800127a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800127c:	2307      	movs	r3, #7
 800127e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001280:	2302      	movs	r3, #2
 8001282:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001284:	2302      	movs	r3, #2
 8001286:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001288:	f107 0314 	add.w	r3, r7, #20
 800128c:	4618      	mov	r0, r3
 800128e:	f001 fae5 	bl	800285c <HAL_RCC_OscConfig>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	bf14      	ite	ne
 8001298:	2301      	movne	r3, #1
 800129a:	2300      	moveq	r3, #0
 800129c:	b2db      	uxtb	r3, r3
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <_Z18SystemClock_Configv+0x86>
  {
    Error_Handler();
 80012a2:	f000 f81d 	bl	80012e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012a6:	230f      	movs	r3, #15
 80012a8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012aa:	2303      	movs	r3, #3
 80012ac:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ae:	2300      	movs	r3, #0
 80012b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012b2:	2300      	movs	r3, #0
 80012b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012b6:	2300      	movs	r3, #0
 80012b8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012ba:	463b      	mov	r3, r7
 80012bc:	2104      	movs	r1, #4
 80012be:	4618      	mov	r0, r3
 80012c0:	f001 fee0 	bl	8003084 <HAL_RCC_ClockConfig>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	bf14      	ite	ne
 80012ca:	2301      	movne	r3, #1
 80012cc:	2300      	moveq	r3, #0
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 80012d4:	f000 f804 	bl	80012e0 <Error_Handler>
  }
}
 80012d8:	bf00      	nop
 80012da:	3758      	adds	r7, #88	; 0x58
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012e4:	b672      	cpsid	i
}
 80012e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012e8:	e7fe      	b.n	80012e8 <Error_Handler+0x8>
	...

080012ec <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80012f0:	4b1b      	ldr	r3, [pc, #108]	; (8001360 <MX_SPI1_Init+0x74>)
 80012f2:	4a1c      	ldr	r2, [pc, #112]	; (8001364 <MX_SPI1_Init+0x78>)
 80012f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012f6:	4b1a      	ldr	r3, [pc, #104]	; (8001360 <MX_SPI1_Init+0x74>)
 80012f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012fe:	4b18      	ldr	r3, [pc, #96]	; (8001360 <MX_SPI1_Init+0x74>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001304:	4b16      	ldr	r3, [pc, #88]	; (8001360 <MX_SPI1_Init+0x74>)
 8001306:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800130a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800130c:	4b14      	ldr	r3, [pc, #80]	; (8001360 <MX_SPI1_Init+0x74>)
 800130e:	2200      	movs	r2, #0
 8001310:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001312:	4b13      	ldr	r3, [pc, #76]	; (8001360 <MX_SPI1_Init+0x74>)
 8001314:	2200      	movs	r2, #0
 8001316:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001318:	4b11      	ldr	r3, [pc, #68]	; (8001360 <MX_SPI1_Init+0x74>)
 800131a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800131e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001320:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <MX_SPI1_Init+0x74>)
 8001322:	2220      	movs	r2, #32
 8001324:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001326:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <MX_SPI1_Init+0x74>)
 8001328:	2200      	movs	r2, #0
 800132a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800132c:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <MX_SPI1_Init+0x74>)
 800132e:	2200      	movs	r2, #0
 8001330:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001332:	4b0b      	ldr	r3, [pc, #44]	; (8001360 <MX_SPI1_Init+0x74>)
 8001334:	2200      	movs	r2, #0
 8001336:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001338:	4b09      	ldr	r3, [pc, #36]	; (8001360 <MX_SPI1_Init+0x74>)
 800133a:	2207      	movs	r2, #7
 800133c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800133e:	4b08      	ldr	r3, [pc, #32]	; (8001360 <MX_SPI1_Init+0x74>)
 8001340:	2200      	movs	r2, #0
 8001342:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001344:	4b06      	ldr	r3, [pc, #24]	; (8001360 <MX_SPI1_Init+0x74>)
 8001346:	2208      	movs	r2, #8
 8001348:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800134a:	4805      	ldr	r0, [pc, #20]	; (8001360 <MX_SPI1_Init+0x74>)
 800134c:	f002 fbfa 	bl	8003b44 <HAL_SPI_Init>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001356:	f7ff ffc3 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	2000008c 	.word	0x2000008c
 8001364:	40013000 	.word	0x40013000

08001368 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800136c:	4b1b      	ldr	r3, [pc, #108]	; (80013dc <MX_SPI2_Init+0x74>)
 800136e:	4a1c      	ldr	r2, [pc, #112]	; (80013e0 <MX_SPI2_Init+0x78>)
 8001370:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001372:	4b1a      	ldr	r3, [pc, #104]	; (80013dc <MX_SPI2_Init+0x74>)
 8001374:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001378:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800137a:	4b18      	ldr	r3, [pc, #96]	; (80013dc <MX_SPI2_Init+0x74>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001380:	4b16      	ldr	r3, [pc, #88]	; (80013dc <MX_SPI2_Init+0x74>)
 8001382:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001386:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001388:	4b14      	ldr	r3, [pc, #80]	; (80013dc <MX_SPI2_Init+0x74>)
 800138a:	2200      	movs	r2, #0
 800138c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800138e:	4b13      	ldr	r3, [pc, #76]	; (80013dc <MX_SPI2_Init+0x74>)
 8001390:	2200      	movs	r2, #0
 8001392:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001394:	4b11      	ldr	r3, [pc, #68]	; (80013dc <MX_SPI2_Init+0x74>)
 8001396:	f44f 7200 	mov.w	r2, #512	; 0x200
 800139a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800139c:	4b0f      	ldr	r3, [pc, #60]	; (80013dc <MX_SPI2_Init+0x74>)
 800139e:	2220      	movs	r2, #32
 80013a0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013a2:	4b0e      	ldr	r3, [pc, #56]	; (80013dc <MX_SPI2_Init+0x74>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80013a8:	4b0c      	ldr	r3, [pc, #48]	; (80013dc <MX_SPI2_Init+0x74>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013ae:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <MX_SPI2_Init+0x74>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80013b4:	4b09      	ldr	r3, [pc, #36]	; (80013dc <MX_SPI2_Init+0x74>)
 80013b6:	2207      	movs	r2, #7
 80013b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013ba:	4b08      	ldr	r3, [pc, #32]	; (80013dc <MX_SPI2_Init+0x74>)
 80013bc:	2200      	movs	r2, #0
 80013be:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013c0:	4b06      	ldr	r3, [pc, #24]	; (80013dc <MX_SPI2_Init+0x74>)
 80013c2:	2208      	movs	r2, #8
 80013c4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80013c6:	4805      	ldr	r0, [pc, #20]	; (80013dc <MX_SPI2_Init+0x74>)
 80013c8:	f002 fbbc 	bl	8003b44 <HAL_SPI_Init>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80013d2:	f7ff ff85 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80013d6:	bf00      	nop
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	200000f0 	.word	0x200000f0
 80013e0:	40003800 	.word	0x40003800

080013e4 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80013e8:	4b1b      	ldr	r3, [pc, #108]	; (8001458 <MX_SPI3_Init+0x74>)
 80013ea:	4a1c      	ldr	r2, [pc, #112]	; (800145c <MX_SPI3_Init+0x78>)
 80013ec:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80013ee:	4b1a      	ldr	r3, [pc, #104]	; (8001458 <MX_SPI3_Init+0x74>)
 80013f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013f4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80013f6:	4b18      	ldr	r3, [pc, #96]	; (8001458 <MX_SPI3_Init+0x74>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80013fc:	4b16      	ldr	r3, [pc, #88]	; (8001458 <MX_SPI3_Init+0x74>)
 80013fe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001402:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001404:	4b14      	ldr	r3, [pc, #80]	; (8001458 <MX_SPI3_Init+0x74>)
 8001406:	2200      	movs	r2, #0
 8001408:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800140a:	4b13      	ldr	r3, [pc, #76]	; (8001458 <MX_SPI3_Init+0x74>)
 800140c:	2200      	movs	r2, #0
 800140e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001410:	4b11      	ldr	r3, [pc, #68]	; (8001458 <MX_SPI3_Init+0x74>)
 8001412:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001416:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001418:	4b0f      	ldr	r3, [pc, #60]	; (8001458 <MX_SPI3_Init+0x74>)
 800141a:	2220      	movs	r2, #32
 800141c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800141e:	4b0e      	ldr	r3, [pc, #56]	; (8001458 <MX_SPI3_Init+0x74>)
 8001420:	2200      	movs	r2, #0
 8001422:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001424:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <MX_SPI3_Init+0x74>)
 8001426:	2200      	movs	r2, #0
 8001428:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800142a:	4b0b      	ldr	r3, [pc, #44]	; (8001458 <MX_SPI3_Init+0x74>)
 800142c:	2200      	movs	r2, #0
 800142e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <MX_SPI3_Init+0x74>)
 8001432:	2207      	movs	r2, #7
 8001434:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001436:	4b08      	ldr	r3, [pc, #32]	; (8001458 <MX_SPI3_Init+0x74>)
 8001438:	2200      	movs	r2, #0
 800143a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800143c:	4b06      	ldr	r3, [pc, #24]	; (8001458 <MX_SPI3_Init+0x74>)
 800143e:	2208      	movs	r2, #8
 8001440:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001442:	4805      	ldr	r0, [pc, #20]	; (8001458 <MX_SPI3_Init+0x74>)
 8001444:	f002 fb7e 	bl	8003b44 <HAL_SPI_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800144e:	f7ff ff47 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000154 	.word	0x20000154
 800145c:	40003c00 	.word	0x40003c00

08001460 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08e      	sub	sp, #56	; 0x38
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a47      	ldr	r2, [pc, #284]	; (800159c <HAL_SPI_MspInit+0x13c>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d12a      	bne.n	80014d8 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001482:	4b47      	ldr	r3, [pc, #284]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 8001484:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001486:	4a46      	ldr	r2, [pc, #280]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 8001488:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800148c:	6613      	str	r3, [r2, #96]	; 0x60
 800148e:	4b44      	ldr	r3, [pc, #272]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 8001490:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001492:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001496:	623b      	str	r3, [r7, #32]
 8001498:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800149a:	4b41      	ldr	r3, [pc, #260]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	4a40      	ldr	r2, [pc, #256]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a6:	4b3e      	ldr	r3, [pc, #248]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	61fb      	str	r3, [r7, #28]
 80014b0:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 80014b2:	f641 0302 	movw	r3, #6146	; 0x1802
 80014b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b8:	2302      	movs	r3, #2
 80014ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014bc:	2300      	movs	r3, #0
 80014be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014c0:	2303      	movs	r3, #3
 80014c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014c4:	2305      	movs	r3, #5
 80014c6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014cc:	4619      	mov	r1, r3
 80014ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d2:	f000 ffcd 	bl	8002470 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80014d6:	e05c      	b.n	8001592 <HAL_SPI_MspInit+0x132>
  else if(spiHandle->Instance==SPI2)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a31      	ldr	r2, [pc, #196]	; (80015a4 <HAL_SPI_MspInit+0x144>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d129      	bne.n	8001536 <HAL_SPI_MspInit+0xd6>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80014e2:	4b2f      	ldr	r3, [pc, #188]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 80014e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014e6:	4a2e      	ldr	r2, [pc, #184]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 80014e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014ec:	6593      	str	r3, [r2, #88]	; 0x58
 80014ee:	4b2c      	ldr	r3, [pc, #176]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 80014f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014f6:	61bb      	str	r3, [r7, #24]
 80014f8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fa:	4b29      	ldr	r3, [pc, #164]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 80014fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014fe:	4a28      	ldr	r2, [pc, #160]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 8001500:	f043 0302 	orr.w	r3, r3, #2
 8001504:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001506:	4b26      	ldr	r3, [pc, #152]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 8001508:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	617b      	str	r3, [r7, #20]
 8001510:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001512:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001516:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001518:	2302      	movs	r3, #2
 800151a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001520:	2303      	movs	r3, #3
 8001522:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001524:	2305      	movs	r3, #5
 8001526:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001528:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800152c:	4619      	mov	r1, r3
 800152e:	481e      	ldr	r0, [pc, #120]	; (80015a8 <HAL_SPI_MspInit+0x148>)
 8001530:	f000 ff9e 	bl	8002470 <HAL_GPIO_Init>
}
 8001534:	e02d      	b.n	8001592 <HAL_SPI_MspInit+0x132>
  else if(spiHandle->Instance==SPI3)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a1c      	ldr	r2, [pc, #112]	; (80015ac <HAL_SPI_MspInit+0x14c>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d128      	bne.n	8001592 <HAL_SPI_MspInit+0x132>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001540:	4b17      	ldr	r3, [pc, #92]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 8001542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001544:	4a16      	ldr	r2, [pc, #88]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 8001546:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800154a:	6593      	str	r3, [r2, #88]	; 0x58
 800154c:	4b14      	ldr	r3, [pc, #80]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 800154e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001550:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001558:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 800155a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800155c:	4a10      	ldr	r2, [pc, #64]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 800155e:	f043 0304 	orr.w	r3, r3, #4
 8001562:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001564:	4b0e      	ldr	r3, [pc, #56]	; (80015a0 <HAL_SPI_MspInit+0x140>)
 8001566:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001568:	f003 0304 	and.w	r3, r3, #4
 800156c:	60fb      	str	r3, [r7, #12]
 800156e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001570:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001574:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001576:	2302      	movs	r3, #2
 8001578:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157a:	2300      	movs	r3, #0
 800157c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800157e:	2303      	movs	r3, #3
 8001580:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001582:	2306      	movs	r3, #6
 8001584:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001586:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800158a:	4619      	mov	r1, r3
 800158c:	4808      	ldr	r0, [pc, #32]	; (80015b0 <HAL_SPI_MspInit+0x150>)
 800158e:	f000 ff6f 	bl	8002470 <HAL_GPIO_Init>
}
 8001592:	bf00      	nop
 8001594:	3738      	adds	r7, #56	; 0x38
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40013000 	.word	0x40013000
 80015a0:	40021000 	.word	0x40021000
 80015a4:	40003800 	.word	0x40003800
 80015a8:	48000400 	.word	0x48000400
 80015ac:	40003c00 	.word	0x40003c00
 80015b0:	48000800 	.word	0x48000800

080015b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ba:	4b0f      	ldr	r3, [pc, #60]	; (80015f8 <HAL_MspInit+0x44>)
 80015bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015be:	4a0e      	ldr	r2, [pc, #56]	; (80015f8 <HAL_MspInit+0x44>)
 80015c0:	f043 0301 	orr.w	r3, r3, #1
 80015c4:	6613      	str	r3, [r2, #96]	; 0x60
 80015c6:	4b0c      	ldr	r3, [pc, #48]	; (80015f8 <HAL_MspInit+0x44>)
 80015c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	607b      	str	r3, [r7, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015d2:	4b09      	ldr	r3, [pc, #36]	; (80015f8 <HAL_MspInit+0x44>)
 80015d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015d6:	4a08      	ldr	r2, [pc, #32]	; (80015f8 <HAL_MspInit+0x44>)
 80015d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015dc:	6593      	str	r3, [r2, #88]	; 0x58
 80015de:	4b06      	ldr	r3, [pc, #24]	; (80015f8 <HAL_MspInit+0x44>)
 80015e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015e6:	603b      	str	r3, [r7, #0]
 80015e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	40021000 	.word	0x40021000

080015fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001600:	e7fe      	b.n	8001600 <NMI_Handler+0x4>

08001602 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001606:	e7fe      	b.n	8001606 <HardFault_Handler+0x4>

08001608 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800160c:	e7fe      	b.n	800160c <MemManage_Handler+0x4>

0800160e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001612:	e7fe      	b.n	8001612 <BusFault_Handler+0x4>

08001614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001618:	e7fe      	b.n	8001618 <UsageFault_Handler+0x4>

0800161a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800161a:	b480      	push	{r7}
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800161e:	bf00      	nop
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800162c:	bf00      	nop
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr

08001636 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001636:	b480      	push	{r7}
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001648:	f000 fde8 	bl	800221c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}

08001650 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	e00a      	b.n	8001678 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001662:	f3af 8000 	nop.w
 8001666:	4601      	mov	r1, r0
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	1c5a      	adds	r2, r3, #1
 800166c:	60ba      	str	r2, [r7, #8]
 800166e:	b2ca      	uxtb	r2, r1
 8001670:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	3301      	adds	r3, #1
 8001676:	617b      	str	r3, [r7, #20]
 8001678:	697a      	ldr	r2, [r7, #20]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	429a      	cmp	r2, r3
 800167e:	dbf0      	blt.n	8001662 <_read+0x12>
  }

  return len;
 8001680:	687b      	ldr	r3, [r7, #4]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3718      	adds	r7, #24
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b086      	sub	sp, #24
 800168e:	af00      	add	r7, sp, #0
 8001690:	60f8      	str	r0, [r7, #12]
 8001692:	60b9      	str	r1, [r7, #8]
 8001694:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]
 800169a:	e009      	b.n	80016b0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	1c5a      	adds	r2, r3, #1
 80016a0:	60ba      	str	r2, [r7, #8]
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	3301      	adds	r3, #1
 80016ae:	617b      	str	r3, [r7, #20]
 80016b0:	697a      	ldr	r2, [r7, #20]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	dbf1      	blt.n	800169c <_write+0x12>
  }
  return len;
 80016b8:	687b      	ldr	r3, [r7, #4]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <_close>:

int _close(int file)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	370c      	adds	r7, #12
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr

080016da <_lseek>:
  (void)file;
  return 1;
}

int _lseek(int file, int ptr, int dir)
{
 80016da:	b480      	push	{r7}
 80016dc:	b085      	sub	sp, #20
 80016de:	af00      	add	r7, sp, #0
 80016e0:	60f8      	str	r0, [r7, #12]
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3714      	adds	r7, #20
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016fc:	4a14      	ldr	r2, [pc, #80]	; (8001750 <_sbrk+0x5c>)
 80016fe:	4b15      	ldr	r3, [pc, #84]	; (8001754 <_sbrk+0x60>)
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001708:	4b13      	ldr	r3, [pc, #76]	; (8001758 <_sbrk+0x64>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d102      	bne.n	8001716 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001710:	4b11      	ldr	r3, [pc, #68]	; (8001758 <_sbrk+0x64>)
 8001712:	4a12      	ldr	r2, [pc, #72]	; (800175c <_sbrk+0x68>)
 8001714:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001716:	4b10      	ldr	r3, [pc, #64]	; (8001758 <_sbrk+0x64>)
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4413      	add	r3, r2
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	429a      	cmp	r2, r3
 8001722:	d207      	bcs.n	8001734 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001724:	f004 fbd6 	bl	8005ed4 <__errno>
 8001728:	4603      	mov	r3, r0
 800172a:	220c      	movs	r2, #12
 800172c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800172e:	f04f 33ff 	mov.w	r3, #4294967295
 8001732:	e009      	b.n	8001748 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001734:	4b08      	ldr	r3, [pc, #32]	; (8001758 <_sbrk+0x64>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800173a:	4b07      	ldr	r3, [pc, #28]	; (8001758 <_sbrk+0x64>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4413      	add	r3, r2
 8001742:	4a05      	ldr	r2, [pc, #20]	; (8001758 <_sbrk+0x64>)
 8001744:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001746:	68fb      	ldr	r3, [r7, #12]
}
 8001748:	4618      	mov	r0, r3
 800174a:	3718      	adds	r7, #24
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20010000 	.word	0x20010000
 8001754:	00000400 	.word	0x00000400
 8001758:	200001b8 	.word	0x200001b8
 800175c:	200002f0 	.word	0x200002f0

08001760 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001764:	4b06      	ldr	r3, [pc, #24]	; (8001780 <SystemInit+0x20>)
 8001766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800176a:	4a05      	ldr	r2, [pc, #20]	; (8001780 <SystemInit+0x20>)
 800176c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001770:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	e000ed00 	.word	0xe000ed00

08001784 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b09a      	sub	sp, #104	; 0x68
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800178a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001798:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017a4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
 80017b2:	611a      	str	r2, [r3, #16]
 80017b4:	615a      	str	r2, [r3, #20]
 80017b6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	222c      	movs	r2, #44	; 0x2c
 80017bc:	2100      	movs	r1, #0
 80017be:	4618      	mov	r0, r3
 80017c0:	f004 fbb2 	bl	8005f28 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017c4:	4b43      	ldr	r3, [pc, #268]	; (80018d4 <MX_TIM1_Init+0x150>)
 80017c6:	4a44      	ldr	r2, [pc, #272]	; (80018d8 <MX_TIM1_Init+0x154>)
 80017c8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 80017ca:	4b42      	ldr	r3, [pc, #264]	; (80018d4 <MX_TIM1_Init+0x150>)
 80017cc:	224f      	movs	r2, #79	; 0x4f
 80017ce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017d0:	4b40      	ldr	r3, [pc, #256]	; (80018d4 <MX_TIM1_Init+0x150>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2500-1;
 80017d6:	4b3f      	ldr	r3, [pc, #252]	; (80018d4 <MX_TIM1_Init+0x150>)
 80017d8:	f640 12c3 	movw	r2, #2499	; 0x9c3
 80017dc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017de:	4b3d      	ldr	r3, [pc, #244]	; (80018d4 <MX_TIM1_Init+0x150>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017e4:	4b3b      	ldr	r3, [pc, #236]	; (80018d4 <MX_TIM1_Init+0x150>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ea:	4b3a      	ldr	r3, [pc, #232]	; (80018d4 <MX_TIM1_Init+0x150>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80017f0:	4838      	ldr	r0, [pc, #224]	; (80018d4 <MX_TIM1_Init+0x150>)
 80017f2:	f002 fdc1 	bl	8004378 <HAL_TIM_Base_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80017fc:	f7ff fd70 	bl	80012e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001800:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001804:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001806:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800180a:	4619      	mov	r1, r3
 800180c:	4831      	ldr	r0, [pc, #196]	; (80018d4 <MX_TIM1_Init+0x150>)
 800180e:	f003 f8ab 	bl	8004968 <HAL_TIM_ConfigClockSource>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001818:	f7ff fd62 	bl	80012e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800181c:	482d      	ldr	r0, [pc, #180]	; (80018d4 <MX_TIM1_Init+0x150>)
 800181e:	f002 fe4f 	bl	80044c0 <HAL_TIM_PWM_Init>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001828:	f7ff fd5a 	bl	80012e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800182c:	2300      	movs	r3, #0
 800182e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001830:	2300      	movs	r3, #0
 8001832:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001834:	2300      	movs	r3, #0
 8001836:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001838:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800183c:	4619      	mov	r1, r3
 800183e:	4825      	ldr	r0, [pc, #148]	; (80018d4 <MX_TIM1_Init+0x150>)
 8001840:	f003 fcfe 	bl	8005240 <HAL_TIMEx_MasterConfigSynchronization>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800184a:	f7ff fd49 	bl	80012e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800184e:	2360      	movs	r3, #96	; 0x60
 8001850:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001856:	2300      	movs	r3, #0
 8001858:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800185a:	2300      	movs	r3, #0
 800185c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800185e:	2300      	movs	r3, #0
 8001860:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001862:	2300      	movs	r3, #0
 8001864:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001866:	2300      	movs	r3, #0
 8001868:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800186a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800186e:	2204      	movs	r2, #4
 8001870:	4619      	mov	r1, r3
 8001872:	4818      	ldr	r0, [pc, #96]	; (80018d4 <MX_TIM1_Init+0x150>)
 8001874:	f002 ff64 	bl	8004740 <HAL_TIM_PWM_ConfigChannel>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800187e:	f7ff fd2f 	bl	80012e0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001882:	2300      	movs	r3, #0
 8001884:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001886:	2300      	movs	r3, #0
 8001888:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800188e:	2300      	movs	r3, #0
 8001890:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001892:	2300      	movs	r3, #0
 8001894:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001896:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800189a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800189c:	2300      	movs	r3, #0
 800189e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80018a0:	2300      	movs	r3, #0
 80018a2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80018a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018a8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80018aa:	2300      	movs	r3, #0
 80018ac:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018ae:	2300      	movs	r3, #0
 80018b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018b2:	1d3b      	adds	r3, r7, #4
 80018b4:	4619      	mov	r1, r3
 80018b6:	4807      	ldr	r0, [pc, #28]	; (80018d4 <MX_TIM1_Init+0x150>)
 80018b8:	f003 fd28 	bl	800530c <HAL_TIMEx_ConfigBreakDeadTime>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80018c2:	f7ff fd0d 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018c6:	4803      	ldr	r0, [pc, #12]	; (80018d4 <MX_TIM1_Init+0x150>)
 80018c8:	f000 f8d4 	bl	8001a74 <HAL_TIM_MspPostInit>

}
 80018cc:	bf00      	nop
 80018ce:	3768      	adds	r7, #104	; 0x68
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	200001bc 	.word	0x200001bc
 80018d8:	40012c00 	.word	0x40012c00

080018dc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08e      	sub	sp, #56	; 0x38
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f0:	f107 031c 	add.w	r3, r7, #28
 80018f4:	2200      	movs	r2, #0
 80018f6:	601a      	str	r2, [r3, #0]
 80018f8:	605a      	str	r2, [r3, #4]
 80018fa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018fc:	463b      	mov	r3, r7
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]
 8001908:	611a      	str	r2, [r3, #16]
 800190a:	615a      	str	r2, [r3, #20]
 800190c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800190e:	4b2d      	ldr	r3, [pc, #180]	; (80019c4 <MX_TIM2_Init+0xe8>)
 8001910:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001914:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8001916:	4b2b      	ldr	r3, [pc, #172]	; (80019c4 <MX_TIM2_Init+0xe8>)
 8001918:	224f      	movs	r2, #79	; 0x4f
 800191a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191c:	4b29      	ldr	r3, [pc, #164]	; (80019c4 <MX_TIM2_Init+0xe8>)
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001922:	4b28      	ldr	r3, [pc, #160]	; (80019c4 <MX_TIM2_Init+0xe8>)
 8001924:	2263      	movs	r2, #99	; 0x63
 8001926:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001928:	4b26      	ldr	r3, [pc, #152]	; (80019c4 <MX_TIM2_Init+0xe8>)
 800192a:	2200      	movs	r2, #0
 800192c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800192e:	4b25      	ldr	r3, [pc, #148]	; (80019c4 <MX_TIM2_Init+0xe8>)
 8001930:	2280      	movs	r2, #128	; 0x80
 8001932:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001934:	4823      	ldr	r0, [pc, #140]	; (80019c4 <MX_TIM2_Init+0xe8>)
 8001936:	f002 fd1f 	bl	8004378 <HAL_TIM_Base_Init>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001940:	f7ff fcce 	bl	80012e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001944:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001948:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800194a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800194e:	4619      	mov	r1, r3
 8001950:	481c      	ldr	r0, [pc, #112]	; (80019c4 <MX_TIM2_Init+0xe8>)
 8001952:	f003 f809 	bl	8004968 <HAL_TIM_ConfigClockSource>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800195c:	f7ff fcc0 	bl	80012e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001960:	4818      	ldr	r0, [pc, #96]	; (80019c4 <MX_TIM2_Init+0xe8>)
 8001962:	f002 fdad 	bl	80044c0 <HAL_TIM_PWM_Init>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800196c:	f7ff fcb8 	bl	80012e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001970:	2300      	movs	r3, #0
 8001972:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001974:	2300      	movs	r3, #0
 8001976:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001978:	f107 031c 	add.w	r3, r7, #28
 800197c:	4619      	mov	r1, r3
 800197e:	4811      	ldr	r0, [pc, #68]	; (80019c4 <MX_TIM2_Init+0xe8>)
 8001980:	f003 fc5e 	bl	8005240 <HAL_TIMEx_MasterConfigSynchronization>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800198a:	f7ff fca9 	bl	80012e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800198e:	2360      	movs	r3, #96	; 0x60
 8001990:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001996:	2300      	movs	r3, #0
 8001998:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800199a:	2300      	movs	r3, #0
 800199c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800199e:	463b      	mov	r3, r7
 80019a0:	2204      	movs	r2, #4
 80019a2:	4619      	mov	r1, r3
 80019a4:	4807      	ldr	r0, [pc, #28]	; (80019c4 <MX_TIM2_Init+0xe8>)
 80019a6:	f002 fecb 	bl	8004740 <HAL_TIM_PWM_ConfigChannel>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80019b0:	f7ff fc96 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80019b4:	4803      	ldr	r0, [pc, #12]	; (80019c4 <MX_TIM2_Init+0xe8>)
 80019b6:	f000 f85d 	bl	8001a74 <HAL_TIM_MspPostInit>

}
 80019ba:	bf00      	nop
 80019bc:	3738      	adds	r7, #56	; 0x38
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20000208 	.word	0x20000208

080019c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b08a      	sub	sp, #40	; 0x28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a20      	ldr	r2, [pc, #128]	; (8001a68 <HAL_TIM_Base_MspInit+0xa0>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d10c      	bne.n	8001a04 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019ea:	4b20      	ldr	r3, [pc, #128]	; (8001a6c <HAL_TIM_Base_MspInit+0xa4>)
 80019ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ee:	4a1f      	ldr	r2, [pc, #124]	; (8001a6c <HAL_TIM_Base_MspInit+0xa4>)
 80019f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019f4:	6613      	str	r3, [r2, #96]	; 0x60
 80019f6:	4b1d      	ldr	r3, [pc, #116]	; (8001a6c <HAL_TIM_Base_MspInit+0xa4>)
 80019f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019fe:	613b      	str	r3, [r7, #16]
 8001a00:	693b      	ldr	r3, [r7, #16]

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001a02:	e02d      	b.n	8001a60 <HAL_TIM_Base_MspInit+0x98>
  else if(tim_baseHandle->Instance==TIM2)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a0c:	d128      	bne.n	8001a60 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a0e:	4b17      	ldr	r3, [pc, #92]	; (8001a6c <HAL_TIM_Base_MspInit+0xa4>)
 8001a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a12:	4a16      	ldr	r2, [pc, #88]	; (8001a6c <HAL_TIM_Base_MspInit+0xa4>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6593      	str	r3, [r2, #88]	; 0x58
 8001a1a:	4b14      	ldr	r3, [pc, #80]	; (8001a6c <HAL_TIM_Base_MspInit+0xa4>)
 8001a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a26:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <HAL_TIM_Base_MspInit+0xa4>)
 8001a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a2a:	4a10      	ldr	r2, [pc, #64]	; (8001a6c <HAL_TIM_Base_MspInit+0xa4>)
 8001a2c:	f043 0302 	orr.w	r3, r3, #2
 8001a30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a32:	4b0e      	ldr	r3, [pc, #56]	; (8001a6c <HAL_TIM_Base_MspInit+0xa4>)
 8001a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	60bb      	str	r3, [r7, #8]
 8001a3c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a44:	2302      	movs	r3, #2
 8001a46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a50:	2301      	movs	r3, #1
 8001a52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4805      	ldr	r0, [pc, #20]	; (8001a70 <HAL_TIM_Base_MspInit+0xa8>)
 8001a5c:	f000 fd08 	bl	8002470 <HAL_GPIO_Init>
}
 8001a60:	bf00      	nop
 8001a62:	3728      	adds	r7, #40	; 0x28
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	40012c00 	.word	0x40012c00
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	48000400 	.word	0x48000400

08001a74 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08a      	sub	sp, #40	; 0x28
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7c:	f107 0314 	add.w	r3, r7, #20
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
 8001a8a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a23      	ldr	r2, [pc, #140]	; (8001b20 <HAL_TIM_MspPostInit+0xac>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d11e      	bne.n	8001ad4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a96:	4b23      	ldr	r3, [pc, #140]	; (8001b24 <HAL_TIM_MspPostInit+0xb0>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a9a:	4a22      	ldr	r2, [pc, #136]	; (8001b24 <HAL_TIM_MspPostInit+0xb0>)
 8001a9c:	f043 0301 	orr.w	r3, r3, #1
 8001aa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aa2:	4b20      	ldr	r3, [pc, #128]	; (8001b24 <HAL_TIM_MspPostInit+0xb0>)
 8001aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	613b      	str	r3, [r7, #16]
 8001aac:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = SERVO_PWM_1_Pin;
 8001aae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001abc:	2300      	movs	r3, #0
 8001abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SERVO_PWM_1_GPIO_Port, &GPIO_InitStruct);
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	4619      	mov	r1, r3
 8001aca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ace:	f000 fccf 	bl	8002470 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001ad2:	e020      	b.n	8001b16 <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM2)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001adc:	d11b      	bne.n	8001b16 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ade:	4b11      	ldr	r3, [pc, #68]	; (8001b24 <HAL_TIM_MspPostInit+0xb0>)
 8001ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae2:	4a10      	ldr	r2, [pc, #64]	; (8001b24 <HAL_TIM_MspPostInit+0xb0>)
 8001ae4:	f043 0302 	orr.w	r3, r3, #2
 8001ae8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aea:	4b0e      	ldr	r3, [pc, #56]	; (8001b24 <HAL_TIM_MspPostInit+0xb0>)
 8001aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CYTRON_PWM_1_Pin;
 8001af6:	2308      	movs	r3, #8
 8001af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afa:	2302      	movs	r3, #2
 8001afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afe:	2300      	movs	r3, #0
 8001b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b02:	2300      	movs	r3, #0
 8001b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b06:	2301      	movs	r3, #1
 8001b08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(CYTRON_PWM_1_GPIO_Port, &GPIO_InitStruct);
 8001b0a:	f107 0314 	add.w	r3, r7, #20
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4805      	ldr	r0, [pc, #20]	; (8001b28 <HAL_TIM_MspPostInit+0xb4>)
 8001b12:	f000 fcad 	bl	8002470 <HAL_GPIO_Init>
}
 8001b16:	bf00      	nop
 8001b18:	3728      	adds	r7, #40	; 0x28
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40012c00 	.word	0x40012c00
 8001b24:	40021000 	.word	0x40021000
 8001b28:	48000400 	.word	0x48000400

08001b2c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b30:	4b14      	ldr	r3, [pc, #80]	; (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b32:	4a15      	ldr	r2, [pc, #84]	; (8001b88 <MX_USART2_UART_Init+0x5c>)
 8001b34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b36:	4b13      	ldr	r3, [pc, #76]	; (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b3e:	4b11      	ldr	r3, [pc, #68]	; (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b44:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b4a:	4b0e      	ldr	r3, [pc, #56]	; (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b50:	4b0c      	ldr	r3, [pc, #48]	; (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b52:	220c      	movs	r2, #12
 8001b54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b56:	4b0b      	ldr	r3, [pc, #44]	; (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b5c:	4b09      	ldr	r3, [pc, #36]	; (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b62:	4b08      	ldr	r3, [pc, #32]	; (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b68:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b6e:	4805      	ldr	r0, [pc, #20]	; (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b70:	f003 fc44 	bl	80053fc <HAL_UART_Init>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b7a:	f7ff fbb1 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20000254 	.word	0x20000254
 8001b88:	40004400 	.word	0x40004400

08001b8c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b0a2      	sub	sp, #136	; 0x88
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b94:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	60da      	str	r2, [r3, #12]
 8001ba2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	2260      	movs	r2, #96	; 0x60
 8001baa:	2100      	movs	r1, #0
 8001bac:	4618      	mov	r0, r3
 8001bae:	f004 f9bb 	bl	8005f28 <memset>
  if(uartHandle->Instance==USART2)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a20      	ldr	r2, [pc, #128]	; (8001c38 <HAL_UART_MspInit+0xac>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d138      	bne.n	8001c2e <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f001 fc7f 	bl	80034cc <HAL_RCCEx_PeriphCLKConfig>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bd4:	f7ff fb84 	bl	80012e0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bd8:	4b18      	ldr	r3, [pc, #96]	; (8001c3c <HAL_UART_MspInit+0xb0>)
 8001bda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bdc:	4a17      	ldr	r2, [pc, #92]	; (8001c3c <HAL_UART_MspInit+0xb0>)
 8001bde:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001be2:	6593      	str	r3, [r2, #88]	; 0x58
 8001be4:	4b15      	ldr	r3, [pc, #84]	; (8001c3c <HAL_UART_MspInit+0xb0>)
 8001be6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bec:	613b      	str	r3, [r7, #16]
 8001bee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf0:	4b12      	ldr	r3, [pc, #72]	; (8001c3c <HAL_UART_MspInit+0xb0>)
 8001bf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf4:	4a11      	ldr	r2, [pc, #68]	; (8001c3c <HAL_UART_MspInit+0xb0>)
 8001bf6:	f043 0301 	orr.w	r3, r3, #1
 8001bfa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bfc:	4b0f      	ldr	r3, [pc, #60]	; (8001c3c <HAL_UART_MspInit+0xb0>)
 8001bfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c00:	f003 0301 	and.w	r3, r3, #1
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c08:	230c      	movs	r3, #12
 8001c0a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c10:	2300      	movs	r3, #0
 8001c12:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c14:	2303      	movs	r3, #3
 8001c16:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c1a:	2307      	movs	r3, #7
 8001c1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c20:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001c24:	4619      	mov	r1, r3
 8001c26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c2a:	f000 fc21 	bl	8002470 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c2e:	bf00      	nop
 8001c30:	3788      	adds	r7, #136	; 0x88
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40004400 	.word	0x40004400
 8001c3c:	40021000 	.word	0x40021000

08001c40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c78 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c44:	f7ff fd8c 	bl	8001760 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c48:	480c      	ldr	r0, [pc, #48]	; (8001c7c <LoopForever+0x6>)
  ldr r1, =_edata
 8001c4a:	490d      	ldr	r1, [pc, #52]	; (8001c80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c4c:	4a0d      	ldr	r2, [pc, #52]	; (8001c84 <LoopForever+0xe>)
  movs r3, #0
 8001c4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c50:	e002      	b.n	8001c58 <LoopCopyDataInit>

08001c52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c56:	3304      	adds	r3, #4

08001c58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c5c:	d3f9      	bcc.n	8001c52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c5e:	4a0a      	ldr	r2, [pc, #40]	; (8001c88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c60:	4c0a      	ldr	r4, [pc, #40]	; (8001c8c <LoopForever+0x16>)
  movs r3, #0
 8001c62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c64:	e001      	b.n	8001c6a <LoopFillZerobss>

08001c66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c68:	3204      	adds	r2, #4

08001c6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c6c:	d3fb      	bcc.n	8001c66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c6e:	f004 f937 	bl	8005ee0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c72:	f7ff f9fd 	bl	8001070 <main>

08001c76 <LoopForever>:

LoopForever:
    b LoopForever
 8001c76:	e7fe      	b.n	8001c76 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c78:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001c7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c80:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001c84:	080079e0 	.word	0x080079e0
  ldr r2, =_sbss
 8001c88:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001c8c:	200002ec 	.word	0x200002ec

08001c90 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c90:	e7fe      	b.n	8001c90 <ADC1_IRQHandler>

08001c92 <_ZN9movingAvgC1Ei>:
#define MOVINGAVG_H_INCLUDED

class movingAvg
{
    public:
        movingAvg(int interval)
 8001c92:	b480      	push	{r7}
 8001c94:	b083      	sub	sp, #12
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
 8001c9a:	6039      	str	r1, [r7, #0]
            : m_interval{interval}, m_nbrReadings{0}, m_sum{0}, m_next{0} {}
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	683a      	ldr	r2, [r7, #0]
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	605a      	str	r2, [r3, #4]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2200      	movs	r2, #0
 8001cac:	609a      	str	r2, [r3, #8]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	60da      	str	r2, [r3, #12]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>:

// TODO: Test this class with the old code, remember to create backup beforehand!
// I'm very suspicious of the way I handled user defined pointers...

// The motor will not move until begin() is called!
RoverArmMotor::RoverArmMotor(SPI_HandleTypeDef* spi_handle, Pin pwm_pin, Pin dir_pin, Pin encoder_pin, int esc_type, double minimum_angle, double maximum_angle, Pin brake_pin)
 8001cc2:	b590      	push	{r4, r7, lr}
 8001cc4:	b08b      	sub	sp, #44	; 0x2c
 8001cc6:	af02      	add	r7, sp, #8
 8001cc8:	61f8      	str	r0, [r7, #28]
 8001cca:	61b9      	str	r1, [r7, #24]
 8001ccc:	f107 0110 	add.w	r1, r7, #16
 8001cd0:	e881 000c 	stmia.w	r1, {r2, r3}
 8001cd4:	ed87 0b02 	vstr	d0, [r7, #8]
 8001cd8:	ed87 1b00 	vstr	d1, [r7]
                :internalPIDInstance(&input, &output, &setpoint, regularKp, regularKi, regularKd, _PID_CD_DIRECT)
                ,internalAveragerInstance(15){
 8001cdc:	69f8      	ldr	r0, [r7, #28]
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	f503 7188 	add.w	r1, r3, #272	; 0x110
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	f503 728c 	add.w	r2, r3, #280	; 0x118
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	f503 7490 	add.w	r4, r3, #288	; 0x120
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8001d02:	2300      	movs	r3, #0
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	eeb0 2a45 	vmov.f32	s4, s10
 8001d0a:	eef0 2a65 	vmov.f32	s5, s11
 8001d0e:	eeb0 1a46 	vmov.f32	s2, s12
 8001d12:	eef0 1a66 	vmov.f32	s3, s13
 8001d16:	eeb0 0a47 	vmov.f32	s0, s14
 8001d1a:	eef0 0a67 	vmov.f32	s1, s15
 8001d1e:	4623      	mov	r3, r4
 8001d20:	f000 f8a6 	bl	8001e70 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	3370      	adds	r3, #112	; 0x70
 8001d28:	210f      	movs	r1, #15
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff ffb1 	bl	8001c92 <_ZN9movingAvgC1Ei>
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	33b8      	adds	r3, #184	; 0xb8
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7ff f929 	bl	8000f8c <_ZN3PinC1Ev>
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	33c0      	adds	r3, #192	; 0xc0
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff f924 	bl	8000f8c <_ZN3PinC1Ev>
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	33c8      	adds	r3, #200	; 0xc8
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff f91f 	bl	8000f8c <_ZN3PinC1Ev>
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	33d0      	adds	r3, #208	; 0xd0
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff f91a 	bl	8000f8c <_ZN3PinC1Ev>

    //constructor
    spi = spi_handle;
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    pwm = pwm_pin;
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	33b8      	adds	r3, #184	; 0xb8
 8001d64:	f107 0210 	add.w	r2, r7, #16
 8001d68:	6810      	ldr	r0, [r2, #0]
 8001d6a:	6018      	str	r0, [r3, #0]
 8001d6c:	8891      	ldrh	r1, [r2, #4]
 8001d6e:	7992      	ldrb	r2, [r2, #6]
 8001d70:	8099      	strh	r1, [r3, #4]
 8001d72:	719a      	strb	r2, [r3, #6]
    dir = dir_pin;
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	33c0      	adds	r3, #192	; 0xc0
 8001d78:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001d7c:	6810      	ldr	r0, [r2, #0]
 8001d7e:	6018      	str	r0, [r3, #0]
 8001d80:	8891      	ldrh	r1, [r2, #4]
 8001d82:	7992      	ldrb	r2, [r2, #6]
 8001d84:	8099      	strh	r1, [r3, #4]
 8001d86:	719a      	strb	r2, [r3, #6]
    encoder = encoder_pin;
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	33c8      	adds	r3, #200	; 0xc8
 8001d8c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d90:	6810      	ldr	r0, [r2, #0]
 8001d92:	6018      	str	r0, [r3, #0]
 8001d94:	8891      	ldrh	r1, [r2, #4]
 8001d96:	7992      	ldrb	r2, [r2, #6]
 8001d98:	8099      	strh	r1, [r3, #4]
 8001d9a:	719a      	strb	r2, [r3, #6]
    brake = brake_pin;
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	33d0      	adds	r3, #208	; 0xd0
 8001da0:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8001da4:	6810      	ldr	r0, [r2, #0]
 8001da6:	6018      	str	r0, [r3, #0]
 8001da8:	8891      	ldrh	r1, [r2, #4]
 8001daa:	7992      	ldrb	r2, [r2, #6]
 8001dac:	8099      	strh	r1, [r3, #4]
 8001dae:	719a      	strb	r2, [r3, #6]
    escType = esc_type;
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001db4:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    lowestAngle = minimum_angle;
 8001db8:	69f9      	ldr	r1, [r7, #28]
 8001dba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001dbe:	e9c1 2338 	strd	r2, r3, [r1, #224]	; 0xe0
    highestAngle = maximum_angle;
 8001dc2:	69f9      	ldr	r1, [r7, #28]
 8001dc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001dc8:	e9c1 233a 	strd	r2, r3, [r1, #232]	; 0xe8
    
}
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3724      	adds	r7, #36	; 0x24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd90      	pop	{r4, r7, pc}
	...

08001dd8 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~ Constructor ~~~~~~~~~~~~~~~~ */
PID::PID() { }

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b08a      	sub	sp, #40	; 0x28
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6278      	str	r0, [r7, #36]	; 0x24
 8001de0:	6239      	str	r1, [r7, #32]
 8001de2:	61fa      	str	r2, [r7, #28]
 8001de4:	61bb      	str	r3, [r7, #24]
 8001de6:	ed87 0b04 	vstr	d0, [r7, #16]
 8001dea:	ed87 1b02 	vstr	d1, [r7, #8]
 8001dee:	ed87 2b00 	vstr	d2, [r7]
{
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	_myOutput   = Output;
 8001df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df4:	69fa      	ldr	r2, [r7, #28]
 8001df6:	645a      	str	r2, [r3, #68]	; 0x44
	_myInput    = Input;
 8001df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dfa:	6a3a      	ldr	r2, [r7, #32]
 8001dfc:	641a      	str	r2, [r3, #64]	; 0x40
	_mySetpoint = Setpoint;
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	649a      	str	r2, [r3, #72]	; 0x48
	_inAuto     = (PIDMode_TypeDef)_FALSE;
 8001e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e06:	2200      	movs	r2, #0
 8001e08:	705a      	strb	r2, [r3, #1]
	
	PID::SetOutputLimits(0, _PID_8BIT_PWM_MAX);
 8001e0a:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8001e60 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x88>
 8001e0e:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8001e68 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x90>
 8001e12:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e14:	f000 f84f 	bl	8001eb6 <_ZN3PID15SetOutputLimitsEdd>
	
	_sampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8001e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1a:	2264      	movs	r2, #100	; 0x64
 8001e1c:	609a      	str	r2, [r3, #8]
	
	PID::SetControllerDirection(ControllerDirection);
 8001e1e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001e22:	4619      	mov	r1, r3
 8001e24:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e26:	f000 f95d 	bl	80020e4 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>
	PID::SetTunings(Kp, Ki, Kd, POn);
 8001e2a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001e2e:	4619      	mov	r1, r3
 8001e30:	ed97 2b00 	vldr	d2, [r7]
 8001e34:	ed97 1b02 	vldr	d1, [r7, #8]
 8001e38:	ed97 0b04 	vldr	d0, [r7, #16]
 8001e3c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e3e:	f000 f8a9 	bl	8001f94 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>
	
	_lastTime = GetTime() - _sampleTime;
 8001e42:	f000 f9ff 	bl	8002244 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	1ad2      	subs	r2, r2, r3
 8001e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e50:	605a      	str	r2, [r3, #4]
	
}
 8001e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e54:	4618      	mov	r0, r3
 8001e56:	3728      	adds	r7, #40	; 0x28
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	f3af 8000 	nop.w
 8001e60:	00000000 	.word	0x00000000
 8001e64:	406fe000 	.word	0x406fe000
	...

08001e70 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>:

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection) : PID::PID(Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection){ }
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08c      	sub	sp, #48	; 0x30
 8001e74:	af02      	add	r7, sp, #8
 8001e76:	6278      	str	r0, [r7, #36]	; 0x24
 8001e78:	6239      	str	r1, [r7, #32]
 8001e7a:	61fa      	str	r2, [r7, #28]
 8001e7c:	61bb      	str	r3, [r7, #24]
 8001e7e:	ed87 0b04 	vstr	d0, [r7, #16]
 8001e82:	ed87 1b02 	vstr	d1, [r7, #8]
 8001e86:	ed87 2b00 	vstr	d2, [r7]
 8001e8a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001e8e:	9301      	str	r3, [sp, #4]
 8001e90:	2301      	movs	r3, #1
 8001e92:	9300      	str	r3, [sp, #0]
 8001e94:	ed97 2b00 	vldr	d2, [r7]
 8001e98:	ed97 1b02 	vldr	d1, [r7, #8]
 8001e9c:	ed97 0b04 	vldr	d0, [r7, #16]
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	69fa      	ldr	r2, [r7, #28]
 8001ea4:	6a39      	ldr	r1, [r7, #32]
 8001ea6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001ea8:	f7ff ff96 	bl	8001dd8 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>
 8001eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3728      	adds	r7, #40	; 0x28
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <_ZN3PID15SetOutputLimitsEdd>:
	return _inAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID::SetOutputLimits(double Min, double Max)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b086      	sub	sp, #24
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6178      	str	r0, [r7, #20]
 8001ebe:	ed87 0b02 	vstr	d0, [r7, #8]
 8001ec2:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8001ec6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001eca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ece:	f7fe fe19 	bl	8000b04 <__aeabi_dcmpge>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d158      	bne.n	8001f8a <_ZN3PID15SetOutputLimitsEdd+0xd4>
	{
		return;
	}
	
	_outMin = Min;
 8001ed8:	6979      	ldr	r1, [r7, #20]
 8001eda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ede:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	_outMax = Max;
 8001ee2:	6979      	ldr	r1, [r7, #20]
 8001ee4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ee8:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (_inAuto)
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	785b      	ldrb	r3, [r3, #1]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d04b      	beq.n	8001f8c <_ZN3PID15SetOutputLimitsEdd+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*_myOutput > _outMax)
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001f02:	f7fe fe09 	bl	8000b18 <__aeabi_dcmpgt>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d007      	beq.n	8001f1c <_ZN3PID15SetOutputLimitsEdd+0x66>
		{
			*_myOutput = _outMax;
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001f16:	e9c1 2300 	strd	r2, r3, [r1]
 8001f1a:	e012      	b.n	8001f42 <_ZN3PID15SetOutputLimitsEdd+0x8c>
		}
		else if (*_myOutput < _outMin)
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f20:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001f2a:	f7fe fdd7 	bl	8000adc <__aeabi_dcmplt>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d006      	beq.n	8001f42 <_ZN3PID15SetOutputLimitsEdd+0x8c>
		{
			*_myOutput = _outMin;
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001f3e:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (_outputSum > _outMax)
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001f4e:	f7fe fde3 	bl	8000b18 <__aeabi_dcmpgt>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d006      	beq.n	8001f66 <_ZN3PID15SetOutputLimitsEdd+0xb0>
		{
			_outputSum = _outMax;
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8001f5e:	6979      	ldr	r1, [r7, #20]
 8001f60:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8001f64:	e012      	b.n	8001f8c <_ZN3PID15SetOutputLimitsEdd+0xd6>
		}
		else if (_outputSum < _outMin)
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001f72:	f7fe fdb3 	bl	8000adc <__aeabi_dcmplt>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d007      	beq.n	8001f8c <_ZN3PID15SetOutputLimitsEdd+0xd6>
		{
			_outputSum = _outMin;
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001f82:	6979      	ldr	r1, [r7, #20]
 8001f84:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8001f88:	e000      	b.n	8001f8c <_ZN3PID15SetOutputLimitsEdd+0xd6>
		return;
 8001f8a:	bf00      	nop
		}
		else { }
		
	}
	
}
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
	...

08001f94 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>:
void PID::SetTunings(double Kp, double Ki, double Kd)
{
	PID::SetTunings(Kp, Ki, Kd, _pOn);
}
void PID::SetTunings(double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	; 0x28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	61f8      	str	r0, [r7, #28]
 8001f9c:	ed87 0b04 	vstr	d0, [r7, #16]
 8001fa0:	ed87 1b02 	vstr	d1, [r7, #8]
 8001fa4:	ed87 2b00 	vstr	d2, [r7]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8001fac:	f04f 0200 	mov.w	r2, #0
 8001fb0:	f04f 0300 	mov.w	r3, #0
 8001fb4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001fb8:	f7fe fd90 	bl	8000adc <__aeabi_dcmplt>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f040 8089 	bne.w	80020d6 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 8001fc4:	f04f 0200 	mov.w	r2, #0
 8001fc8:	f04f 0300 	mov.w	r3, #0
 8001fcc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fd0:	f7fe fd84 	bl	8000adc <__aeabi_dcmplt>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d17d      	bne.n	80020d6 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 8001fda:	f04f 0200 	mov.w	r2, #0
 8001fde:	f04f 0300 	mov.w	r3, #0
 8001fe2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fe6:	f7fe fd79 	bl	8000adc <__aeabi_dcmplt>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d172      	bne.n	80020d6 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	_pOn    = POn;
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	7efa      	ldrb	r2, [r7, #27]
 8001ff4:	709a      	strb	r2, [r3, #2]
	_pOnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8001ff6:	7efb      	ldrb	r3, [r7, #27]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	bf0c      	ite	eq
 8001ffc:	2301      	moveq	r3, #1
 8001ffe:	2300      	movne	r3, #0
 8002000:	b2db      	uxtb	r3, r3
 8002002:	461a      	mov	r2, r3
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	701a      	strb	r2, [r3, #0]

	_dispKp = Kp;
 8002008:	69f9      	ldr	r1, [r7, #28]
 800200a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800200e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	_dispKi = Ki;
 8002012:	69f9      	ldr	r1, [r7, #28]
 8002014:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002018:	e9c1 2306 	strd	r2, r3, [r1, #24]
	_dispKd = Kd;
 800201c:	69f9      	ldr	r1, [r7, #28]
 800201e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002022:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)_sampleTime) / 1000;
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	4618      	mov	r0, r3
 800202c:	f7fe fa6a 	bl	8000504 <__aeabi_ui2d>
 8002030:	f04f 0200 	mov.w	r2, #0
 8002034:	4b2a      	ldr	r3, [pc, #168]	; (80020e0 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x14c>)
 8002036:	f7fe fc09 	bl	800084c <__aeabi_ddiv>
 800203a:	4602      	mov	r2, r0
 800203c:	460b      	mov	r3, r1
 800203e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	_kp = Kp;
 8002042:	69f9      	ldr	r1, [r7, #28]
 8002044:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002048:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	_ki = Ki * SampleTimeInSec;
 800204c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002050:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002054:	f7fe fad0 	bl	80005f8 <__aeabi_dmul>
 8002058:	4602      	mov	r2, r0
 800205a:	460b      	mov	r3, r1
 800205c:	69f9      	ldr	r1, [r7, #28]
 800205e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	_kd = Kd / SampleTimeInSec;
 8002062:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002066:	e9d7 0100 	ldrd	r0, r1, [r7]
 800206a:	f7fe fbef 	bl	800084c <__aeabi_ddiv>
 800206e:	4602      	mov	r2, r0
 8002070:	460b      	mov	r3, r1
 8002072:	69f9      	ldr	r1, [r7, #28]
 8002074:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (_controllerDirection == _PID_CD_REVERSE)
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	78db      	ldrb	r3, [r3, #3]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d12b      	bne.n	80020d8 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
	{
		
		_kp = (0 - _kp);
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002086:	f04f 0000 	mov.w	r0, #0
 800208a:	f04f 0100 	mov.w	r1, #0
 800208e:	f7fe f8fb 	bl	8000288 <__aeabi_dsub>
 8002092:	4602      	mov	r2, r0
 8002094:	460b      	mov	r3, r1
 8002096:	69f9      	ldr	r1, [r7, #28]
 8002098:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80020a2:	f04f 0000 	mov.w	r0, #0
 80020a6:	f04f 0100 	mov.w	r1, #0
 80020aa:	f7fe f8ed 	bl	8000288 <__aeabi_dsub>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	69f9      	ldr	r1, [r7, #28]
 80020b4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80020be:	f04f 0000 	mov.w	r0, #0
 80020c2:	f04f 0100 	mov.w	r1, #0
 80020c6:	f7fe f8df 	bl	8000288 <__aeabi_dsub>
 80020ca:	4602      	mov	r2, r0
 80020cc:	460b      	mov	r3, r1
 80020ce:	69f9      	ldr	r1, [r7, #28]
 80020d0:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 80020d4:	e000      	b.n	80020d8 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
		return;
 80020d6:	bf00      	nop
		
	}
	
}
 80020d8:	3728      	adds	r7, #40	; 0x28
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	408f4000 	.word	0x408f4000

080020e4 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID::SetControllerDirection(PIDCD_TypeDef Direction)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	460b      	mov	r3, r1
 80020ee:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((_inAuto) && (Direction != _controllerDirection))
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	785b      	ldrb	r3, [r3, #1]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d02e      	beq.n	8002156 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	78db      	ldrb	r3, [r3, #3]
 80020fc:	78fa      	ldrb	r2, [r7, #3]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d029      	beq.n	8002156 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
	{
		
		_kp = (0 - _kp);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002108:	f04f 0000 	mov.w	r0, #0
 800210c:	f04f 0100 	mov.w	r1, #0
 8002110:	f7fe f8ba 	bl	8000288 <__aeabi_dsub>
 8002114:	4602      	mov	r2, r0
 8002116:	460b      	mov	r3, r1
 8002118:	6879      	ldr	r1, [r7, #4]
 800211a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002124:	f04f 0000 	mov.w	r0, #0
 8002128:	f04f 0100 	mov.w	r1, #0
 800212c:	f7fe f8ac 	bl	8000288 <__aeabi_dsub>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	6879      	ldr	r1, [r7, #4]
 8002136:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002140:	f04f 0000 	mov.w	r0, #0
 8002144:	f04f 0100 	mov.w	r1, #0
 8002148:	f7fe f89e 	bl	8000288 <__aeabi_dsub>
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	6879      	ldr	r1, [r7, #4]
 8002152:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		
	}
	
	_controllerDirection = Direction;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	78fa      	ldrb	r2, [r7, #3]
 800215a:	70da      	strb	r2, [r3, #3]
	
}
 800215c:	bf00      	nop
 800215e:	3708      	adds	r7, #8
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800216a:	2300      	movs	r3, #0
 800216c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800216e:	4b0c      	ldr	r3, [pc, #48]	; (80021a0 <HAL_Init+0x3c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a0b      	ldr	r2, [pc, #44]	; (80021a0 <HAL_Init+0x3c>)
 8002174:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002178:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800217a:	2003      	movs	r0, #3
 800217c:	f000 f944 	bl	8002408 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002180:	2000      	movs	r0, #0
 8002182:	f000 f80f 	bl	80021a4 <HAL_InitTick>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d002      	beq.n	8002192 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	71fb      	strb	r3, [r7, #7]
 8002190:	e001      	b.n	8002196 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002192:	f7ff fa0f 	bl	80015b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002196:	79fb      	ldrb	r3, [r7, #7]
}
 8002198:	4618      	mov	r0, r3
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40022000 	.word	0x40022000

080021a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021ac:	2300      	movs	r3, #0
 80021ae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80021b0:	4b17      	ldr	r3, [pc, #92]	; (8002210 <HAL_InitTick+0x6c>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d023      	beq.n	8002200 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80021b8:	4b16      	ldr	r3, [pc, #88]	; (8002214 <HAL_InitTick+0x70>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	4b14      	ldr	r3, [pc, #80]	; (8002210 <HAL_InitTick+0x6c>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	4619      	mov	r1, r3
 80021c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80021ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ce:	4618      	mov	r0, r3
 80021d0:	f000 f941 	bl	8002456 <HAL_SYSTICK_Config>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d10f      	bne.n	80021fa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2b0f      	cmp	r3, #15
 80021de:	d809      	bhi.n	80021f4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021e0:	2200      	movs	r2, #0
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	f04f 30ff 	mov.w	r0, #4294967295
 80021e8:	f000 f919 	bl	800241e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021ec:	4a0a      	ldr	r2, [pc, #40]	; (8002218 <HAL_InitTick+0x74>)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	e007      	b.n	8002204 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	73fb      	strb	r3, [r7, #15]
 80021f8:	e004      	b.n	8002204 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	73fb      	strb	r3, [r7, #15]
 80021fe:	e001      	b.n	8002204 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002204:	7bfb      	ldrb	r3, [r7, #15]
}
 8002206:	4618      	mov	r0, r3
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	20000008 	.word	0x20000008
 8002214:	20000000 	.word	0x20000000
 8002218:	20000004 	.word	0x20000004

0800221c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002220:	4b06      	ldr	r3, [pc, #24]	; (800223c <HAL_IncTick+0x20>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	461a      	mov	r2, r3
 8002226:	4b06      	ldr	r3, [pc, #24]	; (8002240 <HAL_IncTick+0x24>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4413      	add	r3, r2
 800222c:	4a04      	ldr	r2, [pc, #16]	; (8002240 <HAL_IncTick+0x24>)
 800222e:	6013      	str	r3, [r2, #0]
}
 8002230:	bf00      	nop
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	20000008 	.word	0x20000008
 8002240:	200002d8 	.word	0x200002d8

08002244 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  return uwTick;
 8002248:	4b03      	ldr	r3, [pc, #12]	; (8002258 <HAL_GetTick+0x14>)
 800224a:	681b      	ldr	r3, [r3, #0]
}
 800224c:	4618      	mov	r0, r3
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	200002d8 	.word	0x200002d8

0800225c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002264:	f7ff ffee 	bl	8002244 <HAL_GetTick>
 8002268:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002274:	d005      	beq.n	8002282 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002276:	4b0a      	ldr	r3, [pc, #40]	; (80022a0 <HAL_Delay+0x44>)
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	461a      	mov	r2, r3
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	4413      	add	r3, r2
 8002280:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002282:	bf00      	nop
 8002284:	f7ff ffde 	bl	8002244 <HAL_GetTick>
 8002288:	4602      	mov	r2, r0
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	429a      	cmp	r2, r3
 8002292:	d8f7      	bhi.n	8002284 <HAL_Delay+0x28>
  {
  }
}
 8002294:	bf00      	nop
 8002296:	bf00      	nop
 8002298:	3710      	adds	r7, #16
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000008 	.word	0x20000008

080022a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f003 0307 	and.w	r3, r3, #7
 80022b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022b4:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <__NVIC_SetPriorityGrouping+0x44>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022c0:	4013      	ands	r3, r2
 80022c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022d6:	4a04      	ldr	r2, [pc, #16]	; (80022e8 <__NVIC_SetPriorityGrouping+0x44>)
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	60d3      	str	r3, [r2, #12]
}
 80022dc:	bf00      	nop
 80022de:	3714      	adds	r7, #20
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022f0:	4b04      	ldr	r3, [pc, #16]	; (8002304 <__NVIC_GetPriorityGrouping+0x18>)
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	0a1b      	lsrs	r3, r3, #8
 80022f6:	f003 0307 	and.w	r3, r3, #7
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr
 8002304:	e000ed00 	.word	0xe000ed00

08002308 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	4603      	mov	r3, r0
 8002310:	6039      	str	r1, [r7, #0]
 8002312:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002318:	2b00      	cmp	r3, #0
 800231a:	db0a      	blt.n	8002332 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	b2da      	uxtb	r2, r3
 8002320:	490c      	ldr	r1, [pc, #48]	; (8002354 <__NVIC_SetPriority+0x4c>)
 8002322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002326:	0112      	lsls	r2, r2, #4
 8002328:	b2d2      	uxtb	r2, r2
 800232a:	440b      	add	r3, r1
 800232c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002330:	e00a      	b.n	8002348 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	b2da      	uxtb	r2, r3
 8002336:	4908      	ldr	r1, [pc, #32]	; (8002358 <__NVIC_SetPriority+0x50>)
 8002338:	79fb      	ldrb	r3, [r7, #7]
 800233a:	f003 030f 	and.w	r3, r3, #15
 800233e:	3b04      	subs	r3, #4
 8002340:	0112      	lsls	r2, r2, #4
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	440b      	add	r3, r1
 8002346:	761a      	strb	r2, [r3, #24]
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr
 8002354:	e000e100 	.word	0xe000e100
 8002358:	e000ed00 	.word	0xe000ed00

0800235c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800235c:	b480      	push	{r7}
 800235e:	b089      	sub	sp, #36	; 0x24
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f003 0307 	and.w	r3, r3, #7
 800236e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	f1c3 0307 	rsb	r3, r3, #7
 8002376:	2b04      	cmp	r3, #4
 8002378:	bf28      	it	cs
 800237a:	2304      	movcs	r3, #4
 800237c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	3304      	adds	r3, #4
 8002382:	2b06      	cmp	r3, #6
 8002384:	d902      	bls.n	800238c <NVIC_EncodePriority+0x30>
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	3b03      	subs	r3, #3
 800238a:	e000      	b.n	800238e <NVIC_EncodePriority+0x32>
 800238c:	2300      	movs	r3, #0
 800238e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002390:	f04f 32ff 	mov.w	r2, #4294967295
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	fa02 f303 	lsl.w	r3, r2, r3
 800239a:	43da      	mvns	r2, r3
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	401a      	ands	r2, r3
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023a4:	f04f 31ff 	mov.w	r1, #4294967295
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	fa01 f303 	lsl.w	r3, r1, r3
 80023ae:	43d9      	mvns	r1, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b4:	4313      	orrs	r3, r2
         );
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3724      	adds	r7, #36	; 0x24
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
	...

080023c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	3b01      	subs	r3, #1
 80023d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023d4:	d301      	bcc.n	80023da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023d6:	2301      	movs	r3, #1
 80023d8:	e00f      	b.n	80023fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023da:	4a0a      	ldr	r2, [pc, #40]	; (8002404 <SysTick_Config+0x40>)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3b01      	subs	r3, #1
 80023e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023e2:	210f      	movs	r1, #15
 80023e4:	f04f 30ff 	mov.w	r0, #4294967295
 80023e8:	f7ff ff8e 	bl	8002308 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023ec:	4b05      	ldr	r3, [pc, #20]	; (8002404 <SysTick_Config+0x40>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023f2:	4b04      	ldr	r3, [pc, #16]	; (8002404 <SysTick_Config+0x40>)
 80023f4:	2207      	movs	r2, #7
 80023f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023f8:	2300      	movs	r3, #0
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	e000e010 	.word	0xe000e010

08002408 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f7ff ff47 	bl	80022a4 <__NVIC_SetPriorityGrouping>
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b086      	sub	sp, #24
 8002422:	af00      	add	r7, sp, #0
 8002424:	4603      	mov	r3, r0
 8002426:	60b9      	str	r1, [r7, #8]
 8002428:	607a      	str	r2, [r7, #4]
 800242a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800242c:	2300      	movs	r3, #0
 800242e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002430:	f7ff ff5c 	bl	80022ec <__NVIC_GetPriorityGrouping>
 8002434:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	68b9      	ldr	r1, [r7, #8]
 800243a:	6978      	ldr	r0, [r7, #20]
 800243c:	f7ff ff8e 	bl	800235c <NVIC_EncodePriority>
 8002440:	4602      	mov	r2, r0
 8002442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002446:	4611      	mov	r1, r2
 8002448:	4618      	mov	r0, r3
 800244a:	f7ff ff5d 	bl	8002308 <__NVIC_SetPriority>
}
 800244e:	bf00      	nop
 8002450:	3718      	adds	r7, #24
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b082      	sub	sp, #8
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7ff ffb0 	bl	80023c4 <SysTick_Config>
 8002464:	4603      	mov	r3, r0
}
 8002466:	4618      	mov	r0, r3
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
	...

08002470 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002470:	b480      	push	{r7}
 8002472:	b087      	sub	sp, #28
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
 8002478:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800247a:	2300      	movs	r3, #0
 800247c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800247e:	e154      	b.n	800272a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	2101      	movs	r1, #1
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	fa01 f303 	lsl.w	r3, r1, r3
 800248c:	4013      	ands	r3, r2
 800248e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2b00      	cmp	r3, #0
 8002494:	f000 8146 	beq.w	8002724 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f003 0303 	and.w	r3, r3, #3
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d005      	beq.n	80024b0 <HAL_GPIO_Init+0x40>
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f003 0303 	and.w	r3, r3, #3
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d130      	bne.n	8002512 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	2203      	movs	r2, #3
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	43db      	mvns	r3, r3
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	4013      	ands	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	68da      	ldr	r2, [r3, #12]
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024e6:	2201      	movs	r2, #1
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	fa02 f303 	lsl.w	r3, r2, r3
 80024ee:	43db      	mvns	r3, r3
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	4013      	ands	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	091b      	lsrs	r3, r3, #4
 80024fc:	f003 0201 	and.w	r2, r3, #1
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	4313      	orrs	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f003 0303 	and.w	r3, r3, #3
 800251a:	2b03      	cmp	r3, #3
 800251c:	d017      	beq.n	800254e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	2203      	movs	r2, #3
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	689a      	ldr	r2, [r3, #8]
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f003 0303 	and.w	r3, r3, #3
 8002556:	2b02      	cmp	r3, #2
 8002558:	d123      	bne.n	80025a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	08da      	lsrs	r2, r3, #3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	3208      	adds	r2, #8
 8002562:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002566:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	220f      	movs	r2, #15
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	43db      	mvns	r3, r3
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4013      	ands	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	691a      	ldr	r2, [r3, #16]
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f003 0307 	and.w	r3, r3, #7
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	08da      	lsrs	r2, r3, #3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3208      	adds	r2, #8
 800259c:	6939      	ldr	r1, [r7, #16]
 800259e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	2203      	movs	r2, #3
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43db      	mvns	r3, r3
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4013      	ands	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 0203 	and.w	r2, r3, #3
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	f000 80a0 	beq.w	8002724 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025e4:	4b58      	ldr	r3, [pc, #352]	; (8002748 <HAL_GPIO_Init+0x2d8>)
 80025e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025e8:	4a57      	ldr	r2, [pc, #348]	; (8002748 <HAL_GPIO_Init+0x2d8>)
 80025ea:	f043 0301 	orr.w	r3, r3, #1
 80025ee:	6613      	str	r3, [r2, #96]	; 0x60
 80025f0:	4b55      	ldr	r3, [pc, #340]	; (8002748 <HAL_GPIO_Init+0x2d8>)
 80025f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	60bb      	str	r3, [r7, #8]
 80025fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80025fc:	4a53      	ldr	r2, [pc, #332]	; (800274c <HAL_GPIO_Init+0x2dc>)
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	089b      	lsrs	r3, r3, #2
 8002602:	3302      	adds	r3, #2
 8002604:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002608:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f003 0303 	and.w	r3, r3, #3
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	220f      	movs	r2, #15
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	43db      	mvns	r3, r3
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4013      	ands	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002626:	d019      	beq.n	800265c <HAL_GPIO_Init+0x1ec>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a49      	ldr	r2, [pc, #292]	; (8002750 <HAL_GPIO_Init+0x2e0>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d013      	beq.n	8002658 <HAL_GPIO_Init+0x1e8>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a48      	ldr	r2, [pc, #288]	; (8002754 <HAL_GPIO_Init+0x2e4>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d00d      	beq.n	8002654 <HAL_GPIO_Init+0x1e4>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a47      	ldr	r2, [pc, #284]	; (8002758 <HAL_GPIO_Init+0x2e8>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d007      	beq.n	8002650 <HAL_GPIO_Init+0x1e0>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a46      	ldr	r2, [pc, #280]	; (800275c <HAL_GPIO_Init+0x2ec>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d101      	bne.n	800264c <HAL_GPIO_Init+0x1dc>
 8002648:	2304      	movs	r3, #4
 800264a:	e008      	b.n	800265e <HAL_GPIO_Init+0x1ee>
 800264c:	2307      	movs	r3, #7
 800264e:	e006      	b.n	800265e <HAL_GPIO_Init+0x1ee>
 8002650:	2303      	movs	r3, #3
 8002652:	e004      	b.n	800265e <HAL_GPIO_Init+0x1ee>
 8002654:	2302      	movs	r3, #2
 8002656:	e002      	b.n	800265e <HAL_GPIO_Init+0x1ee>
 8002658:	2301      	movs	r3, #1
 800265a:	e000      	b.n	800265e <HAL_GPIO_Init+0x1ee>
 800265c:	2300      	movs	r3, #0
 800265e:	697a      	ldr	r2, [r7, #20]
 8002660:	f002 0203 	and.w	r2, r2, #3
 8002664:	0092      	lsls	r2, r2, #2
 8002666:	4093      	lsls	r3, r2
 8002668:	693a      	ldr	r2, [r7, #16]
 800266a:	4313      	orrs	r3, r2
 800266c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800266e:	4937      	ldr	r1, [pc, #220]	; (800274c <HAL_GPIO_Init+0x2dc>)
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	089b      	lsrs	r3, r3, #2
 8002674:	3302      	adds	r3, #2
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800267c:	4b38      	ldr	r3, [pc, #224]	; (8002760 <HAL_GPIO_Init+0x2f0>)
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	43db      	mvns	r3, r3
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	4013      	ands	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d003      	beq.n	80026a0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	4313      	orrs	r3, r2
 800269e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026a0:	4a2f      	ldr	r2, [pc, #188]	; (8002760 <HAL_GPIO_Init+0x2f0>)
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026a6:	4b2e      	ldr	r3, [pc, #184]	; (8002760 <HAL_GPIO_Init+0x2f0>)
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	43db      	mvns	r3, r3
 80026b0:	693a      	ldr	r2, [r7, #16]
 80026b2:	4013      	ands	r3, r2
 80026b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d003      	beq.n	80026ca <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026ca:	4a25      	ldr	r2, [pc, #148]	; (8002760 <HAL_GPIO_Init+0x2f0>)
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80026d0:	4b23      	ldr	r3, [pc, #140]	; (8002760 <HAL_GPIO_Init+0x2f0>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	43db      	mvns	r3, r3
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	4013      	ands	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d003      	beq.n	80026f4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026f4:	4a1a      	ldr	r2, [pc, #104]	; (8002760 <HAL_GPIO_Init+0x2f0>)
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80026fa:	4b19      	ldr	r3, [pc, #100]	; (8002760 <HAL_GPIO_Init+0x2f0>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	43db      	mvns	r3, r3
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	4013      	ands	r3, r2
 8002708:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d003      	beq.n	800271e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	4313      	orrs	r3, r2
 800271c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800271e:	4a10      	ldr	r2, [pc, #64]	; (8002760 <HAL_GPIO_Init+0x2f0>)
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	3301      	adds	r3, #1
 8002728:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	fa22 f303 	lsr.w	r3, r2, r3
 8002734:	2b00      	cmp	r3, #0
 8002736:	f47f aea3 	bne.w	8002480 <HAL_GPIO_Init+0x10>
  }
}
 800273a:	bf00      	nop
 800273c:	bf00      	nop
 800273e:	371c      	adds	r7, #28
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr
 8002748:	40021000 	.word	0x40021000
 800274c:	40010000 	.word	0x40010000
 8002750:	48000400 	.word	0x48000400
 8002754:	48000800 	.word	0x48000800
 8002758:	48000c00 	.word	0x48000c00
 800275c:	48001000 	.word	0x48001000
 8002760:	40010400 	.word	0x40010400

08002764 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	460b      	mov	r3, r1
 800276e:	807b      	strh	r3, [r7, #2]
 8002770:	4613      	mov	r3, r2
 8002772:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002774:	787b      	ldrb	r3, [r7, #1]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800277a:	887a      	ldrh	r2, [r7, #2]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002780:	e002      	b.n	8002788 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002782:	887a      	ldrh	r2, [r7, #2]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002788:	bf00      	nop
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002798:	4b04      	ldr	r3, [pc, #16]	; (80027ac <HAL_PWREx_GetVoltageRange+0x18>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	40007000 	.word	0x40007000

080027b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b085      	sub	sp, #20
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027be:	d130      	bne.n	8002822 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80027c0:	4b23      	ldr	r3, [pc, #140]	; (8002850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80027c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027cc:	d038      	beq.n	8002840 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80027ce:	4b20      	ldr	r3, [pc, #128]	; (8002850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80027d6:	4a1e      	ldr	r2, [pc, #120]	; (8002850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80027de:	4b1d      	ldr	r3, [pc, #116]	; (8002854 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2232      	movs	r2, #50	; 0x32
 80027e4:	fb02 f303 	mul.w	r3, r2, r3
 80027e8:	4a1b      	ldr	r2, [pc, #108]	; (8002858 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80027ea:	fba2 2303 	umull	r2, r3, r2, r3
 80027ee:	0c9b      	lsrs	r3, r3, #18
 80027f0:	3301      	adds	r3, #1
 80027f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027f4:	e002      	b.n	80027fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	3b01      	subs	r3, #1
 80027fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027fc:	4b14      	ldr	r3, [pc, #80]	; (8002850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027fe:	695b      	ldr	r3, [r3, #20]
 8002800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002808:	d102      	bne.n	8002810 <HAL_PWREx_ControlVoltageScaling+0x60>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d1f2      	bne.n	80027f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002810:	4b0f      	ldr	r3, [pc, #60]	; (8002850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002812:	695b      	ldr	r3, [r3, #20]
 8002814:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002818:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800281c:	d110      	bne.n	8002840 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e00f      	b.n	8002842 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002822:	4b0b      	ldr	r3, [pc, #44]	; (8002850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800282a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800282e:	d007      	beq.n	8002840 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002830:	4b07      	ldr	r3, [pc, #28]	; (8002850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002838:	4a05      	ldr	r2, [pc, #20]	; (8002850 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800283a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800283e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002840:	2300      	movs	r3, #0
}
 8002842:	4618      	mov	r0, r3
 8002844:	3714      	adds	r7, #20
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	40007000 	.word	0x40007000
 8002854:	20000000 	.word	0x20000000
 8002858:	431bde83 	.word	0x431bde83

0800285c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b088      	sub	sp, #32
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d102      	bne.n	8002870 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	f000 bc02 	b.w	8003074 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002870:	4b96      	ldr	r3, [pc, #600]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	f003 030c 	and.w	r3, r3, #12
 8002878:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800287a:	4b94      	ldr	r3, [pc, #592]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	f003 0303 	and.w	r3, r3, #3
 8002882:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0310 	and.w	r3, r3, #16
 800288c:	2b00      	cmp	r3, #0
 800288e:	f000 80e4 	beq.w	8002a5a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002892:	69bb      	ldr	r3, [r7, #24]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d007      	beq.n	80028a8 <HAL_RCC_OscConfig+0x4c>
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	2b0c      	cmp	r3, #12
 800289c:	f040 808b 	bne.w	80029b6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	f040 8087 	bne.w	80029b6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028a8:	4b88      	ldr	r3, [pc, #544]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d005      	beq.n	80028c0 <HAL_RCC_OscConfig+0x64>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d101      	bne.n	80028c0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e3d9      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a1a      	ldr	r2, [r3, #32]
 80028c4:	4b81      	ldr	r3, [pc, #516]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0308 	and.w	r3, r3, #8
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d004      	beq.n	80028da <HAL_RCC_OscConfig+0x7e>
 80028d0:	4b7e      	ldr	r3, [pc, #504]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028d8:	e005      	b.n	80028e6 <HAL_RCC_OscConfig+0x8a>
 80028da:	4b7c      	ldr	r3, [pc, #496]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 80028dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028e0:	091b      	lsrs	r3, r3, #4
 80028e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d223      	bcs.n	8002932 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f000 fd8c 	bl	800340c <RCC_SetFlashLatencyFromMSIRange>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e3ba      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028fe:	4b73      	ldr	r3, [pc, #460]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a72      	ldr	r2, [pc, #456]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002904:	f043 0308 	orr.w	r3, r3, #8
 8002908:	6013      	str	r3, [r2, #0]
 800290a:	4b70      	ldr	r3, [pc, #448]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	496d      	ldr	r1, [pc, #436]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002918:	4313      	orrs	r3, r2
 800291a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800291c:	4b6b      	ldr	r3, [pc, #428]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	69db      	ldr	r3, [r3, #28]
 8002928:	021b      	lsls	r3, r3, #8
 800292a:	4968      	ldr	r1, [pc, #416]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 800292c:	4313      	orrs	r3, r2
 800292e:	604b      	str	r3, [r1, #4]
 8002930:	e025      	b.n	800297e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002932:	4b66      	ldr	r3, [pc, #408]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a65      	ldr	r2, [pc, #404]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002938:	f043 0308 	orr.w	r3, r3, #8
 800293c:	6013      	str	r3, [r2, #0]
 800293e:	4b63      	ldr	r3, [pc, #396]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a1b      	ldr	r3, [r3, #32]
 800294a:	4960      	ldr	r1, [pc, #384]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 800294c:	4313      	orrs	r3, r2
 800294e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002950:	4b5e      	ldr	r3, [pc, #376]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	69db      	ldr	r3, [r3, #28]
 800295c:	021b      	lsls	r3, r3, #8
 800295e:	495b      	ldr	r1, [pc, #364]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002960:	4313      	orrs	r3, r2
 8002962:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d109      	bne.n	800297e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a1b      	ldr	r3, [r3, #32]
 800296e:	4618      	mov	r0, r3
 8002970:	f000 fd4c 	bl	800340c <RCC_SetFlashLatencyFromMSIRange>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e37a      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800297e:	f000 fc81 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 8002982:	4602      	mov	r2, r0
 8002984:	4b51      	ldr	r3, [pc, #324]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	091b      	lsrs	r3, r3, #4
 800298a:	f003 030f 	and.w	r3, r3, #15
 800298e:	4950      	ldr	r1, [pc, #320]	; (8002ad0 <HAL_RCC_OscConfig+0x274>)
 8002990:	5ccb      	ldrb	r3, [r1, r3]
 8002992:	f003 031f 	and.w	r3, r3, #31
 8002996:	fa22 f303 	lsr.w	r3, r2, r3
 800299a:	4a4e      	ldr	r2, [pc, #312]	; (8002ad4 <HAL_RCC_OscConfig+0x278>)
 800299c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800299e:	4b4e      	ldr	r3, [pc, #312]	; (8002ad8 <HAL_RCC_OscConfig+0x27c>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7ff fbfe 	bl	80021a4 <HAL_InitTick>
 80029a8:	4603      	mov	r3, r0
 80029aa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80029ac:	7bfb      	ldrb	r3, [r7, #15]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d052      	beq.n	8002a58 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80029b2:	7bfb      	ldrb	r3, [r7, #15]
 80029b4:	e35e      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	699b      	ldr	r3, [r3, #24]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d032      	beq.n	8002a24 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80029be:	4b43      	ldr	r3, [pc, #268]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a42      	ldr	r2, [pc, #264]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029ca:	f7ff fc3b 	bl	8002244 <HAL_GetTick>
 80029ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029d0:	e008      	b.n	80029e4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029d2:	f7ff fc37 	bl	8002244 <HAL_GetTick>
 80029d6:	4602      	mov	r2, r0
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e347      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029e4:	4b39      	ldr	r3, [pc, #228]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0f0      	beq.n	80029d2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029f0:	4b36      	ldr	r3, [pc, #216]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a35      	ldr	r2, [pc, #212]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 80029f6:	f043 0308 	orr.w	r3, r3, #8
 80029fa:	6013      	str	r3, [r2, #0]
 80029fc:	4b33      	ldr	r3, [pc, #204]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a1b      	ldr	r3, [r3, #32]
 8002a08:	4930      	ldr	r1, [pc, #192]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a0e:	4b2f      	ldr	r3, [pc, #188]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	021b      	lsls	r3, r3, #8
 8002a1c:	492b      	ldr	r1, [pc, #172]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	604b      	str	r3, [r1, #4]
 8002a22:	e01a      	b.n	8002a5a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a24:	4b29      	ldr	r3, [pc, #164]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a28      	ldr	r2, [pc, #160]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002a2a:	f023 0301 	bic.w	r3, r3, #1
 8002a2e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a30:	f7ff fc08 	bl	8002244 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a38:	f7ff fc04 	bl	8002244 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e314      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a4a:	4b20      	ldr	r3, [pc, #128]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0x1dc>
 8002a56:	e000      	b.n	8002a5a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a58:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d073      	beq.n	8002b4e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d005      	beq.n	8002a78 <HAL_RCC_OscConfig+0x21c>
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	2b0c      	cmp	r3, #12
 8002a70:	d10e      	bne.n	8002a90 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	2b03      	cmp	r3, #3
 8002a76:	d10b      	bne.n	8002a90 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a78:	4b14      	ldr	r3, [pc, #80]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d063      	beq.n	8002b4c <HAL_RCC_OscConfig+0x2f0>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d15f      	bne.n	8002b4c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e2f1      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a98:	d106      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x24c>
 8002a9a:	4b0c      	ldr	r3, [pc, #48]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a0b      	ldr	r2, [pc, #44]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002aa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aa4:	6013      	str	r3, [r2, #0]
 8002aa6:	e025      	b.n	8002af4 <HAL_RCC_OscConfig+0x298>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ab0:	d114      	bne.n	8002adc <HAL_RCC_OscConfig+0x280>
 8002ab2:	4b06      	ldr	r3, [pc, #24]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a05      	ldr	r2, [pc, #20]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002ab8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002abc:	6013      	str	r3, [r2, #0]
 8002abe:	4b03      	ldr	r3, [pc, #12]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a02      	ldr	r2, [pc, #8]	; (8002acc <HAL_RCC_OscConfig+0x270>)
 8002ac4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ac8:	6013      	str	r3, [r2, #0]
 8002aca:	e013      	b.n	8002af4 <HAL_RCC_OscConfig+0x298>
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	08007254 	.word	0x08007254
 8002ad4:	20000000 	.word	0x20000000
 8002ad8:	20000004 	.word	0x20000004
 8002adc:	4ba0      	ldr	r3, [pc, #640]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a9f      	ldr	r2, [pc, #636]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002ae2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ae6:	6013      	str	r3, [r2, #0]
 8002ae8:	4b9d      	ldr	r3, [pc, #628]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a9c      	ldr	r2, [pc, #624]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002aee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002af2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d013      	beq.n	8002b24 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002afc:	f7ff fba2 	bl	8002244 <HAL_GetTick>
 8002b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b02:	e008      	b.n	8002b16 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b04:	f7ff fb9e 	bl	8002244 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	2b64      	cmp	r3, #100	; 0x64
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e2ae      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b16:	4b92      	ldr	r3, [pc, #584]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d0f0      	beq.n	8002b04 <HAL_RCC_OscConfig+0x2a8>
 8002b22:	e014      	b.n	8002b4e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b24:	f7ff fb8e 	bl	8002244 <HAL_GetTick>
 8002b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b2a:	e008      	b.n	8002b3e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b2c:	f7ff fb8a 	bl	8002244 <HAL_GetTick>
 8002b30:	4602      	mov	r2, r0
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	2b64      	cmp	r3, #100	; 0x64
 8002b38:	d901      	bls.n	8002b3e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e29a      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b3e:	4b88      	ldr	r3, [pc, #544]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1f0      	bne.n	8002b2c <HAL_RCC_OscConfig+0x2d0>
 8002b4a:	e000      	b.n	8002b4e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d060      	beq.n	8002c1c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	2b04      	cmp	r3, #4
 8002b5e:	d005      	beq.n	8002b6c <HAL_RCC_OscConfig+0x310>
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	2b0c      	cmp	r3, #12
 8002b64:	d119      	bne.n	8002b9a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d116      	bne.n	8002b9a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b6c:	4b7c      	ldr	r3, [pc, #496]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d005      	beq.n	8002b84 <HAL_RCC_OscConfig+0x328>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e277      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b84:	4b76      	ldr	r3, [pc, #472]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	691b      	ldr	r3, [r3, #16]
 8002b90:	061b      	lsls	r3, r3, #24
 8002b92:	4973      	ldr	r1, [pc, #460]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002b94:	4313      	orrs	r3, r2
 8002b96:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b98:	e040      	b.n	8002c1c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d023      	beq.n	8002bea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ba2:	4b6f      	ldr	r3, [pc, #444]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a6e      	ldr	r2, [pc, #440]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002ba8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bae:	f7ff fb49 	bl	8002244 <HAL_GetTick>
 8002bb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bb4:	e008      	b.n	8002bc8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bb6:	f7ff fb45 	bl	8002244 <HAL_GetTick>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d901      	bls.n	8002bc8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e255      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bc8:	4b65      	ldr	r3, [pc, #404]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d0f0      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bd4:	4b62      	ldr	r3, [pc, #392]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	691b      	ldr	r3, [r3, #16]
 8002be0:	061b      	lsls	r3, r3, #24
 8002be2:	495f      	ldr	r1, [pc, #380]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	604b      	str	r3, [r1, #4]
 8002be8:	e018      	b.n	8002c1c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bea:	4b5d      	ldr	r3, [pc, #372]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a5c      	ldr	r2, [pc, #368]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002bf0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf6:	f7ff fb25 	bl	8002244 <HAL_GetTick>
 8002bfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bfc:	e008      	b.n	8002c10 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bfe:	f7ff fb21 	bl	8002244 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d901      	bls.n	8002c10 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e231      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c10:	4b53      	ldr	r3, [pc, #332]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d1f0      	bne.n	8002bfe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0308 	and.w	r3, r3, #8
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d03c      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	695b      	ldr	r3, [r3, #20]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d01c      	beq.n	8002c6a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c30:	4b4b      	ldr	r3, [pc, #300]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002c32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c36:	4a4a      	ldr	r2, [pc, #296]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002c38:	f043 0301 	orr.w	r3, r3, #1
 8002c3c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c40:	f7ff fb00 	bl	8002244 <HAL_GetTick>
 8002c44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c48:	f7ff fafc 	bl	8002244 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e20c      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c5a:	4b41      	ldr	r3, [pc, #260]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002c5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c60:	f003 0302 	and.w	r3, r3, #2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d0ef      	beq.n	8002c48 <HAL_RCC_OscConfig+0x3ec>
 8002c68:	e01b      	b.n	8002ca2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c6a:	4b3d      	ldr	r3, [pc, #244]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c70:	4a3b      	ldr	r2, [pc, #236]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002c72:	f023 0301 	bic.w	r3, r3, #1
 8002c76:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c7a:	f7ff fae3 	bl	8002244 <HAL_GetTick>
 8002c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c80:	e008      	b.n	8002c94 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c82:	f7ff fadf 	bl	8002244 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d901      	bls.n	8002c94 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e1ef      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c94:	4b32      	ldr	r3, [pc, #200]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002c96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d1ef      	bne.n	8002c82 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0304 	and.w	r3, r3, #4
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f000 80a6 	beq.w	8002dfc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002cb4:	4b2a      	ldr	r3, [pc, #168]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d10d      	bne.n	8002cdc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cc0:	4b27      	ldr	r3, [pc, #156]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002cc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc4:	4a26      	ldr	r2, [pc, #152]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002cc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cca:	6593      	str	r3, [r2, #88]	; 0x58
 8002ccc:	4b24      	ldr	r3, [pc, #144]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cd4:	60bb      	str	r3, [r7, #8]
 8002cd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cdc:	4b21      	ldr	r3, [pc, #132]	; (8002d64 <HAL_RCC_OscConfig+0x508>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d118      	bne.n	8002d1a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ce8:	4b1e      	ldr	r3, [pc, #120]	; (8002d64 <HAL_RCC_OscConfig+0x508>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a1d      	ldr	r2, [pc, #116]	; (8002d64 <HAL_RCC_OscConfig+0x508>)
 8002cee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cf2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cf4:	f7ff faa6 	bl	8002244 <HAL_GetTick>
 8002cf8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cfa:	e008      	b.n	8002d0e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cfc:	f7ff faa2 	bl	8002244 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d901      	bls.n	8002d0e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e1b2      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d0e:	4b15      	ldr	r3, [pc, #84]	; (8002d64 <HAL_RCC_OscConfig+0x508>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d0f0      	beq.n	8002cfc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d108      	bne.n	8002d34 <HAL_RCC_OscConfig+0x4d8>
 8002d22:	4b0f      	ldr	r3, [pc, #60]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d28:	4a0d      	ldr	r2, [pc, #52]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002d2a:	f043 0301 	orr.w	r3, r3, #1
 8002d2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d32:	e029      	b.n	8002d88 <HAL_RCC_OscConfig+0x52c>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	2b05      	cmp	r3, #5
 8002d3a:	d115      	bne.n	8002d68 <HAL_RCC_OscConfig+0x50c>
 8002d3c:	4b08      	ldr	r3, [pc, #32]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d42:	4a07      	ldr	r2, [pc, #28]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002d44:	f043 0304 	orr.w	r3, r3, #4
 8002d48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d4c:	4b04      	ldr	r3, [pc, #16]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d52:	4a03      	ldr	r2, [pc, #12]	; (8002d60 <HAL_RCC_OscConfig+0x504>)
 8002d54:	f043 0301 	orr.w	r3, r3, #1
 8002d58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d5c:	e014      	b.n	8002d88 <HAL_RCC_OscConfig+0x52c>
 8002d5e:	bf00      	nop
 8002d60:	40021000 	.word	0x40021000
 8002d64:	40007000 	.word	0x40007000
 8002d68:	4b9a      	ldr	r3, [pc, #616]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d6e:	4a99      	ldr	r2, [pc, #612]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002d70:	f023 0301 	bic.w	r3, r3, #1
 8002d74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d78:	4b96      	ldr	r3, [pc, #600]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d7e:	4a95      	ldr	r2, [pc, #596]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002d80:	f023 0304 	bic.w	r3, r3, #4
 8002d84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d016      	beq.n	8002dbe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d90:	f7ff fa58 	bl	8002244 <HAL_GetTick>
 8002d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d96:	e00a      	b.n	8002dae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d98:	f7ff fa54 	bl	8002244 <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e162      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dae:	4b89      	ldr	r3, [pc, #548]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d0ed      	beq.n	8002d98 <HAL_RCC_OscConfig+0x53c>
 8002dbc:	e015      	b.n	8002dea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dbe:	f7ff fa41 	bl	8002244 <HAL_GetTick>
 8002dc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002dc4:	e00a      	b.n	8002ddc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dc6:	f7ff fa3d 	bl	8002244 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e14b      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ddc:	4b7d      	ldr	r3, [pc, #500]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de2:	f003 0302 	and.w	r3, r3, #2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d1ed      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dea:	7ffb      	ldrb	r3, [r7, #31]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d105      	bne.n	8002dfc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002df0:	4b78      	ldr	r3, [pc, #480]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002df2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002df4:	4a77      	ldr	r2, [pc, #476]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002df6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dfa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0320 	and.w	r3, r3, #32
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d03c      	beq.n	8002e82 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d01c      	beq.n	8002e4a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002e10:	4b70      	ldr	r3, [pc, #448]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002e12:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e16:	4a6f      	ldr	r2, [pc, #444]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002e18:	f043 0301 	orr.w	r3, r3, #1
 8002e1c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e20:	f7ff fa10 	bl	8002244 <HAL_GetTick>
 8002e24:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e28:	f7ff fa0c 	bl	8002244 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e11c      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e3a:	4b66      	ldr	r3, [pc, #408]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002e3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d0ef      	beq.n	8002e28 <HAL_RCC_OscConfig+0x5cc>
 8002e48:	e01b      	b.n	8002e82 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002e4a:	4b62      	ldr	r3, [pc, #392]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002e4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e50:	4a60      	ldr	r2, [pc, #384]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002e52:	f023 0301 	bic.w	r3, r3, #1
 8002e56:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e5a:	f7ff f9f3 	bl	8002244 <HAL_GetTick>
 8002e5e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e60:	e008      	b.n	8002e74 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e62:	f7ff f9ef 	bl	8002244 <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d901      	bls.n	8002e74 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e0ff      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002e74:	4b57      	ldr	r3, [pc, #348]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002e76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1ef      	bne.n	8002e62 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f000 80f3 	beq.w	8003072 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e90:	2b02      	cmp	r3, #2
 8002e92:	f040 80c9 	bne.w	8003028 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002e96:	4b4f      	ldr	r3, [pc, #316]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	f003 0203 	and.w	r2, r3, #3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d12c      	bne.n	8002f04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d123      	bne.n	8002f04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ec6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d11b      	bne.n	8002f04 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d113      	bne.n	8002f04 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ee6:	085b      	lsrs	r3, r3, #1
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d109      	bne.n	8002f04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efa:	085b      	lsrs	r3, r3, #1
 8002efc:	3b01      	subs	r3, #1
 8002efe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d06b      	beq.n	8002fdc <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f04:	69bb      	ldr	r3, [r7, #24]
 8002f06:	2b0c      	cmp	r3, #12
 8002f08:	d062      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002f0a:	4b32      	ldr	r3, [pc, #200]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e0ac      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002f1a:	4b2e      	ldr	r3, [pc, #184]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a2d      	ldr	r2, [pc, #180]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002f20:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f24:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f26:	f7ff f98d 	bl	8002244 <HAL_GetTick>
 8002f2a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f2c:	e008      	b.n	8002f40 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f2e:	f7ff f989 	bl	8002244 <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e099      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f40:	4b24      	ldr	r3, [pc, #144]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d1f0      	bne.n	8002f2e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f4c:	4b21      	ldr	r3, [pc, #132]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002f4e:	68da      	ldr	r2, [r3, #12]
 8002f50:	4b21      	ldr	r3, [pc, #132]	; (8002fd8 <HAL_RCC_OscConfig+0x77c>)
 8002f52:	4013      	ands	r3, r2
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f5c:	3a01      	subs	r2, #1
 8002f5e:	0112      	lsls	r2, r2, #4
 8002f60:	4311      	orrs	r1, r2
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002f66:	0212      	lsls	r2, r2, #8
 8002f68:	4311      	orrs	r1, r2
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002f6e:	0852      	lsrs	r2, r2, #1
 8002f70:	3a01      	subs	r2, #1
 8002f72:	0552      	lsls	r2, r2, #21
 8002f74:	4311      	orrs	r1, r2
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002f7a:	0852      	lsrs	r2, r2, #1
 8002f7c:	3a01      	subs	r2, #1
 8002f7e:	0652      	lsls	r2, r2, #25
 8002f80:	4311      	orrs	r1, r2
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002f86:	06d2      	lsls	r2, r2, #27
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	4912      	ldr	r1, [pc, #72]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002f90:	4b10      	ldr	r3, [pc, #64]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a0f      	ldr	r2, [pc, #60]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002f96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f9a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f9c:	4b0d      	ldr	r3, [pc, #52]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	4a0c      	ldr	r2, [pc, #48]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002fa2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fa6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002fa8:	f7ff f94c 	bl	8002244 <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fae:	e008      	b.n	8002fc2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fb0:	f7ff f948 	bl	8002244 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e058      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fc2:	4b04      	ldr	r3, [pc, #16]	; (8002fd4 <HAL_RCC_OscConfig+0x778>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d0f0      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fce:	e050      	b.n	8003072 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e04f      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fdc:	4b27      	ldr	r3, [pc, #156]	; (800307c <HAL_RCC_OscConfig+0x820>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d144      	bne.n	8003072 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002fe8:	4b24      	ldr	r3, [pc, #144]	; (800307c <HAL_RCC_OscConfig+0x820>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a23      	ldr	r2, [pc, #140]	; (800307c <HAL_RCC_OscConfig+0x820>)
 8002fee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ff2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ff4:	4b21      	ldr	r3, [pc, #132]	; (800307c <HAL_RCC_OscConfig+0x820>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	4a20      	ldr	r2, [pc, #128]	; (800307c <HAL_RCC_OscConfig+0x820>)
 8002ffa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ffe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003000:	f7ff f920 	bl	8002244 <HAL_GetTick>
 8003004:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003006:	e008      	b.n	800301a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003008:	f7ff f91c 	bl	8002244 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	2b02      	cmp	r3, #2
 8003014:	d901      	bls.n	800301a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e02c      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800301a:	4b18      	ldr	r3, [pc, #96]	; (800307c <HAL_RCC_OscConfig+0x820>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d0f0      	beq.n	8003008 <HAL_RCC_OscConfig+0x7ac>
 8003026:	e024      	b.n	8003072 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	2b0c      	cmp	r3, #12
 800302c:	d01f      	beq.n	800306e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800302e:	4b13      	ldr	r3, [pc, #76]	; (800307c <HAL_RCC_OscConfig+0x820>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a12      	ldr	r2, [pc, #72]	; (800307c <HAL_RCC_OscConfig+0x820>)
 8003034:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003038:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303a:	f7ff f903 	bl	8002244 <HAL_GetTick>
 800303e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003040:	e008      	b.n	8003054 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003042:	f7ff f8ff 	bl	8002244 <HAL_GetTick>
 8003046:	4602      	mov	r2, r0
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	2b02      	cmp	r3, #2
 800304e:	d901      	bls.n	8003054 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e00f      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003054:	4b09      	ldr	r3, [pc, #36]	; (800307c <HAL_RCC_OscConfig+0x820>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d1f0      	bne.n	8003042 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003060:	4b06      	ldr	r3, [pc, #24]	; (800307c <HAL_RCC_OscConfig+0x820>)
 8003062:	68da      	ldr	r2, [r3, #12]
 8003064:	4905      	ldr	r1, [pc, #20]	; (800307c <HAL_RCC_OscConfig+0x820>)
 8003066:	4b06      	ldr	r3, [pc, #24]	; (8003080 <HAL_RCC_OscConfig+0x824>)
 8003068:	4013      	ands	r3, r2
 800306a:	60cb      	str	r3, [r1, #12]
 800306c:	e001      	b.n	8003072 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e000      	b.n	8003074 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003072:	2300      	movs	r3, #0
}
 8003074:	4618      	mov	r0, r3
 8003076:	3720      	adds	r7, #32
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	40021000 	.word	0x40021000
 8003080:	feeefffc 	.word	0xfeeefffc

08003084 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d101      	bne.n	8003098 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e0e7      	b.n	8003268 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003098:	4b75      	ldr	r3, [pc, #468]	; (8003270 <HAL_RCC_ClockConfig+0x1ec>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0307 	and.w	r3, r3, #7
 80030a0:	683a      	ldr	r2, [r7, #0]
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d910      	bls.n	80030c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030a6:	4b72      	ldr	r3, [pc, #456]	; (8003270 <HAL_RCC_ClockConfig+0x1ec>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f023 0207 	bic.w	r2, r3, #7
 80030ae:	4970      	ldr	r1, [pc, #448]	; (8003270 <HAL_RCC_ClockConfig+0x1ec>)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030b6:	4b6e      	ldr	r3, [pc, #440]	; (8003270 <HAL_RCC_ClockConfig+0x1ec>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0307 	and.w	r3, r3, #7
 80030be:	683a      	ldr	r2, [r7, #0]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d001      	beq.n	80030c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e0cf      	b.n	8003268 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d010      	beq.n	80030f6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	689a      	ldr	r2, [r3, #8]
 80030d8:	4b66      	ldr	r3, [pc, #408]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d908      	bls.n	80030f6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030e4:	4b63      	ldr	r3, [pc, #396]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	4960      	ldr	r1, [pc, #384]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d04c      	beq.n	800319c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	2b03      	cmp	r3, #3
 8003108:	d107      	bne.n	800311a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800310a:	4b5a      	ldr	r3, [pc, #360]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d121      	bne.n	800315a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e0a6      	b.n	8003268 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	2b02      	cmp	r3, #2
 8003120:	d107      	bne.n	8003132 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003122:	4b54      	ldr	r3, [pc, #336]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d115      	bne.n	800315a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e09a      	b.n	8003268 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d107      	bne.n	800314a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800313a:	4b4e      	ldr	r3, [pc, #312]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	2b00      	cmp	r3, #0
 8003144:	d109      	bne.n	800315a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e08e      	b.n	8003268 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800314a:	4b4a      	ldr	r3, [pc, #296]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003152:	2b00      	cmp	r3, #0
 8003154:	d101      	bne.n	800315a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e086      	b.n	8003268 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800315a:	4b46      	ldr	r3, [pc, #280]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	f023 0203 	bic.w	r2, r3, #3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	4943      	ldr	r1, [pc, #268]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 8003168:	4313      	orrs	r3, r2
 800316a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800316c:	f7ff f86a 	bl	8002244 <HAL_GetTick>
 8003170:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003172:	e00a      	b.n	800318a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003174:	f7ff f866 	bl	8002244 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003182:	4293      	cmp	r3, r2
 8003184:	d901      	bls.n	800318a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e06e      	b.n	8003268 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800318a:	4b3a      	ldr	r3, [pc, #232]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f003 020c 	and.w	r2, r3, #12
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	429a      	cmp	r2, r3
 800319a:	d1eb      	bne.n	8003174 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0302 	and.w	r3, r3, #2
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d010      	beq.n	80031ca <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	4b31      	ldr	r3, [pc, #196]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d208      	bcs.n	80031ca <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031b8:	4b2e      	ldr	r3, [pc, #184]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	492b      	ldr	r1, [pc, #172]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031ca:	4b29      	ldr	r3, [pc, #164]	; (8003270 <HAL_RCC_ClockConfig+0x1ec>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0307 	and.w	r3, r3, #7
 80031d2:	683a      	ldr	r2, [r7, #0]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d210      	bcs.n	80031fa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031d8:	4b25      	ldr	r3, [pc, #148]	; (8003270 <HAL_RCC_ClockConfig+0x1ec>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f023 0207 	bic.w	r2, r3, #7
 80031e0:	4923      	ldr	r1, [pc, #140]	; (8003270 <HAL_RCC_ClockConfig+0x1ec>)
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031e8:	4b21      	ldr	r3, [pc, #132]	; (8003270 <HAL_RCC_ClockConfig+0x1ec>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0307 	and.w	r3, r3, #7
 80031f0:	683a      	ldr	r2, [r7, #0]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d001      	beq.n	80031fa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e036      	b.n	8003268 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0304 	and.w	r3, r3, #4
 8003202:	2b00      	cmp	r3, #0
 8003204:	d008      	beq.n	8003218 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003206:	4b1b      	ldr	r3, [pc, #108]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	4918      	ldr	r1, [pc, #96]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 8003214:	4313      	orrs	r3, r2
 8003216:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0308 	and.w	r3, r3, #8
 8003220:	2b00      	cmp	r3, #0
 8003222:	d009      	beq.n	8003238 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003224:	4b13      	ldr	r3, [pc, #76]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	691b      	ldr	r3, [r3, #16]
 8003230:	00db      	lsls	r3, r3, #3
 8003232:	4910      	ldr	r1, [pc, #64]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 8003234:	4313      	orrs	r3, r2
 8003236:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003238:	f000 f824 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 800323c:	4602      	mov	r2, r0
 800323e:	4b0d      	ldr	r3, [pc, #52]	; (8003274 <HAL_RCC_ClockConfig+0x1f0>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	091b      	lsrs	r3, r3, #4
 8003244:	f003 030f 	and.w	r3, r3, #15
 8003248:	490b      	ldr	r1, [pc, #44]	; (8003278 <HAL_RCC_ClockConfig+0x1f4>)
 800324a:	5ccb      	ldrb	r3, [r1, r3]
 800324c:	f003 031f 	and.w	r3, r3, #31
 8003250:	fa22 f303 	lsr.w	r3, r2, r3
 8003254:	4a09      	ldr	r2, [pc, #36]	; (800327c <HAL_RCC_ClockConfig+0x1f8>)
 8003256:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003258:	4b09      	ldr	r3, [pc, #36]	; (8003280 <HAL_RCC_ClockConfig+0x1fc>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4618      	mov	r0, r3
 800325e:	f7fe ffa1 	bl	80021a4 <HAL_InitTick>
 8003262:	4603      	mov	r3, r0
 8003264:	72fb      	strb	r3, [r7, #11]

  return status;
 8003266:	7afb      	ldrb	r3, [r7, #11]
}
 8003268:	4618      	mov	r0, r3
 800326a:	3710      	adds	r7, #16
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	40022000 	.word	0x40022000
 8003274:	40021000 	.word	0x40021000
 8003278:	08007254 	.word	0x08007254
 800327c:	20000000 	.word	0x20000000
 8003280:	20000004 	.word	0x20000004

08003284 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003284:	b480      	push	{r7}
 8003286:	b089      	sub	sp, #36	; 0x24
 8003288:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800328a:	2300      	movs	r3, #0
 800328c:	61fb      	str	r3, [r7, #28]
 800328e:	2300      	movs	r3, #0
 8003290:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003292:	4b3e      	ldr	r3, [pc, #248]	; (800338c <HAL_RCC_GetSysClockFreq+0x108>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f003 030c 	and.w	r3, r3, #12
 800329a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800329c:	4b3b      	ldr	r3, [pc, #236]	; (800338c <HAL_RCC_GetSysClockFreq+0x108>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	f003 0303 	and.w	r3, r3, #3
 80032a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d005      	beq.n	80032b8 <HAL_RCC_GetSysClockFreq+0x34>
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	2b0c      	cmp	r3, #12
 80032b0:	d121      	bne.n	80032f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d11e      	bne.n	80032f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80032b8:	4b34      	ldr	r3, [pc, #208]	; (800338c <HAL_RCC_GetSysClockFreq+0x108>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 0308 	and.w	r3, r3, #8
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d107      	bne.n	80032d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80032c4:	4b31      	ldr	r3, [pc, #196]	; (800338c <HAL_RCC_GetSysClockFreq+0x108>)
 80032c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032ca:	0a1b      	lsrs	r3, r3, #8
 80032cc:	f003 030f 	and.w	r3, r3, #15
 80032d0:	61fb      	str	r3, [r7, #28]
 80032d2:	e005      	b.n	80032e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80032d4:	4b2d      	ldr	r3, [pc, #180]	; (800338c <HAL_RCC_GetSysClockFreq+0x108>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	091b      	lsrs	r3, r3, #4
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80032e0:	4a2b      	ldr	r2, [pc, #172]	; (8003390 <HAL_RCC_GetSysClockFreq+0x10c>)
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d10d      	bne.n	800330c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80032f4:	e00a      	b.n	800330c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	2b04      	cmp	r3, #4
 80032fa:	d102      	bne.n	8003302 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80032fc:	4b25      	ldr	r3, [pc, #148]	; (8003394 <HAL_RCC_GetSysClockFreq+0x110>)
 80032fe:	61bb      	str	r3, [r7, #24]
 8003300:	e004      	b.n	800330c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	2b08      	cmp	r3, #8
 8003306:	d101      	bne.n	800330c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003308:	4b23      	ldr	r3, [pc, #140]	; (8003398 <HAL_RCC_GetSysClockFreq+0x114>)
 800330a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	2b0c      	cmp	r3, #12
 8003310:	d134      	bne.n	800337c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003312:	4b1e      	ldr	r3, [pc, #120]	; (800338c <HAL_RCC_GetSysClockFreq+0x108>)
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	f003 0303 	and.w	r3, r3, #3
 800331a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	2b02      	cmp	r3, #2
 8003320:	d003      	beq.n	800332a <HAL_RCC_GetSysClockFreq+0xa6>
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	2b03      	cmp	r3, #3
 8003326:	d003      	beq.n	8003330 <HAL_RCC_GetSysClockFreq+0xac>
 8003328:	e005      	b.n	8003336 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800332a:	4b1a      	ldr	r3, [pc, #104]	; (8003394 <HAL_RCC_GetSysClockFreq+0x110>)
 800332c:	617b      	str	r3, [r7, #20]
      break;
 800332e:	e005      	b.n	800333c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003330:	4b19      	ldr	r3, [pc, #100]	; (8003398 <HAL_RCC_GetSysClockFreq+0x114>)
 8003332:	617b      	str	r3, [r7, #20]
      break;
 8003334:	e002      	b.n	800333c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	617b      	str	r3, [r7, #20]
      break;
 800333a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800333c:	4b13      	ldr	r3, [pc, #76]	; (800338c <HAL_RCC_GetSysClockFreq+0x108>)
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	091b      	lsrs	r3, r3, #4
 8003342:	f003 0307 	and.w	r3, r3, #7
 8003346:	3301      	adds	r3, #1
 8003348:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800334a:	4b10      	ldr	r3, [pc, #64]	; (800338c <HAL_RCC_GetSysClockFreq+0x108>)
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	0a1b      	lsrs	r3, r3, #8
 8003350:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003354:	697a      	ldr	r2, [r7, #20]
 8003356:	fb03 f202 	mul.w	r2, r3, r2
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003360:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003362:	4b0a      	ldr	r3, [pc, #40]	; (800338c <HAL_RCC_GetSysClockFreq+0x108>)
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	0e5b      	lsrs	r3, r3, #25
 8003368:	f003 0303 	and.w	r3, r3, #3
 800336c:	3301      	adds	r3, #1
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003372:	697a      	ldr	r2, [r7, #20]
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	fbb2 f3f3 	udiv	r3, r2, r3
 800337a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800337c:	69bb      	ldr	r3, [r7, #24]
}
 800337e:	4618      	mov	r0, r3
 8003380:	3724      	adds	r7, #36	; 0x24
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	40021000 	.word	0x40021000
 8003390:	0800726c 	.word	0x0800726c
 8003394:	00f42400 	.word	0x00f42400
 8003398:	007a1200 	.word	0x007a1200

0800339c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033a0:	4b03      	ldr	r3, [pc, #12]	; (80033b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80033a2:	681b      	ldr	r3, [r3, #0]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	20000000 	.word	0x20000000

080033b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80033b8:	f7ff fff0 	bl	800339c <HAL_RCC_GetHCLKFreq>
 80033bc:	4602      	mov	r2, r0
 80033be:	4b06      	ldr	r3, [pc, #24]	; (80033d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	0a1b      	lsrs	r3, r3, #8
 80033c4:	f003 0307 	and.w	r3, r3, #7
 80033c8:	4904      	ldr	r1, [pc, #16]	; (80033dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80033ca:	5ccb      	ldrb	r3, [r1, r3]
 80033cc:	f003 031f 	and.w	r3, r3, #31
 80033d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	40021000 	.word	0x40021000
 80033dc:	08007264 	.word	0x08007264

080033e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80033e4:	f7ff ffda 	bl	800339c <HAL_RCC_GetHCLKFreq>
 80033e8:	4602      	mov	r2, r0
 80033ea:	4b06      	ldr	r3, [pc, #24]	; (8003404 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	0adb      	lsrs	r3, r3, #11
 80033f0:	f003 0307 	and.w	r3, r3, #7
 80033f4:	4904      	ldr	r1, [pc, #16]	; (8003408 <HAL_RCC_GetPCLK2Freq+0x28>)
 80033f6:	5ccb      	ldrb	r3, [r1, r3]
 80033f8:	f003 031f 	and.w	r3, r3, #31
 80033fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003400:	4618      	mov	r0, r3
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40021000 	.word	0x40021000
 8003408:	08007264 	.word	0x08007264

0800340c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b086      	sub	sp, #24
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003414:	2300      	movs	r3, #0
 8003416:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003418:	4b2a      	ldr	r3, [pc, #168]	; (80034c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800341a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800341c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d003      	beq.n	800342c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003424:	f7ff f9b6 	bl	8002794 <HAL_PWREx_GetVoltageRange>
 8003428:	6178      	str	r0, [r7, #20]
 800342a:	e014      	b.n	8003456 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800342c:	4b25      	ldr	r3, [pc, #148]	; (80034c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800342e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003430:	4a24      	ldr	r2, [pc, #144]	; (80034c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003432:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003436:	6593      	str	r3, [r2, #88]	; 0x58
 8003438:	4b22      	ldr	r3, [pc, #136]	; (80034c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800343a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800343c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003440:	60fb      	str	r3, [r7, #12]
 8003442:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003444:	f7ff f9a6 	bl	8002794 <HAL_PWREx_GetVoltageRange>
 8003448:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800344a:	4b1e      	ldr	r3, [pc, #120]	; (80034c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800344c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800344e:	4a1d      	ldr	r2, [pc, #116]	; (80034c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003450:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003454:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800345c:	d10b      	bne.n	8003476 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2b80      	cmp	r3, #128	; 0x80
 8003462:	d919      	bls.n	8003498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2ba0      	cmp	r3, #160	; 0xa0
 8003468:	d902      	bls.n	8003470 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800346a:	2302      	movs	r3, #2
 800346c:	613b      	str	r3, [r7, #16]
 800346e:	e013      	b.n	8003498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003470:	2301      	movs	r3, #1
 8003472:	613b      	str	r3, [r7, #16]
 8003474:	e010      	b.n	8003498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2b80      	cmp	r3, #128	; 0x80
 800347a:	d902      	bls.n	8003482 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800347c:	2303      	movs	r3, #3
 800347e:	613b      	str	r3, [r7, #16]
 8003480:	e00a      	b.n	8003498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2b80      	cmp	r3, #128	; 0x80
 8003486:	d102      	bne.n	800348e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003488:	2302      	movs	r3, #2
 800348a:	613b      	str	r3, [r7, #16]
 800348c:	e004      	b.n	8003498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2b70      	cmp	r3, #112	; 0x70
 8003492:	d101      	bne.n	8003498 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003494:	2301      	movs	r3, #1
 8003496:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003498:	4b0b      	ldr	r3, [pc, #44]	; (80034c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f023 0207 	bic.w	r2, r3, #7
 80034a0:	4909      	ldr	r1, [pc, #36]	; (80034c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80034a8:	4b07      	ldr	r3, [pc, #28]	; (80034c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0307 	and.w	r3, r3, #7
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d001      	beq.n	80034ba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e000      	b.n	80034bc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3718      	adds	r7, #24
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	40021000 	.word	0x40021000
 80034c8:	40022000 	.word	0x40022000

080034cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b086      	sub	sp, #24
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034d4:	2300      	movs	r3, #0
 80034d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034d8:	2300      	movs	r3, #0
 80034da:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d031      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ec:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80034f0:	d01a      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80034f2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80034f6:	d814      	bhi.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d009      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80034fc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003500:	d10f      	bne.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003502:	4b5d      	ldr	r3, [pc, #372]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	4a5c      	ldr	r2, [pc, #368]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003508:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800350c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800350e:	e00c      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	3304      	adds	r3, #4
 8003514:	2100      	movs	r1, #0
 8003516:	4618      	mov	r0, r3
 8003518:	f000 fa22 	bl	8003960 <RCCEx_PLLSAI1_Config>
 800351c:	4603      	mov	r3, r0
 800351e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003520:	e003      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	74fb      	strb	r3, [r7, #19]
      break;
 8003526:	e000      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003528:	bf00      	nop
    }

    if(ret == HAL_OK)
 800352a:	7cfb      	ldrb	r3, [r7, #19]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d10b      	bne.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003530:	4b51      	ldr	r3, [pc, #324]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003536:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800353e:	494e      	ldr	r1, [pc, #312]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003540:	4313      	orrs	r3, r2
 8003542:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003546:	e001      	b.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003548:	7cfb      	ldrb	r3, [r7, #19]
 800354a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003554:	2b00      	cmp	r3, #0
 8003556:	f000 809e 	beq.w	8003696 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800355a:	2300      	movs	r3, #0
 800355c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800355e:	4b46      	ldr	r3, [pc, #280]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d101      	bne.n	800356e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800356a:	2301      	movs	r3, #1
 800356c:	e000      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800356e:	2300      	movs	r3, #0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00d      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003574:	4b40      	ldr	r3, [pc, #256]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003578:	4a3f      	ldr	r2, [pc, #252]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800357a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800357e:	6593      	str	r3, [r2, #88]	; 0x58
 8003580:	4b3d      	ldr	r3, [pc, #244]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003588:	60bb      	str	r3, [r7, #8]
 800358a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800358c:	2301      	movs	r3, #1
 800358e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003590:	4b3a      	ldr	r3, [pc, #232]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a39      	ldr	r2, [pc, #228]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003596:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800359a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800359c:	f7fe fe52 	bl	8002244 <HAL_GetTick>
 80035a0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035a2:	e009      	b.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035a4:	f7fe fe4e 	bl	8002244 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d902      	bls.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	74fb      	strb	r3, [r7, #19]
        break;
 80035b6:	e005      	b.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035b8:	4b30      	ldr	r3, [pc, #192]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0ef      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80035c4:	7cfb      	ldrb	r3, [r7, #19]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d15a      	bne.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80035ca:	4b2b      	ldr	r3, [pc, #172]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035d4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d01e      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e0:	697a      	ldr	r2, [r7, #20]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d019      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035e6:	4b24      	ldr	r3, [pc, #144]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035f0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035f2:	4b21      	ldr	r3, [pc, #132]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035f8:	4a1f      	ldr	r2, [pc, #124]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003602:	4b1d      	ldr	r3, [pc, #116]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003604:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003608:	4a1b      	ldr	r2, [pc, #108]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800360a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800360e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003612:	4a19      	ldr	r2, [pc, #100]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	f003 0301 	and.w	r3, r3, #1
 8003620:	2b00      	cmp	r3, #0
 8003622:	d016      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003624:	f7fe fe0e 	bl	8002244 <HAL_GetTick>
 8003628:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800362a:	e00b      	b.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800362c:	f7fe fe0a 	bl	8002244 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	f241 3288 	movw	r2, #5000	; 0x1388
 800363a:	4293      	cmp	r3, r2
 800363c:	d902      	bls.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	74fb      	strb	r3, [r7, #19]
            break;
 8003642:	e006      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003644:	4b0c      	ldr	r3, [pc, #48]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800364a:	f003 0302 	and.w	r3, r3, #2
 800364e:	2b00      	cmp	r3, #0
 8003650:	d0ec      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003652:	7cfb      	ldrb	r3, [r7, #19]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d10b      	bne.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003658:	4b07      	ldr	r3, [pc, #28]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800365a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800365e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003666:	4904      	ldr	r1, [pc, #16]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003668:	4313      	orrs	r3, r2
 800366a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800366e:	e009      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003670:	7cfb      	ldrb	r3, [r7, #19]
 8003672:	74bb      	strb	r3, [r7, #18]
 8003674:	e006      	b.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003676:	bf00      	nop
 8003678:	40021000 	.word	0x40021000
 800367c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003680:	7cfb      	ldrb	r3, [r7, #19]
 8003682:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003684:	7c7b      	ldrb	r3, [r7, #17]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d105      	bne.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800368a:	4b8d      	ldr	r3, [pc, #564]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800368c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800368e:	4a8c      	ldr	r2, [pc, #560]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003690:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003694:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0301 	and.w	r3, r3, #1
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00a      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036a2:	4b87      	ldr	r3, [pc, #540]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80036a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a8:	f023 0203 	bic.w	r2, r3, #3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a1b      	ldr	r3, [r3, #32]
 80036b0:	4983      	ldr	r1, [pc, #524]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0302 	and.w	r3, r3, #2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00a      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036c4:	4b7e      	ldr	r3, [pc, #504]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80036c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ca:	f023 020c 	bic.w	r2, r3, #12
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d2:	497b      	ldr	r1, [pc, #492]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0304 	and.w	r3, r3, #4
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00a      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036e6:	4b76      	ldr	r3, [pc, #472]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80036e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f4:	4972      	ldr	r1, [pc, #456]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0320 	and.w	r3, r3, #32
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00a      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003708:	4b6d      	ldr	r3, [pc, #436]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800370a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800370e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003716:	496a      	ldr	r1, [pc, #424]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003718:	4313      	orrs	r3, r2
 800371a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00a      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800372a:	4b65      	ldr	r3, [pc, #404]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800372c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003730:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003738:	4961      	ldr	r1, [pc, #388]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800373a:	4313      	orrs	r3, r2
 800373c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003748:	2b00      	cmp	r3, #0
 800374a:	d00a      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800374c:	4b5c      	ldr	r3, [pc, #368]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800374e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003752:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375a:	4959      	ldr	r1, [pc, #356]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800375c:	4313      	orrs	r3, r2
 800375e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00a      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800376e:	4b54      	ldr	r3, [pc, #336]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003774:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377c:	4950      	ldr	r1, [pc, #320]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800377e:	4313      	orrs	r3, r2
 8003780:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00a      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003790:	4b4b      	ldr	r3, [pc, #300]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003796:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800379e:	4948      	ldr	r1, [pc, #288]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00a      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037b2:	4b43      	ldr	r3, [pc, #268]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80037b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c0:	493f      	ldr	r1, [pc, #252]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d028      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037d4:	4b3a      	ldr	r3, [pc, #232]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80037d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037e2:	4937      	ldr	r1, [pc, #220]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037f2:	d106      	bne.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037f4:	4b32      	ldr	r3, [pc, #200]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	4a31      	ldr	r2, [pc, #196]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80037fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80037fe:	60d3      	str	r3, [r2, #12]
 8003800:	e011      	b.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003806:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800380a:	d10c      	bne.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	3304      	adds	r3, #4
 8003810:	2101      	movs	r1, #1
 8003812:	4618      	mov	r0, r3
 8003814:	f000 f8a4 	bl	8003960 <RCCEx_PLLSAI1_Config>
 8003818:	4603      	mov	r3, r0
 800381a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800381c:	7cfb      	ldrb	r3, [r7, #19]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8003822:	7cfb      	ldrb	r3, [r7, #19]
 8003824:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d028      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003832:	4b23      	ldr	r3, [pc, #140]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003838:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003840:	491f      	ldr	r1, [pc, #124]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003842:	4313      	orrs	r3, r2
 8003844:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800384c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003850:	d106      	bne.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003852:	4b1b      	ldr	r3, [pc, #108]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	4a1a      	ldr	r2, [pc, #104]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003858:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800385c:	60d3      	str	r3, [r2, #12]
 800385e:	e011      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003864:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003868:	d10c      	bne.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	3304      	adds	r3, #4
 800386e:	2101      	movs	r1, #1
 8003870:	4618      	mov	r0, r3
 8003872:	f000 f875 	bl	8003960 <RCCEx_PLLSAI1_Config>
 8003876:	4603      	mov	r3, r0
 8003878:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800387a:	7cfb      	ldrb	r3, [r7, #19]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8003880:	7cfb      	ldrb	r3, [r7, #19]
 8003882:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d02b      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003890:	4b0b      	ldr	r3, [pc, #44]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003896:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800389e:	4908      	ldr	r1, [pc, #32]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038ae:	d109      	bne.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038b0:	4b03      	ldr	r3, [pc, #12]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	4a02      	ldr	r2, [pc, #8]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80038b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038ba:	60d3      	str	r3, [r2, #12]
 80038bc:	e014      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80038be:	bf00      	nop
 80038c0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038c8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80038cc:	d10c      	bne.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	3304      	adds	r3, #4
 80038d2:	2101      	movs	r1, #1
 80038d4:	4618      	mov	r0, r3
 80038d6:	f000 f843 	bl	8003960 <RCCEx_PLLSAI1_Config>
 80038da:	4603      	mov	r3, r0
 80038dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038de:	7cfb      	ldrb	r3, [r7, #19]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d001      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 80038e4:	7cfb      	ldrb	r3, [r7, #19]
 80038e6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d01c      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038f4:	4b19      	ldr	r3, [pc, #100]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038fa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003902:	4916      	ldr	r1, [pc, #88]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003904:	4313      	orrs	r3, r2
 8003906:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800390e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003912:	d10c      	bne.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	3304      	adds	r3, #4
 8003918:	2102      	movs	r1, #2
 800391a:	4618      	mov	r0, r3
 800391c:	f000 f820 	bl	8003960 <RCCEx_PLLSAI1_Config>
 8003920:	4603      	mov	r3, r0
 8003922:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003924:	7cfb      	ldrb	r3, [r7, #19]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800392a:	7cfb      	ldrb	r3, [r7, #19]
 800392c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00a      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800393a:	4b08      	ldr	r3, [pc, #32]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800393c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003940:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003948:	4904      	ldr	r1, [pc, #16]	; (800395c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800394a:	4313      	orrs	r3, r2
 800394c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003950:	7cbb      	ldrb	r3, [r7, #18]
}
 8003952:	4618      	mov	r0, r3
 8003954:	3718      	adds	r7, #24
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	40021000 	.word	0x40021000

08003960 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800396a:	2300      	movs	r3, #0
 800396c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800396e:	4b74      	ldr	r3, [pc, #464]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	f003 0303 	and.w	r3, r3, #3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d018      	beq.n	80039ac <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800397a:	4b71      	ldr	r3, [pc, #452]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	f003 0203 	and.w	r2, r3, #3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	429a      	cmp	r2, r3
 8003988:	d10d      	bne.n	80039a6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
       ||
 800398e:	2b00      	cmp	r3, #0
 8003990:	d009      	beq.n	80039a6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003992:	4b6b      	ldr	r3, [pc, #428]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	091b      	lsrs	r3, r3, #4
 8003998:	f003 0307 	and.w	r3, r3, #7
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
       ||
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d047      	beq.n	8003a36 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	73fb      	strb	r3, [r7, #15]
 80039aa:	e044      	b.n	8003a36 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2b03      	cmp	r3, #3
 80039b2:	d018      	beq.n	80039e6 <RCCEx_PLLSAI1_Config+0x86>
 80039b4:	2b03      	cmp	r3, #3
 80039b6:	d825      	bhi.n	8003a04 <RCCEx_PLLSAI1_Config+0xa4>
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d002      	beq.n	80039c2 <RCCEx_PLLSAI1_Config+0x62>
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d009      	beq.n	80039d4 <RCCEx_PLLSAI1_Config+0x74>
 80039c0:	e020      	b.n	8003a04 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039c2:	4b5f      	ldr	r3, [pc, #380]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0302 	and.w	r3, r3, #2
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d11d      	bne.n	8003a0a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039d2:	e01a      	b.n	8003a0a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039d4:	4b5a      	ldr	r3, [pc, #360]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d116      	bne.n	8003a0e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039e4:	e013      	b.n	8003a0e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039e6:	4b56      	ldr	r3, [pc, #344]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10f      	bne.n	8003a12 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039f2:	4b53      	ldr	r3, [pc, #332]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d109      	bne.n	8003a12 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a02:	e006      	b.n	8003a12 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	73fb      	strb	r3, [r7, #15]
      break;
 8003a08:	e004      	b.n	8003a14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a0a:	bf00      	nop
 8003a0c:	e002      	b.n	8003a14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a0e:	bf00      	nop
 8003a10:	e000      	b.n	8003a14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a12:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a14:	7bfb      	ldrb	r3, [r7, #15]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10d      	bne.n	8003a36 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a1a:	4b49      	ldr	r3, [pc, #292]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6819      	ldr	r1, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	011b      	lsls	r3, r3, #4
 8003a2e:	430b      	orrs	r3, r1
 8003a30:	4943      	ldr	r1, [pc, #268]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a36:	7bfb      	ldrb	r3, [r7, #15]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d17c      	bne.n	8003b36 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003a3c:	4b40      	ldr	r3, [pc, #256]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a3f      	ldr	r2, [pc, #252]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a42:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003a46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a48:	f7fe fbfc 	bl	8002244 <HAL_GetTick>
 8003a4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a4e:	e009      	b.n	8003a64 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a50:	f7fe fbf8 	bl	8002244 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d902      	bls.n	8003a64 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	73fb      	strb	r3, [r7, #15]
        break;
 8003a62:	e005      	b.n	8003a70 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a64:	4b36      	ldr	r3, [pc, #216]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1ef      	bne.n	8003a50 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a70:	7bfb      	ldrb	r3, [r7, #15]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d15f      	bne.n	8003b36 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d110      	bne.n	8003a9e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a7c:	4b30      	ldr	r3, [pc, #192]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a7e:	691b      	ldr	r3, [r3, #16]
 8003a80:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003a84:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	6892      	ldr	r2, [r2, #8]
 8003a8c:	0211      	lsls	r1, r2, #8
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	68d2      	ldr	r2, [r2, #12]
 8003a92:	06d2      	lsls	r2, r2, #27
 8003a94:	430a      	orrs	r2, r1
 8003a96:	492a      	ldr	r1, [pc, #168]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	610b      	str	r3, [r1, #16]
 8003a9c:	e027      	b.n	8003aee <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d112      	bne.n	8003aca <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003aa4:	4b26      	ldr	r3, [pc, #152]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003aac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	6892      	ldr	r2, [r2, #8]
 8003ab4:	0211      	lsls	r1, r2, #8
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	6912      	ldr	r2, [r2, #16]
 8003aba:	0852      	lsrs	r2, r2, #1
 8003abc:	3a01      	subs	r2, #1
 8003abe:	0552      	lsls	r2, r2, #21
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	491f      	ldr	r1, [pc, #124]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	610b      	str	r3, [r1, #16]
 8003ac8:	e011      	b.n	8003aee <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003aca:	4b1d      	ldr	r3, [pc, #116]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003ad2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	6892      	ldr	r2, [r2, #8]
 8003ada:	0211      	lsls	r1, r2, #8
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6952      	ldr	r2, [r2, #20]
 8003ae0:	0852      	lsrs	r2, r2, #1
 8003ae2:	3a01      	subs	r2, #1
 8003ae4:	0652      	lsls	r2, r2, #25
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	4915      	ldr	r1, [pc, #84]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003aee:	4b14      	ldr	r3, [pc, #80]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a13      	ldr	r2, [pc, #76]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003af4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003af8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003afa:	f7fe fba3 	bl	8002244 <HAL_GetTick>
 8003afe:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b00:	e009      	b.n	8003b16 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b02:	f7fe fb9f 	bl	8002244 <HAL_GetTick>
 8003b06:	4602      	mov	r2, r0
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	d902      	bls.n	8003b16 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003b10:	2303      	movs	r3, #3
 8003b12:	73fb      	strb	r3, [r7, #15]
          break;
 8003b14:	e005      	b.n	8003b22 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b16:	4b0a      	ldr	r3, [pc, #40]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d0ef      	beq.n	8003b02 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003b22:	7bfb      	ldrb	r3, [r7, #15]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d106      	bne.n	8003b36 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b28:	4b05      	ldr	r3, [pc, #20]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b2a:	691a      	ldr	r2, [r3, #16]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	4903      	ldr	r1, [pc, #12]	; (8003b40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3710      	adds	r7, #16
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	40021000 	.word	0x40021000

08003b44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e095      	b.n	8003c82 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d108      	bne.n	8003b70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b66:	d009      	beq.n	8003b7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	61da      	str	r2, [r3, #28]
 8003b6e:	e005      	b.n	8003b7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d106      	bne.n	8003b9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f7fd fc62 	bl	8001460 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bb2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003bbc:	d902      	bls.n	8003bc4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60fb      	str	r3, [r7, #12]
 8003bc2:	e002      	b.n	8003bca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003bc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bc8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003bd2:	d007      	beq.n	8003be4 <HAL_SPI_Init+0xa0>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003bdc:	d002      	beq.n	8003be4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003bf4:	431a      	orrs	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	691b      	ldr	r3, [r3, #16]
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	431a      	orrs	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	695b      	ldr	r3, [r3, #20]
 8003c04:	f003 0301 	and.w	r3, r3, #1
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	699b      	ldr	r3, [r3, #24]
 8003c0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c12:	431a      	orrs	r2, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	69db      	ldr	r3, [r3, #28]
 8003c18:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c26:	ea42 0103 	orr.w	r1, r2, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	430a      	orrs	r2, r1
 8003c38:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	0c1b      	lsrs	r3, r3, #16
 8003c40:	f003 0204 	and.w	r2, r3, #4
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c48:	f003 0310 	and.w	r3, r3, #16
 8003c4c:	431a      	orrs	r2, r3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c52:	f003 0308 	and.w	r3, r3, #8
 8003c56:	431a      	orrs	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003c60:	ea42 0103 	orr.w	r1, r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	430a      	orrs	r2, r1
 8003c70:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}

08003c8a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b08a      	sub	sp, #40	; 0x28
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	60f8      	str	r0, [r7, #12]
 8003c92:	60b9      	str	r1, [r7, #8]
 8003c94:	607a      	str	r2, [r7, #4]
 8003c96:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d101      	bne.n	8003cb0 <HAL_SPI_TransmitReceive+0x26>
 8003cac:	2302      	movs	r3, #2
 8003cae:	e1fb      	b.n	80040a8 <HAL_SPI_TransmitReceive+0x41e>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003cb8:	f7fe fac4 	bl	8002244 <HAL_GetTick>
 8003cbc:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003cc4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003ccc:	887b      	ldrh	r3, [r7, #2]
 8003cce:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003cd0:	887b      	ldrh	r3, [r7, #2]
 8003cd2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003cd4:	7efb      	ldrb	r3, [r7, #27]
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d00e      	beq.n	8003cf8 <HAL_SPI_TransmitReceive+0x6e>
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ce0:	d106      	bne.n	8003cf0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d102      	bne.n	8003cf0 <HAL_SPI_TransmitReceive+0x66>
 8003cea:	7efb      	ldrb	r3, [r7, #27]
 8003cec:	2b04      	cmp	r3, #4
 8003cee:	d003      	beq.n	8003cf8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003cf6:	e1cd      	b.n	8004094 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d005      	beq.n	8003d0a <HAL_SPI_TransmitReceive+0x80>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d002      	beq.n	8003d0a <HAL_SPI_TransmitReceive+0x80>
 8003d04:	887b      	ldrh	r3, [r7, #2]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d103      	bne.n	8003d12 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003d10:	e1c0      	b.n	8004094 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b04      	cmp	r3, #4
 8003d1c:	d003      	beq.n	8003d26 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2205      	movs	r2, #5
 8003d22:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	887a      	ldrh	r2, [r7, #2]
 8003d36:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	887a      	ldrh	r2, [r7, #2]
 8003d3e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	887a      	ldrh	r2, [r7, #2]
 8003d4c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	887a      	ldrh	r2, [r7, #2]
 8003d52:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d68:	d802      	bhi.n	8003d70 <HAL_SPI_TransmitReceive+0xe6>
 8003d6a:	8a3b      	ldrh	r3, [r7, #16]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d908      	bls.n	8003d82 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	685a      	ldr	r2, [r3, #4]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d7e:	605a      	str	r2, [r3, #4]
 8003d80:	e007      	b.n	8003d92 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	685a      	ldr	r2, [r3, #4]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003d90:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d9c:	2b40      	cmp	r3, #64	; 0x40
 8003d9e:	d007      	beq.n	8003db0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003dae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003db8:	d97c      	bls.n	8003eb4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d002      	beq.n	8003dc8 <HAL_SPI_TransmitReceive+0x13e>
 8003dc2:	8a7b      	ldrh	r3, [r7, #18]
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d169      	bne.n	8003e9c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dcc:	881a      	ldrh	r2, [r3, #0]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd8:	1c9a      	adds	r2, r3, #2
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	3b01      	subs	r3, #1
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003dec:	e056      	b.n	8003e9c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	f003 0302 	and.w	r3, r3, #2
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d11b      	bne.n	8003e34 <HAL_SPI_TransmitReceive+0x1aa>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d016      	beq.n	8003e34 <HAL_SPI_TransmitReceive+0x1aa>
 8003e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d113      	bne.n	8003e34 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e10:	881a      	ldrh	r2, [r3, #0]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e1c:	1c9a      	adds	r2, r3, #2
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	b29a      	uxth	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e30:	2300      	movs	r3, #0
 8003e32:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d11c      	bne.n	8003e7c <HAL_SPI_TransmitReceive+0x1f2>
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d016      	beq.n	8003e7c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	68da      	ldr	r2, [r3, #12]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e58:	b292      	uxth	r2, r2
 8003e5a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e60:	1c9a      	adds	r2, r3, #2
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003e7c:	f7fe f9e2 	bl	8002244 <HAL_GetTick>
 8003e80:	4602      	mov	r2, r0
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d807      	bhi.n	8003e9c <HAL_SPI_TransmitReceive+0x212>
 8003e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e92:	d003      	beq.n	8003e9c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003e9a:	e0fb      	b.n	8004094 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1a3      	bne.n	8003dee <HAL_SPI_TransmitReceive+0x164>
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d19d      	bne.n	8003dee <HAL_SPI_TransmitReceive+0x164>
 8003eb2:	e0df      	b.n	8004074 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d003      	beq.n	8003ec4 <HAL_SPI_TransmitReceive+0x23a>
 8003ebc:	8a7b      	ldrh	r3, [r7, #18]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	f040 80cb 	bne.w	800405a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d912      	bls.n	8003ef4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed2:	881a      	ldrh	r2, [r3, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ede:	1c9a      	adds	r2, r3, #2
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	3b02      	subs	r3, #2
 8003eec:	b29a      	uxth	r2, r3
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ef2:	e0b2      	b.n	800405a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	330c      	adds	r3, #12
 8003efe:	7812      	ldrb	r2, [r2, #0]
 8003f00:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f06:	1c5a      	adds	r2, r3, #1
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	3b01      	subs	r3, #1
 8003f14:	b29a      	uxth	r2, r3
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f1a:	e09e      	b.n	800405a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d134      	bne.n	8003f94 <HAL_SPI_TransmitReceive+0x30a>
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d02f      	beq.n	8003f94 <HAL_SPI_TransmitReceive+0x30a>
 8003f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d12c      	bne.n	8003f94 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d912      	bls.n	8003f6a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f48:	881a      	ldrh	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f54:	1c9a      	adds	r2, r3, #2
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	3b02      	subs	r3, #2
 8003f62:	b29a      	uxth	r2, r3
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003f68:	e012      	b.n	8003f90 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	330c      	adds	r3, #12
 8003f74:	7812      	ldrb	r2, [r2, #0]
 8003f76:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	b29a      	uxth	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003f90:	2300      	movs	r3, #0
 8003f92:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d148      	bne.n	8004034 <HAL_SPI_TransmitReceive+0x3aa>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d042      	beq.n	8004034 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d923      	bls.n	8004002 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	68da      	ldr	r2, [r3, #12]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc4:	b292      	uxth	r2, r2
 8003fc6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fcc:	1c9a      	adds	r2, r3, #2
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	3b02      	subs	r3, #2
 8003fdc:	b29a      	uxth	r2, r3
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d81f      	bhi.n	8004030 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	685a      	ldr	r2, [r3, #4]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003ffe:	605a      	str	r2, [r3, #4]
 8004000:	e016      	b.n	8004030 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f103 020c 	add.w	r2, r3, #12
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400e:	7812      	ldrb	r2, [r2, #0]
 8004010:	b2d2      	uxtb	r2, r2
 8004012:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004018:	1c5a      	adds	r2, r3, #1
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004024:	b29b      	uxth	r3, r3
 8004026:	3b01      	subs	r3, #1
 8004028:	b29a      	uxth	r2, r3
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004030:	2301      	movs	r3, #1
 8004032:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004034:	f7fe f906 	bl	8002244 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004040:	429a      	cmp	r2, r3
 8004042:	d803      	bhi.n	800404c <HAL_SPI_TransmitReceive+0x3c2>
 8004044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800404a:	d102      	bne.n	8004052 <HAL_SPI_TransmitReceive+0x3c8>
 800404c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800404e:	2b00      	cmp	r3, #0
 8004050:	d103      	bne.n	800405a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004058:	e01c      	b.n	8004094 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800405e:	b29b      	uxth	r3, r3
 8004060:	2b00      	cmp	r3, #0
 8004062:	f47f af5b 	bne.w	8003f1c <HAL_SPI_TransmitReceive+0x292>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800406c:	b29b      	uxth	r3, r3
 800406e:	2b00      	cmp	r3, #0
 8004070:	f47f af54 	bne.w	8003f1c <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004074:	69fa      	ldr	r2, [r7, #28]
 8004076:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004078:	68f8      	ldr	r0, [r7, #12]
 800407a:	f000 f937 	bl	80042ec <SPI_EndRxTxTransaction>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d006      	beq.n	8004092 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2220      	movs	r2, #32
 800408e:	661a      	str	r2, [r3, #96]	; 0x60
 8004090:	e000      	b.n	8004094 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004092:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80040a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3728      	adds	r7, #40	; 0x28
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b088      	sub	sp, #32
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	603b      	str	r3, [r7, #0]
 80040bc:	4613      	mov	r3, r2
 80040be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80040c0:	f7fe f8c0 	bl	8002244 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040c8:	1a9b      	subs	r3, r3, r2
 80040ca:	683a      	ldr	r2, [r7, #0]
 80040cc:	4413      	add	r3, r2
 80040ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80040d0:	f7fe f8b8 	bl	8002244 <HAL_GetTick>
 80040d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80040d6:	4b39      	ldr	r3, [pc, #228]	; (80041bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	015b      	lsls	r3, r3, #5
 80040dc:	0d1b      	lsrs	r3, r3, #20
 80040de:	69fa      	ldr	r2, [r7, #28]
 80040e0:	fb02 f303 	mul.w	r3, r2, r3
 80040e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040e6:	e054      	b.n	8004192 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ee:	d050      	beq.n	8004192 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040f0:	f7fe f8a8 	bl	8002244 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	69fa      	ldr	r2, [r7, #28]
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d902      	bls.n	8004106 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004100:	69fb      	ldr	r3, [r7, #28]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d13d      	bne.n	8004182 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	685a      	ldr	r2, [r3, #4]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004114:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800411e:	d111      	bne.n	8004144 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004128:	d004      	beq.n	8004134 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004132:	d107      	bne.n	8004144 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004142:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004148:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800414c:	d10f      	bne.n	800416e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800415c:	601a      	str	r2, [r3, #0]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800416c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2201      	movs	r2, #1
 8004172:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800417e:	2303      	movs	r3, #3
 8004180:	e017      	b.n	80041b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d101      	bne.n	800418c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004188:	2300      	movs	r3, #0
 800418a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	3b01      	subs	r3, #1
 8004190:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	689a      	ldr	r2, [r3, #8]
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	4013      	ands	r3, r2
 800419c:	68ba      	ldr	r2, [r7, #8]
 800419e:	429a      	cmp	r2, r3
 80041a0:	bf0c      	ite	eq
 80041a2:	2301      	moveq	r3, #1
 80041a4:	2300      	movne	r3, #0
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	461a      	mov	r2, r3
 80041aa:	79fb      	ldrb	r3, [r7, #7]
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d19b      	bne.n	80040e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3720      	adds	r7, #32
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	20000000 	.word	0x20000000

080041c0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b08a      	sub	sp, #40	; 0x28
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
 80041cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80041ce:	2300      	movs	r3, #0
 80041d0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80041d2:	f7fe f837 	bl	8002244 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041da:	1a9b      	subs	r3, r3, r2
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	4413      	add	r3, r2
 80041e0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80041e2:	f7fe f82f 	bl	8002244 <HAL_GetTick>
 80041e6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	330c      	adds	r3, #12
 80041ee:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80041f0:	4b3d      	ldr	r3, [pc, #244]	; (80042e8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	4613      	mov	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	4413      	add	r3, r2
 80041fa:	00da      	lsls	r2, r3, #3
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	0d1b      	lsrs	r3, r3, #20
 8004200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004202:	fb02 f303 	mul.w	r3, r2, r3
 8004206:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004208:	e060      	b.n	80042cc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004210:	d107      	bne.n	8004222 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d104      	bne.n	8004222 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	b2db      	uxtb	r3, r3
 800421e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004220:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004228:	d050      	beq.n	80042cc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800422a:	f7fe f80b 	bl	8002244 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	6a3b      	ldr	r3, [r7, #32]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004236:	429a      	cmp	r2, r3
 8004238:	d902      	bls.n	8004240 <SPI_WaitFifoStateUntilTimeout+0x80>
 800423a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423c:	2b00      	cmp	r3, #0
 800423e:	d13d      	bne.n	80042bc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	685a      	ldr	r2, [r3, #4]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800424e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004258:	d111      	bne.n	800427e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004262:	d004      	beq.n	800426e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800426c:	d107      	bne.n	800427e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800427c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004282:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004286:	d10f      	bne.n	80042a8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004296:	601a      	str	r2, [r3, #0]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80042a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e010      	b.n	80042de <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d101      	bne.n	80042c6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80042c2:	2300      	movs	r3, #0
 80042c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80042c6:	69bb      	ldr	r3, [r7, #24]
 80042c8:	3b01      	subs	r3, #1
 80042ca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	689a      	ldr	r2, [r3, #8]
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	4013      	ands	r3, r2
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d196      	bne.n	800420a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3728      	adds	r7, #40	; 0x28
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	20000000 	.word	0x20000000

080042ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b086      	sub	sp, #24
 80042f0:	af02      	add	r7, sp, #8
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	9300      	str	r3, [sp, #0]
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	2200      	movs	r2, #0
 8004300:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004304:	68f8      	ldr	r0, [r7, #12]
 8004306:	f7ff ff5b 	bl	80041c0 <SPI_WaitFifoStateUntilTimeout>
 800430a:	4603      	mov	r3, r0
 800430c:	2b00      	cmp	r3, #0
 800430e:	d007      	beq.n	8004320 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004314:	f043 0220 	orr.w	r2, r3, #32
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	e027      	b.n	8004370 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	9300      	str	r3, [sp, #0]
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	2200      	movs	r2, #0
 8004328:	2180      	movs	r1, #128	; 0x80
 800432a:	68f8      	ldr	r0, [r7, #12]
 800432c:	f7ff fec0 	bl	80040b0 <SPI_WaitFlagStateUntilTimeout>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d007      	beq.n	8004346 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800433a:	f043 0220 	orr.w	r2, r3, #32
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e014      	b.n	8004370 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	9300      	str	r3, [sp, #0]
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	2200      	movs	r2, #0
 800434e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004352:	68f8      	ldr	r0, [r7, #12]
 8004354:	f7ff ff34 	bl	80041c0 <SPI_WaitFifoStateUntilTimeout>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d007      	beq.n	800436e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004362:	f043 0220 	orr.w	r2, r3, #32
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e000      	b.n	8004370 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800436e:	2300      	movs	r3, #0
}
 8004370:	4618      	mov	r0, r3
 8004372:	3710      	adds	r7, #16
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}

08004378 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b082      	sub	sp, #8
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d101      	bne.n	800438a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e049      	b.n	800441e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d106      	bne.n	80043a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f7fd fb12 	bl	80019c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2202      	movs	r2, #2
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	3304      	adds	r3, #4
 80043b4:	4619      	mov	r1, r3
 80043b6:	4610      	mov	r0, r2
 80043b8:	f000 fba0 	bl	8004afc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
	...

08004428 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004428:	b480      	push	{r7}
 800442a:	b085      	sub	sp, #20
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b01      	cmp	r3, #1
 800443a:	d001      	beq.n	8004440 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e033      	b.n	80044a8 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2202      	movs	r2, #2
 8004444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a19      	ldr	r2, [pc, #100]	; (80044b4 <HAL_TIM_Base_Start+0x8c>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d009      	beq.n	8004466 <HAL_TIM_Base_Start+0x3e>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800445a:	d004      	beq.n	8004466 <HAL_TIM_Base_Start+0x3e>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a15      	ldr	r2, [pc, #84]	; (80044b8 <HAL_TIM_Base_Start+0x90>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d115      	bne.n	8004492 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	689a      	ldr	r2, [r3, #8]
 800446c:	4b13      	ldr	r3, [pc, #76]	; (80044bc <HAL_TIM_Base_Start+0x94>)
 800446e:	4013      	ands	r3, r2
 8004470:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2b06      	cmp	r3, #6
 8004476:	d015      	beq.n	80044a4 <HAL_TIM_Base_Start+0x7c>
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800447e:	d011      	beq.n	80044a4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f042 0201 	orr.w	r2, r2, #1
 800448e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004490:	e008      	b.n	80044a4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f042 0201 	orr.w	r2, r2, #1
 80044a0:	601a      	str	r2, [r3, #0]
 80044a2:	e000      	b.n	80044a6 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3714      	adds	r7, #20
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr
 80044b4:	40012c00 	.word	0x40012c00
 80044b8:	40014000 	.word	0x40014000
 80044bc:	00010007 	.word	0x00010007

080044c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e049      	b.n	8004566 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d106      	bne.n	80044ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f000 f841 	bl	800456e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2202      	movs	r2, #2
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	3304      	adds	r3, #4
 80044fc:	4619      	mov	r1, r3
 80044fe:	4610      	mov	r0, r2
 8004500:	f000 fafc 	bl	8004afc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3708      	adds	r7, #8
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}

0800456e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800456e:	b480      	push	{r7}
 8004570:	b083      	sub	sp, #12
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004576:	bf00      	nop
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
	...

08004584 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d109      	bne.n	80045a8 <HAL_TIM_PWM_Start+0x24>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b01      	cmp	r3, #1
 800459e:	bf14      	ite	ne
 80045a0:	2301      	movne	r3, #1
 80045a2:	2300      	moveq	r3, #0
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	e03c      	b.n	8004622 <HAL_TIM_PWM_Start+0x9e>
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	2b04      	cmp	r3, #4
 80045ac:	d109      	bne.n	80045c2 <HAL_TIM_PWM_Start+0x3e>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	bf14      	ite	ne
 80045ba:	2301      	movne	r3, #1
 80045bc:	2300      	moveq	r3, #0
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	e02f      	b.n	8004622 <HAL_TIM_PWM_Start+0x9e>
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d109      	bne.n	80045dc <HAL_TIM_PWM_Start+0x58>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	bf14      	ite	ne
 80045d4:	2301      	movne	r3, #1
 80045d6:	2300      	moveq	r3, #0
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	e022      	b.n	8004622 <HAL_TIM_PWM_Start+0x9e>
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	2b0c      	cmp	r3, #12
 80045e0:	d109      	bne.n	80045f6 <HAL_TIM_PWM_Start+0x72>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	bf14      	ite	ne
 80045ee:	2301      	movne	r3, #1
 80045f0:	2300      	moveq	r3, #0
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	e015      	b.n	8004622 <HAL_TIM_PWM_Start+0x9e>
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	2b10      	cmp	r3, #16
 80045fa:	d109      	bne.n	8004610 <HAL_TIM_PWM_Start+0x8c>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004602:	b2db      	uxtb	r3, r3
 8004604:	2b01      	cmp	r3, #1
 8004606:	bf14      	ite	ne
 8004608:	2301      	movne	r3, #1
 800460a:	2300      	moveq	r3, #0
 800460c:	b2db      	uxtb	r3, r3
 800460e:	e008      	b.n	8004622 <HAL_TIM_PWM_Start+0x9e>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004616:	b2db      	uxtb	r3, r3
 8004618:	2b01      	cmp	r3, #1
 800461a:	bf14      	ite	ne
 800461c:	2301      	movne	r3, #1
 800461e:	2300      	moveq	r3, #0
 8004620:	b2db      	uxtb	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	d001      	beq.n	800462a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e07e      	b.n	8004728 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d104      	bne.n	800463a <HAL_TIM_PWM_Start+0xb6>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2202      	movs	r2, #2
 8004634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004638:	e023      	b.n	8004682 <HAL_TIM_PWM_Start+0xfe>
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	2b04      	cmp	r3, #4
 800463e:	d104      	bne.n	800464a <HAL_TIM_PWM_Start+0xc6>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2202      	movs	r2, #2
 8004644:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004648:	e01b      	b.n	8004682 <HAL_TIM_PWM_Start+0xfe>
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2b08      	cmp	r3, #8
 800464e:	d104      	bne.n	800465a <HAL_TIM_PWM_Start+0xd6>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2202      	movs	r2, #2
 8004654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004658:	e013      	b.n	8004682 <HAL_TIM_PWM_Start+0xfe>
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	2b0c      	cmp	r3, #12
 800465e:	d104      	bne.n	800466a <HAL_TIM_PWM_Start+0xe6>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2202      	movs	r2, #2
 8004664:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004668:	e00b      	b.n	8004682 <HAL_TIM_PWM_Start+0xfe>
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	2b10      	cmp	r3, #16
 800466e:	d104      	bne.n	800467a <HAL_TIM_PWM_Start+0xf6>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2202      	movs	r2, #2
 8004674:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004678:	e003      	b.n	8004682 <HAL_TIM_PWM_Start+0xfe>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2202      	movs	r2, #2
 800467e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2201      	movs	r2, #1
 8004688:	6839      	ldr	r1, [r7, #0]
 800468a:	4618      	mov	r0, r3
 800468c:	f000 fdb2 	bl	80051f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a26      	ldr	r2, [pc, #152]	; (8004730 <HAL_TIM_PWM_Start+0x1ac>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d009      	beq.n	80046ae <HAL_TIM_PWM_Start+0x12a>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a25      	ldr	r2, [pc, #148]	; (8004734 <HAL_TIM_PWM_Start+0x1b0>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d004      	beq.n	80046ae <HAL_TIM_PWM_Start+0x12a>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a23      	ldr	r2, [pc, #140]	; (8004738 <HAL_TIM_PWM_Start+0x1b4>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d101      	bne.n	80046b2 <HAL_TIM_PWM_Start+0x12e>
 80046ae:	2301      	movs	r3, #1
 80046b0:	e000      	b.n	80046b4 <HAL_TIM_PWM_Start+0x130>
 80046b2:	2300      	movs	r3, #0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d007      	beq.n	80046c8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046c6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a18      	ldr	r2, [pc, #96]	; (8004730 <HAL_TIM_PWM_Start+0x1ac>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d009      	beq.n	80046e6 <HAL_TIM_PWM_Start+0x162>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046da:	d004      	beq.n	80046e6 <HAL_TIM_PWM_Start+0x162>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a14      	ldr	r2, [pc, #80]	; (8004734 <HAL_TIM_PWM_Start+0x1b0>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d115      	bne.n	8004712 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	4b13      	ldr	r3, [pc, #76]	; (800473c <HAL_TIM_PWM_Start+0x1b8>)
 80046ee:	4013      	ands	r3, r2
 80046f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2b06      	cmp	r3, #6
 80046f6:	d015      	beq.n	8004724 <HAL_TIM_PWM_Start+0x1a0>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046fe:	d011      	beq.n	8004724 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f042 0201 	orr.w	r2, r2, #1
 800470e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004710:	e008      	b.n	8004724 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f042 0201 	orr.w	r2, r2, #1
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	e000      	b.n	8004726 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004724:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	40012c00 	.word	0x40012c00
 8004734:	40014000 	.word	0x40014000
 8004738:	40014400 	.word	0x40014400
 800473c:	00010007 	.word	0x00010007

08004740 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b086      	sub	sp, #24
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800474c:	2300      	movs	r3, #0
 800474e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004756:	2b01      	cmp	r3, #1
 8004758:	d101      	bne.n	800475e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800475a:	2302      	movs	r3, #2
 800475c:	e0ff      	b.n	800495e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2201      	movs	r2, #1
 8004762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2b14      	cmp	r3, #20
 800476a:	f200 80f0 	bhi.w	800494e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800476e:	a201      	add	r2, pc, #4	; (adr r2, 8004774 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004774:	080047c9 	.word	0x080047c9
 8004778:	0800494f 	.word	0x0800494f
 800477c:	0800494f 	.word	0x0800494f
 8004780:	0800494f 	.word	0x0800494f
 8004784:	08004809 	.word	0x08004809
 8004788:	0800494f 	.word	0x0800494f
 800478c:	0800494f 	.word	0x0800494f
 8004790:	0800494f 	.word	0x0800494f
 8004794:	0800484b 	.word	0x0800484b
 8004798:	0800494f 	.word	0x0800494f
 800479c:	0800494f 	.word	0x0800494f
 80047a0:	0800494f 	.word	0x0800494f
 80047a4:	0800488b 	.word	0x0800488b
 80047a8:	0800494f 	.word	0x0800494f
 80047ac:	0800494f 	.word	0x0800494f
 80047b0:	0800494f 	.word	0x0800494f
 80047b4:	080048cd 	.word	0x080048cd
 80047b8:	0800494f 	.word	0x0800494f
 80047bc:	0800494f 	.word	0x0800494f
 80047c0:	0800494f 	.word	0x0800494f
 80047c4:	0800490d 	.word	0x0800490d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68b9      	ldr	r1, [r7, #8]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 f9f8 	bl	8004bc4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	699a      	ldr	r2, [r3, #24]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f042 0208 	orr.w	r2, r2, #8
 80047e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	699a      	ldr	r2, [r3, #24]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f022 0204 	bic.w	r2, r2, #4
 80047f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	6999      	ldr	r1, [r3, #24]
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	691a      	ldr	r2, [r3, #16]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	430a      	orrs	r2, r1
 8004804:	619a      	str	r2, [r3, #24]
      break;
 8004806:	e0a5      	b.n	8004954 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	68b9      	ldr	r1, [r7, #8]
 800480e:	4618      	mov	r0, r3
 8004810:	f000 fa54 	bl	8004cbc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	699a      	ldr	r2, [r3, #24]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004822:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	699a      	ldr	r2, [r3, #24]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004832:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6999      	ldr	r1, [r3, #24]
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	691b      	ldr	r3, [r3, #16]
 800483e:	021a      	lsls	r2, r3, #8
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	430a      	orrs	r2, r1
 8004846:	619a      	str	r2, [r3, #24]
      break;
 8004848:	e084      	b.n	8004954 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68b9      	ldr	r1, [r7, #8]
 8004850:	4618      	mov	r0, r3
 8004852:	f000 faad 	bl	8004db0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	69da      	ldr	r2, [r3, #28]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f042 0208 	orr.w	r2, r2, #8
 8004864:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	69da      	ldr	r2, [r3, #28]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f022 0204 	bic.w	r2, r2, #4
 8004874:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	69d9      	ldr	r1, [r3, #28]
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	691a      	ldr	r2, [r3, #16]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	430a      	orrs	r2, r1
 8004886:	61da      	str	r2, [r3, #28]
      break;
 8004888:	e064      	b.n	8004954 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68b9      	ldr	r1, [r7, #8]
 8004890:	4618      	mov	r0, r3
 8004892:	f000 fb05 	bl	8004ea0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	69da      	ldr	r2, [r3, #28]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	69da      	ldr	r2, [r3, #28]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	69d9      	ldr	r1, [r3, #28]
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	691b      	ldr	r3, [r3, #16]
 80048c0:	021a      	lsls	r2, r3, #8
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	430a      	orrs	r2, r1
 80048c8:	61da      	str	r2, [r3, #28]
      break;
 80048ca:	e043      	b.n	8004954 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68b9      	ldr	r1, [r7, #8]
 80048d2:	4618      	mov	r0, r3
 80048d4:	f000 fb42 	bl	8004f5c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f042 0208 	orr.w	r2, r2, #8
 80048e6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f022 0204 	bic.w	r2, r2, #4
 80048f6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	691a      	ldr	r2, [r3, #16]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	430a      	orrs	r2, r1
 8004908:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800490a:	e023      	b.n	8004954 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68b9      	ldr	r1, [r7, #8]
 8004912:	4618      	mov	r0, r3
 8004914:	f000 fb7a 	bl	800500c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004926:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004936:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	021a      	lsls	r2, r3, #8
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	430a      	orrs	r2, r1
 800494a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800494c:	e002      	b.n	8004954 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	75fb      	strb	r3, [r7, #23]
      break;
 8004952:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800495c:	7dfb      	ldrb	r3, [r7, #23]
}
 800495e:	4618      	mov	r0, r3
 8004960:	3718      	adds	r7, #24
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop

08004968 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b084      	sub	sp, #16
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
 8004970:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004972:	2300      	movs	r3, #0
 8004974:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800497c:	2b01      	cmp	r3, #1
 800497e:	d101      	bne.n	8004984 <HAL_TIM_ConfigClockSource+0x1c>
 8004980:	2302      	movs	r3, #2
 8004982:	e0b6      	b.n	8004af2 <HAL_TIM_ConfigClockSource+0x18a>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2202      	movs	r2, #2
 8004990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80049a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80049ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68ba      	ldr	r2, [r7, #8]
 80049b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049c0:	d03e      	beq.n	8004a40 <HAL_TIM_ConfigClockSource+0xd8>
 80049c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049c6:	f200 8087 	bhi.w	8004ad8 <HAL_TIM_ConfigClockSource+0x170>
 80049ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049ce:	f000 8086 	beq.w	8004ade <HAL_TIM_ConfigClockSource+0x176>
 80049d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049d6:	d87f      	bhi.n	8004ad8 <HAL_TIM_ConfigClockSource+0x170>
 80049d8:	2b70      	cmp	r3, #112	; 0x70
 80049da:	d01a      	beq.n	8004a12 <HAL_TIM_ConfigClockSource+0xaa>
 80049dc:	2b70      	cmp	r3, #112	; 0x70
 80049de:	d87b      	bhi.n	8004ad8 <HAL_TIM_ConfigClockSource+0x170>
 80049e0:	2b60      	cmp	r3, #96	; 0x60
 80049e2:	d050      	beq.n	8004a86 <HAL_TIM_ConfigClockSource+0x11e>
 80049e4:	2b60      	cmp	r3, #96	; 0x60
 80049e6:	d877      	bhi.n	8004ad8 <HAL_TIM_ConfigClockSource+0x170>
 80049e8:	2b50      	cmp	r3, #80	; 0x50
 80049ea:	d03c      	beq.n	8004a66 <HAL_TIM_ConfigClockSource+0xfe>
 80049ec:	2b50      	cmp	r3, #80	; 0x50
 80049ee:	d873      	bhi.n	8004ad8 <HAL_TIM_ConfigClockSource+0x170>
 80049f0:	2b40      	cmp	r3, #64	; 0x40
 80049f2:	d058      	beq.n	8004aa6 <HAL_TIM_ConfigClockSource+0x13e>
 80049f4:	2b40      	cmp	r3, #64	; 0x40
 80049f6:	d86f      	bhi.n	8004ad8 <HAL_TIM_ConfigClockSource+0x170>
 80049f8:	2b30      	cmp	r3, #48	; 0x30
 80049fa:	d064      	beq.n	8004ac6 <HAL_TIM_ConfigClockSource+0x15e>
 80049fc:	2b30      	cmp	r3, #48	; 0x30
 80049fe:	d86b      	bhi.n	8004ad8 <HAL_TIM_ConfigClockSource+0x170>
 8004a00:	2b20      	cmp	r3, #32
 8004a02:	d060      	beq.n	8004ac6 <HAL_TIM_ConfigClockSource+0x15e>
 8004a04:	2b20      	cmp	r3, #32
 8004a06:	d867      	bhi.n	8004ad8 <HAL_TIM_ConfigClockSource+0x170>
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d05c      	beq.n	8004ac6 <HAL_TIM_ConfigClockSource+0x15e>
 8004a0c:	2b10      	cmp	r3, #16
 8004a0e:	d05a      	beq.n	8004ac6 <HAL_TIM_ConfigClockSource+0x15e>
 8004a10:	e062      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6818      	ldr	r0, [r3, #0]
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	6899      	ldr	r1, [r3, #8]
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	f000 fbc7 	bl	80051b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004a34:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68ba      	ldr	r2, [r7, #8]
 8004a3c:	609a      	str	r2, [r3, #8]
      break;
 8004a3e:	e04f      	b.n	8004ae0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6818      	ldr	r0, [r3, #0]
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	6899      	ldr	r1, [r3, #8]
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	f000 fbb0 	bl	80051b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	689a      	ldr	r2, [r3, #8]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a62:	609a      	str	r2, [r3, #8]
      break;
 8004a64:	e03c      	b.n	8004ae0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6818      	ldr	r0, [r3, #0]
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	6859      	ldr	r1, [r3, #4]
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	461a      	mov	r2, r3
 8004a74:	f000 fb24 	bl	80050c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2150      	movs	r1, #80	; 0x50
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f000 fb7d 	bl	800517e <TIM_ITRx_SetConfig>
      break;
 8004a84:	e02c      	b.n	8004ae0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6818      	ldr	r0, [r3, #0]
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	6859      	ldr	r1, [r3, #4]
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	461a      	mov	r2, r3
 8004a94:	f000 fb43 	bl	800511e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2160      	movs	r1, #96	; 0x60
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f000 fb6d 	bl	800517e <TIM_ITRx_SetConfig>
      break;
 8004aa4:	e01c      	b.n	8004ae0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6818      	ldr	r0, [r3, #0]
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	6859      	ldr	r1, [r3, #4]
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	f000 fb04 	bl	80050c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2140      	movs	r1, #64	; 0x40
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f000 fb5d 	bl	800517e <TIM_ITRx_SetConfig>
      break;
 8004ac4:	e00c      	b.n	8004ae0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4619      	mov	r1, r3
 8004ad0:	4610      	mov	r0, r2
 8004ad2:	f000 fb54 	bl	800517e <TIM_ITRx_SetConfig>
      break;
 8004ad6:	e003      	b.n	8004ae0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	73fb      	strb	r3, [r7, #15]
      break;
 8004adc:	e000      	b.n	8004ae0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004ade:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3710      	adds	r7, #16
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
	...

08004afc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	4a2a      	ldr	r2, [pc, #168]	; (8004bb8 <TIM_Base_SetConfig+0xbc>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d003      	beq.n	8004b1c <TIM_Base_SetConfig+0x20>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b1a:	d108      	bne.n	8004b2e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	68fa      	ldr	r2, [r7, #12]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a21      	ldr	r2, [pc, #132]	; (8004bb8 <TIM_Base_SetConfig+0xbc>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d00b      	beq.n	8004b4e <TIM_Base_SetConfig+0x52>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b3c:	d007      	beq.n	8004b4e <TIM_Base_SetConfig+0x52>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a1e      	ldr	r2, [pc, #120]	; (8004bbc <TIM_Base_SetConfig+0xc0>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d003      	beq.n	8004b4e <TIM_Base_SetConfig+0x52>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a1d      	ldr	r2, [pc, #116]	; (8004bc0 <TIM_Base_SetConfig+0xc4>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d108      	bne.n	8004b60 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	68fa      	ldr	r2, [r7, #12]
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68fa      	ldr	r2, [r7, #12]
 8004b72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	689a      	ldr	r2, [r3, #8]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a0c      	ldr	r2, [pc, #48]	; (8004bb8 <TIM_Base_SetConfig+0xbc>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d007      	beq.n	8004b9c <TIM_Base_SetConfig+0xa0>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a0b      	ldr	r2, [pc, #44]	; (8004bbc <TIM_Base_SetConfig+0xc0>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d003      	beq.n	8004b9c <TIM_Base_SetConfig+0xa0>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a0a      	ldr	r2, [pc, #40]	; (8004bc0 <TIM_Base_SetConfig+0xc4>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d103      	bne.n	8004ba4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	691a      	ldr	r2, [r3, #16]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	615a      	str	r2, [r3, #20]
}
 8004baa:	bf00      	nop
 8004bac:	3714      	adds	r7, #20
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	40012c00 	.word	0x40012c00
 8004bbc:	40014000 	.word	0x40014000
 8004bc0:	40014400 	.word	0x40014400

08004bc4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b087      	sub	sp, #28
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	f023 0201 	bic.w	r2, r3, #1
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a1b      	ldr	r3, [r3, #32]
 8004bde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	699b      	ldr	r3, [r3, #24]
 8004bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f023 0303 	bic.w	r3, r3, #3
 8004bfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	f023 0302 	bic.w	r3, r3, #2
 8004c10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	697a      	ldr	r2, [r7, #20]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a24      	ldr	r2, [pc, #144]	; (8004cb0 <TIM_OC1_SetConfig+0xec>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d007      	beq.n	8004c34 <TIM_OC1_SetConfig+0x70>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a23      	ldr	r2, [pc, #140]	; (8004cb4 <TIM_OC1_SetConfig+0xf0>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d003      	beq.n	8004c34 <TIM_OC1_SetConfig+0x70>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a22      	ldr	r2, [pc, #136]	; (8004cb8 <TIM_OC1_SetConfig+0xf4>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d10c      	bne.n	8004c4e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	f023 0308 	bic.w	r3, r3, #8
 8004c3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	f023 0304 	bic.w	r3, r3, #4
 8004c4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a17      	ldr	r2, [pc, #92]	; (8004cb0 <TIM_OC1_SetConfig+0xec>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d007      	beq.n	8004c66 <TIM_OC1_SetConfig+0xa2>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a16      	ldr	r2, [pc, #88]	; (8004cb4 <TIM_OC1_SetConfig+0xf0>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d003      	beq.n	8004c66 <TIM_OC1_SetConfig+0xa2>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a15      	ldr	r2, [pc, #84]	; (8004cb8 <TIM_OC1_SetConfig+0xf4>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d111      	bne.n	8004c8a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	699b      	ldr	r3, [r3, #24]
 8004c84:	693a      	ldr	r2, [r7, #16]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685a      	ldr	r2, [r3, #4]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	621a      	str	r2, [r3, #32]
}
 8004ca4:	bf00      	nop
 8004ca6:	371c      	adds	r7, #28
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr
 8004cb0:	40012c00 	.word	0x40012c00
 8004cb4:	40014000 	.word	0x40014000
 8004cb8:	40014400 	.word	0x40014400

08004cbc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a1b      	ldr	r3, [r3, #32]
 8004cca:	f023 0210 	bic.w	r2, r3, #16
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6a1b      	ldr	r3, [r3, #32]
 8004cd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004cea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	021b      	lsls	r3, r3, #8
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	f023 0320 	bic.w	r3, r3, #32
 8004d0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	011b      	lsls	r3, r3, #4
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a22      	ldr	r2, [pc, #136]	; (8004da4 <TIM_OC2_SetConfig+0xe8>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d10d      	bne.n	8004d3c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	011b      	lsls	r3, r3, #4
 8004d2e:	697a      	ldr	r2, [r7, #20]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d3a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	4a19      	ldr	r2, [pc, #100]	; (8004da4 <TIM_OC2_SetConfig+0xe8>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d007      	beq.n	8004d54 <TIM_OC2_SetConfig+0x98>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	4a18      	ldr	r2, [pc, #96]	; (8004da8 <TIM_OC2_SetConfig+0xec>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d003      	beq.n	8004d54 <TIM_OC2_SetConfig+0x98>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a17      	ldr	r2, [pc, #92]	; (8004dac <TIM_OC2_SetConfig+0xf0>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d113      	bne.n	8004d7c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	695b      	ldr	r3, [r3, #20]
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	699b      	ldr	r3, [r3, #24]
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	693a      	ldr	r2, [r7, #16]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	697a      	ldr	r2, [r7, #20]
 8004d94:	621a      	str	r2, [r3, #32]
}
 8004d96:	bf00      	nop
 8004d98:	371c      	adds	r7, #28
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	40012c00 	.word	0x40012c00
 8004da8:	40014000 	.word	0x40014000
 8004dac:	40014400 	.word	0x40014400

08004db0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b087      	sub	sp, #28
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a1b      	ldr	r3, [r3, #32]
 8004dca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	69db      	ldr	r3, [r3, #28]
 8004dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004de2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f023 0303 	bic.w	r3, r3, #3
 8004dea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004dfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	021b      	lsls	r3, r3, #8
 8004e04:	697a      	ldr	r2, [r7, #20]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a21      	ldr	r2, [pc, #132]	; (8004e94 <TIM_OC3_SetConfig+0xe4>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d10d      	bne.n	8004e2e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	021b      	lsls	r3, r3, #8
 8004e20:	697a      	ldr	r2, [r7, #20]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a18      	ldr	r2, [pc, #96]	; (8004e94 <TIM_OC3_SetConfig+0xe4>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d007      	beq.n	8004e46 <TIM_OC3_SetConfig+0x96>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a17      	ldr	r2, [pc, #92]	; (8004e98 <TIM_OC3_SetConfig+0xe8>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d003      	beq.n	8004e46 <TIM_OC3_SetConfig+0x96>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a16      	ldr	r2, [pc, #88]	; (8004e9c <TIM_OC3_SetConfig+0xec>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d113      	bne.n	8004e6e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	011b      	lsls	r3, r3, #4
 8004e5c:	693a      	ldr	r2, [r7, #16]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	011b      	lsls	r3, r3, #4
 8004e68:	693a      	ldr	r2, [r7, #16]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	68fa      	ldr	r2, [r7, #12]
 8004e78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	685a      	ldr	r2, [r3, #4]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	697a      	ldr	r2, [r7, #20]
 8004e86:	621a      	str	r2, [r3, #32]
}
 8004e88:	bf00      	nop
 8004e8a:	371c      	adds	r7, #28
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr
 8004e94:	40012c00 	.word	0x40012c00
 8004e98:	40014000 	.word	0x40014000
 8004e9c:	40014400 	.word	0x40014400

08004ea0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b087      	sub	sp, #28
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a1b      	ldr	r3, [r3, #32]
 8004eba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	69db      	ldr	r3, [r3, #28]
 8004ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ece:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ed2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	021b      	lsls	r3, r3, #8
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004eee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	031b      	lsls	r3, r3, #12
 8004ef6:	693a      	ldr	r2, [r7, #16]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a14      	ldr	r2, [pc, #80]	; (8004f50 <TIM_OC4_SetConfig+0xb0>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d007      	beq.n	8004f14 <TIM_OC4_SetConfig+0x74>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a13      	ldr	r2, [pc, #76]	; (8004f54 <TIM_OC4_SetConfig+0xb4>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d003      	beq.n	8004f14 <TIM_OC4_SetConfig+0x74>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a12      	ldr	r2, [pc, #72]	; (8004f58 <TIM_OC4_SetConfig+0xb8>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d109      	bne.n	8004f28 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	695b      	ldr	r3, [r3, #20]
 8004f20:	019b      	lsls	r3, r3, #6
 8004f22:	697a      	ldr	r2, [r7, #20]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	68fa      	ldr	r2, [r7, #12]
 8004f32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	685a      	ldr	r2, [r3, #4]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	693a      	ldr	r2, [r7, #16]
 8004f40:	621a      	str	r2, [r3, #32]
}
 8004f42:	bf00      	nop
 8004f44:	371c      	adds	r7, #28
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	40012c00 	.word	0x40012c00
 8004f54:	40014000 	.word	0x40014000
 8004f58:	40014400 	.word	0x40014400

08004f5c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a1b      	ldr	r3, [r3, #32]
 8004f76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004fa0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	041b      	lsls	r3, r3, #16
 8004fa8:	693a      	ldr	r2, [r7, #16]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a13      	ldr	r2, [pc, #76]	; (8005000 <TIM_OC5_SetConfig+0xa4>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d007      	beq.n	8004fc6 <TIM_OC5_SetConfig+0x6a>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4a12      	ldr	r2, [pc, #72]	; (8005004 <TIM_OC5_SetConfig+0xa8>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d003      	beq.n	8004fc6 <TIM_OC5_SetConfig+0x6a>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4a11      	ldr	r2, [pc, #68]	; (8005008 <TIM_OC5_SetConfig+0xac>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d109      	bne.n	8004fda <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fcc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	021b      	lsls	r3, r3, #8
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	693a      	ldr	r2, [r7, #16]
 8004ff2:	621a      	str	r2, [r3, #32]
}
 8004ff4:	bf00      	nop
 8004ff6:	371c      	adds	r7, #28
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr
 8005000:	40012c00 	.word	0x40012c00
 8005004:	40014000 	.word	0x40014000
 8005008:	40014400 	.word	0x40014400

0800500c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800500c:	b480      	push	{r7}
 800500e:	b087      	sub	sp, #28
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800503a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800503e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	021b      	lsls	r3, r3, #8
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	4313      	orrs	r3, r2
 800504a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005052:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	051b      	lsls	r3, r3, #20
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	4313      	orrs	r3, r2
 800505e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4a14      	ldr	r2, [pc, #80]	; (80050b4 <TIM_OC6_SetConfig+0xa8>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d007      	beq.n	8005078 <TIM_OC6_SetConfig+0x6c>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	4a13      	ldr	r2, [pc, #76]	; (80050b8 <TIM_OC6_SetConfig+0xac>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d003      	beq.n	8005078 <TIM_OC6_SetConfig+0x6c>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4a12      	ldr	r2, [pc, #72]	; (80050bc <TIM_OC6_SetConfig+0xb0>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d109      	bne.n	800508c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800507e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	695b      	ldr	r3, [r3, #20]
 8005084:	029b      	lsls	r3, r3, #10
 8005086:	697a      	ldr	r2, [r7, #20]
 8005088:	4313      	orrs	r3, r2
 800508a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	68fa      	ldr	r2, [r7, #12]
 8005096:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	685a      	ldr	r2, [r3, #4]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	693a      	ldr	r2, [r7, #16]
 80050a4:	621a      	str	r2, [r3, #32]
}
 80050a6:	bf00      	nop
 80050a8:	371c      	adds	r7, #28
 80050aa:	46bd      	mov	sp, r7
 80050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b0:	4770      	bx	lr
 80050b2:	bf00      	nop
 80050b4:	40012c00 	.word	0x40012c00
 80050b8:	40014000 	.word	0x40014000
 80050bc:	40014400 	.word	0x40014400

080050c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b087      	sub	sp, #28
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6a1b      	ldr	r3, [r3, #32]
 80050d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	f023 0201 	bic.w	r2, r3, #1
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	011b      	lsls	r3, r3, #4
 80050f0:	693a      	ldr	r2, [r7, #16]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f023 030a 	bic.w	r3, r3, #10
 80050fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	4313      	orrs	r3, r2
 8005104:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	693a      	ldr	r2, [r7, #16]
 800510a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	621a      	str	r2, [r3, #32]
}
 8005112:	bf00      	nop
 8005114:	371c      	adds	r7, #28
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr

0800511e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800511e:	b480      	push	{r7}
 8005120:	b087      	sub	sp, #28
 8005122:	af00      	add	r7, sp, #0
 8005124:	60f8      	str	r0, [r7, #12]
 8005126:	60b9      	str	r1, [r7, #8]
 8005128:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6a1b      	ldr	r3, [r3, #32]
 800512e:	f023 0210 	bic.w	r2, r3, #16
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6a1b      	ldr	r3, [r3, #32]
 8005140:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005148:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	031b      	lsls	r3, r3, #12
 800514e:	697a      	ldr	r2, [r7, #20]
 8005150:	4313      	orrs	r3, r2
 8005152:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800515a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	011b      	lsls	r3, r3, #4
 8005160:	693a      	ldr	r2, [r7, #16]
 8005162:	4313      	orrs	r3, r2
 8005164:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	693a      	ldr	r2, [r7, #16]
 8005170:	621a      	str	r2, [r3, #32]
}
 8005172:	bf00      	nop
 8005174:	371c      	adds	r7, #28
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr

0800517e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800517e:	b480      	push	{r7}
 8005180:	b085      	sub	sp, #20
 8005182:	af00      	add	r7, sp, #0
 8005184:	6078      	str	r0, [r7, #4]
 8005186:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005194:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005196:	683a      	ldr	r2, [r7, #0]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	4313      	orrs	r3, r2
 800519c:	f043 0307 	orr.w	r3, r3, #7
 80051a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	68fa      	ldr	r2, [r7, #12]
 80051a6:	609a      	str	r2, [r3, #8]
}
 80051a8:	bf00      	nop
 80051aa:	3714      	adds	r7, #20
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b087      	sub	sp, #28
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
 80051c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	021a      	lsls	r2, r3, #8
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	431a      	orrs	r2, r3
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	4313      	orrs	r3, r2
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	4313      	orrs	r3, r2
 80051e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	609a      	str	r2, [r3, #8]
}
 80051e8:	bf00      	nop
 80051ea:	371c      	adds	r7, #28
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b087      	sub	sp, #28
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	f003 031f 	and.w	r3, r3, #31
 8005206:	2201      	movs	r2, #1
 8005208:	fa02 f303 	lsl.w	r3, r2, r3
 800520c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6a1a      	ldr	r2, [r3, #32]
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	43db      	mvns	r3, r3
 8005216:	401a      	ands	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6a1a      	ldr	r2, [r3, #32]
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	f003 031f 	and.w	r3, r3, #31
 8005226:	6879      	ldr	r1, [r7, #4]
 8005228:	fa01 f303 	lsl.w	r3, r1, r3
 800522c:	431a      	orrs	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	621a      	str	r2, [r3, #32]
}
 8005232:	bf00      	nop
 8005234:	371c      	adds	r7, #28
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr
	...

08005240 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005250:	2b01      	cmp	r3, #1
 8005252:	d101      	bne.n	8005258 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005254:	2302      	movs	r3, #2
 8005256:	e04f      	b.n	80052f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a21      	ldr	r2, [pc, #132]	; (8005304 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d108      	bne.n	8005294 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005288:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	4313      	orrs	r3, r2
 8005292:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800529a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68fa      	ldr	r2, [r7, #12]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68fa      	ldr	r2, [r7, #12]
 80052ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a14      	ldr	r2, [pc, #80]	; (8005304 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d009      	beq.n	80052cc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052c0:	d004      	beq.n	80052cc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a10      	ldr	r2, [pc, #64]	; (8005308 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d10c      	bne.n	80052e6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	68ba      	ldr	r2, [r7, #8]
 80052da:	4313      	orrs	r3, r2
 80052dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68ba      	ldr	r2, [r7, #8]
 80052e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2201      	movs	r2, #1
 80052ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3714      	adds	r7, #20
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr
 8005304:	40012c00 	.word	0x40012c00
 8005308:	40014000 	.word	0x40014000

0800530c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800530c:	b480      	push	{r7}
 800530e:	b085      	sub	sp, #20
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005316:	2300      	movs	r3, #0
 8005318:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005320:	2b01      	cmp	r3, #1
 8005322:	d101      	bne.n	8005328 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005324:	2302      	movs	r3, #2
 8005326:	e060      	b.n	80053ea <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	4313      	orrs	r3, r2
 800533c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	4313      	orrs	r3, r2
 800534a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	4313      	orrs	r3, r2
 8005358:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4313      	orrs	r3, r2
 8005366:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	4313      	orrs	r3, r2
 8005374:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	695b      	ldr	r3, [r3, #20]
 8005380:	4313      	orrs	r3, r2
 8005382:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800538e:	4313      	orrs	r3, r2
 8005390:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	699b      	ldr	r3, [r3, #24]
 800539c:	041b      	lsls	r3, r3, #16
 800539e:	4313      	orrs	r3, r2
 80053a0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a14      	ldr	r2, [pc, #80]	; (80053f8 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d115      	bne.n	80053d8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b6:	051b      	lsls	r3, r3, #20
 80053b8:	4313      	orrs	r3, r2
 80053ba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	69db      	ldr	r3, [r3, #28]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	6a1b      	ldr	r3, [r3, #32]
 80053d4:	4313      	orrs	r3, r2
 80053d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3714      	adds	r7, #20
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	40012c00 	.word	0x40012c00

080053fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e040      	b.n	8005490 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005412:	2b00      	cmp	r3, #0
 8005414:	d106      	bne.n	8005424 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f7fc fbb4 	bl	8001b8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2224      	movs	r2, #36	; 0x24
 8005428:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f022 0201 	bic.w	r2, r2, #1
 8005438:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 f8c0 	bl	80055c0 <UART_SetConfig>
 8005440:	4603      	mov	r3, r0
 8005442:	2b01      	cmp	r3, #1
 8005444:	d101      	bne.n	800544a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e022      	b.n	8005490 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544e:	2b00      	cmp	r3, #0
 8005450:	d002      	beq.n	8005458 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 fb0e 	bl	8005a74 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	685a      	ldr	r2, [r3, #4]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005466:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	689a      	ldr	r2, [r3, #8]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005476:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f042 0201 	orr.w	r2, r2, #1
 8005486:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 fb95 	bl	8005bb8 <UART_CheckIdleState>
 800548e:	4603      	mov	r3, r0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3708      	adds	r7, #8
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b08a      	sub	sp, #40	; 0x28
 800549c:	af02      	add	r7, sp, #8
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	603b      	str	r3, [r7, #0]
 80054a4:	4613      	mov	r3, r2
 80054a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80054ac:	2b20      	cmp	r3, #32
 80054ae:	f040 8082 	bne.w	80055b6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d002      	beq.n	80054be <HAL_UART_Transmit+0x26>
 80054b8:	88fb      	ldrh	r3, [r7, #6]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d101      	bne.n	80054c2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e07a      	b.n	80055b8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d101      	bne.n	80054d0 <HAL_UART_Transmit+0x38>
 80054cc:	2302      	movs	r3, #2
 80054ce:	e073      	b.n	80055b8 <HAL_UART_Transmit+0x120>
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2221      	movs	r2, #33	; 0x21
 80054e4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054e6:	f7fc fead 	bl	8002244 <HAL_GetTick>
 80054ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	88fa      	ldrh	r2, [r7, #6]
 80054f0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	88fa      	ldrh	r2, [r7, #6]
 80054f8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005504:	d108      	bne.n	8005518 <HAL_UART_Transmit+0x80>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d104      	bne.n	8005518 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800550e:	2300      	movs	r3, #0
 8005510:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	61bb      	str	r3, [r7, #24]
 8005516:	e003      	b.n	8005520 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800551c:	2300      	movs	r3, #0
 800551e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2200      	movs	r2, #0
 8005524:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005528:	e02d      	b.n	8005586 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	9300      	str	r3, [sp, #0]
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	2200      	movs	r2, #0
 8005532:	2180      	movs	r1, #128	; 0x80
 8005534:	68f8      	ldr	r0, [r7, #12]
 8005536:	f000 fb88 	bl	8005c4a <UART_WaitOnFlagUntilTimeout>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d001      	beq.n	8005544 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e039      	b.n	80055b8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d10b      	bne.n	8005562 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	881a      	ldrh	r2, [r3, #0]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005556:	b292      	uxth	r2, r2
 8005558:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	3302      	adds	r3, #2
 800555e:	61bb      	str	r3, [r7, #24]
 8005560:	e008      	b.n	8005574 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	781a      	ldrb	r2, [r3, #0]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	b292      	uxth	r2, r2
 800556c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	3301      	adds	r3, #1
 8005572:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800557a:	b29b      	uxth	r3, r3
 800557c:	3b01      	subs	r3, #1
 800557e:	b29a      	uxth	r2, r3
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800558c:	b29b      	uxth	r3, r3
 800558e:	2b00      	cmp	r3, #0
 8005590:	d1cb      	bne.n	800552a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	9300      	str	r3, [sp, #0]
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	2200      	movs	r2, #0
 800559a:	2140      	movs	r1, #64	; 0x40
 800559c:	68f8      	ldr	r0, [r7, #12]
 800559e:	f000 fb54 	bl	8005c4a <UART_WaitOnFlagUntilTimeout>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d001      	beq.n	80055ac <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	e005      	b.n	80055b8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2220      	movs	r2, #32
 80055b0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	e000      	b.n	80055b8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80055b6:	2302      	movs	r3, #2
  }
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3720      	adds	r7, #32
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}

080055c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055c4:	b08a      	sub	sp, #40	; 0x28
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055ca:	2300      	movs	r3, #0
 80055cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	689a      	ldr	r2, [r3, #8]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	431a      	orrs	r2, r3
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	431a      	orrs	r2, r3
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	69db      	ldr	r3, [r3, #28]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	4b9e      	ldr	r3, [pc, #632]	; (8005868 <UART_SetConfig+0x2a8>)
 80055f0:	4013      	ands	r3, r2
 80055f2:	68fa      	ldr	r2, [r7, #12]
 80055f4:	6812      	ldr	r2, [r2, #0]
 80055f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80055f8:	430b      	orrs	r3, r1
 80055fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	68da      	ldr	r2, [r3, #12]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	430a      	orrs	r2, r1
 8005610:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a93      	ldr	r2, [pc, #588]	; (800586c <UART_SetConfig+0x2ac>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d004      	beq.n	800562c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6a1b      	ldr	r3, [r3, #32]
 8005626:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005628:	4313      	orrs	r3, r2
 800562a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800563c:	430a      	orrs	r2, r1
 800563e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a8a      	ldr	r2, [pc, #552]	; (8005870 <UART_SetConfig+0x2b0>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d126      	bne.n	8005698 <UART_SetConfig+0xd8>
 800564a:	4b8a      	ldr	r3, [pc, #552]	; (8005874 <UART_SetConfig+0x2b4>)
 800564c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005650:	f003 0303 	and.w	r3, r3, #3
 8005654:	2b03      	cmp	r3, #3
 8005656:	d81b      	bhi.n	8005690 <UART_SetConfig+0xd0>
 8005658:	a201      	add	r2, pc, #4	; (adr r2, 8005660 <UART_SetConfig+0xa0>)
 800565a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800565e:	bf00      	nop
 8005660:	08005671 	.word	0x08005671
 8005664:	08005681 	.word	0x08005681
 8005668:	08005679 	.word	0x08005679
 800566c:	08005689 	.word	0x08005689
 8005670:	2301      	movs	r3, #1
 8005672:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005676:	e0ab      	b.n	80057d0 <UART_SetConfig+0x210>
 8005678:	2302      	movs	r3, #2
 800567a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800567e:	e0a7      	b.n	80057d0 <UART_SetConfig+0x210>
 8005680:	2304      	movs	r3, #4
 8005682:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005686:	e0a3      	b.n	80057d0 <UART_SetConfig+0x210>
 8005688:	2308      	movs	r3, #8
 800568a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800568e:	e09f      	b.n	80057d0 <UART_SetConfig+0x210>
 8005690:	2310      	movs	r3, #16
 8005692:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005696:	e09b      	b.n	80057d0 <UART_SetConfig+0x210>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a76      	ldr	r2, [pc, #472]	; (8005878 <UART_SetConfig+0x2b8>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d138      	bne.n	8005714 <UART_SetConfig+0x154>
 80056a2:	4b74      	ldr	r3, [pc, #464]	; (8005874 <UART_SetConfig+0x2b4>)
 80056a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056a8:	f003 030c 	and.w	r3, r3, #12
 80056ac:	2b0c      	cmp	r3, #12
 80056ae:	d82d      	bhi.n	800570c <UART_SetConfig+0x14c>
 80056b0:	a201      	add	r2, pc, #4	; (adr r2, 80056b8 <UART_SetConfig+0xf8>)
 80056b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056b6:	bf00      	nop
 80056b8:	080056ed 	.word	0x080056ed
 80056bc:	0800570d 	.word	0x0800570d
 80056c0:	0800570d 	.word	0x0800570d
 80056c4:	0800570d 	.word	0x0800570d
 80056c8:	080056fd 	.word	0x080056fd
 80056cc:	0800570d 	.word	0x0800570d
 80056d0:	0800570d 	.word	0x0800570d
 80056d4:	0800570d 	.word	0x0800570d
 80056d8:	080056f5 	.word	0x080056f5
 80056dc:	0800570d 	.word	0x0800570d
 80056e0:	0800570d 	.word	0x0800570d
 80056e4:	0800570d 	.word	0x0800570d
 80056e8:	08005705 	.word	0x08005705
 80056ec:	2300      	movs	r3, #0
 80056ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056f2:	e06d      	b.n	80057d0 <UART_SetConfig+0x210>
 80056f4:	2302      	movs	r3, #2
 80056f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80056fa:	e069      	b.n	80057d0 <UART_SetConfig+0x210>
 80056fc:	2304      	movs	r3, #4
 80056fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005702:	e065      	b.n	80057d0 <UART_SetConfig+0x210>
 8005704:	2308      	movs	r3, #8
 8005706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800570a:	e061      	b.n	80057d0 <UART_SetConfig+0x210>
 800570c:	2310      	movs	r3, #16
 800570e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005712:	e05d      	b.n	80057d0 <UART_SetConfig+0x210>
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a58      	ldr	r2, [pc, #352]	; (800587c <UART_SetConfig+0x2bc>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d125      	bne.n	800576a <UART_SetConfig+0x1aa>
 800571e:	4b55      	ldr	r3, [pc, #340]	; (8005874 <UART_SetConfig+0x2b4>)
 8005720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005724:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005728:	2b30      	cmp	r3, #48	; 0x30
 800572a:	d016      	beq.n	800575a <UART_SetConfig+0x19a>
 800572c:	2b30      	cmp	r3, #48	; 0x30
 800572e:	d818      	bhi.n	8005762 <UART_SetConfig+0x1a2>
 8005730:	2b20      	cmp	r3, #32
 8005732:	d00a      	beq.n	800574a <UART_SetConfig+0x18a>
 8005734:	2b20      	cmp	r3, #32
 8005736:	d814      	bhi.n	8005762 <UART_SetConfig+0x1a2>
 8005738:	2b00      	cmp	r3, #0
 800573a:	d002      	beq.n	8005742 <UART_SetConfig+0x182>
 800573c:	2b10      	cmp	r3, #16
 800573e:	d008      	beq.n	8005752 <UART_SetConfig+0x192>
 8005740:	e00f      	b.n	8005762 <UART_SetConfig+0x1a2>
 8005742:	2300      	movs	r3, #0
 8005744:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005748:	e042      	b.n	80057d0 <UART_SetConfig+0x210>
 800574a:	2302      	movs	r3, #2
 800574c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005750:	e03e      	b.n	80057d0 <UART_SetConfig+0x210>
 8005752:	2304      	movs	r3, #4
 8005754:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005758:	e03a      	b.n	80057d0 <UART_SetConfig+0x210>
 800575a:	2308      	movs	r3, #8
 800575c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005760:	e036      	b.n	80057d0 <UART_SetConfig+0x210>
 8005762:	2310      	movs	r3, #16
 8005764:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005768:	e032      	b.n	80057d0 <UART_SetConfig+0x210>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a3f      	ldr	r2, [pc, #252]	; (800586c <UART_SetConfig+0x2ac>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d12a      	bne.n	80057ca <UART_SetConfig+0x20a>
 8005774:	4b3f      	ldr	r3, [pc, #252]	; (8005874 <UART_SetConfig+0x2b4>)
 8005776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800577a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800577e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005782:	d01a      	beq.n	80057ba <UART_SetConfig+0x1fa>
 8005784:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005788:	d81b      	bhi.n	80057c2 <UART_SetConfig+0x202>
 800578a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800578e:	d00c      	beq.n	80057aa <UART_SetConfig+0x1ea>
 8005790:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005794:	d815      	bhi.n	80057c2 <UART_SetConfig+0x202>
 8005796:	2b00      	cmp	r3, #0
 8005798:	d003      	beq.n	80057a2 <UART_SetConfig+0x1e2>
 800579a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800579e:	d008      	beq.n	80057b2 <UART_SetConfig+0x1f2>
 80057a0:	e00f      	b.n	80057c2 <UART_SetConfig+0x202>
 80057a2:	2300      	movs	r3, #0
 80057a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057a8:	e012      	b.n	80057d0 <UART_SetConfig+0x210>
 80057aa:	2302      	movs	r3, #2
 80057ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057b0:	e00e      	b.n	80057d0 <UART_SetConfig+0x210>
 80057b2:	2304      	movs	r3, #4
 80057b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057b8:	e00a      	b.n	80057d0 <UART_SetConfig+0x210>
 80057ba:	2308      	movs	r3, #8
 80057bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057c0:	e006      	b.n	80057d0 <UART_SetConfig+0x210>
 80057c2:	2310      	movs	r3, #16
 80057c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80057c8:	e002      	b.n	80057d0 <UART_SetConfig+0x210>
 80057ca:	2310      	movs	r3, #16
 80057cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a25      	ldr	r2, [pc, #148]	; (800586c <UART_SetConfig+0x2ac>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	f040 808a 	bne.w	80058f0 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80057dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80057e0:	2b08      	cmp	r3, #8
 80057e2:	d824      	bhi.n	800582e <UART_SetConfig+0x26e>
 80057e4:	a201      	add	r2, pc, #4	; (adr r2, 80057ec <UART_SetConfig+0x22c>)
 80057e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ea:	bf00      	nop
 80057ec:	08005811 	.word	0x08005811
 80057f0:	0800582f 	.word	0x0800582f
 80057f4:	08005819 	.word	0x08005819
 80057f8:	0800582f 	.word	0x0800582f
 80057fc:	0800581f 	.word	0x0800581f
 8005800:	0800582f 	.word	0x0800582f
 8005804:	0800582f 	.word	0x0800582f
 8005808:	0800582f 	.word	0x0800582f
 800580c:	08005827 	.word	0x08005827
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005810:	f7fd fdd0 	bl	80033b4 <HAL_RCC_GetPCLK1Freq>
 8005814:	61f8      	str	r0, [r7, #28]
        break;
 8005816:	e010      	b.n	800583a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005818:	4b19      	ldr	r3, [pc, #100]	; (8005880 <UART_SetConfig+0x2c0>)
 800581a:	61fb      	str	r3, [r7, #28]
        break;
 800581c:	e00d      	b.n	800583a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800581e:	f7fd fd31 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 8005822:	61f8      	str	r0, [r7, #28]
        break;
 8005824:	e009      	b.n	800583a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005826:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800582a:	61fb      	str	r3, [r7, #28]
        break;
 800582c:	e005      	b.n	800583a <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800582e:	2300      	movs	r3, #0
 8005830:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005838:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	2b00      	cmp	r3, #0
 800583e:	f000 8109 	beq.w	8005a54 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	685a      	ldr	r2, [r3, #4]
 8005846:	4613      	mov	r3, r2
 8005848:	005b      	lsls	r3, r3, #1
 800584a:	4413      	add	r3, r2
 800584c:	69fa      	ldr	r2, [r7, #28]
 800584e:	429a      	cmp	r2, r3
 8005850:	d305      	bcc.n	800585e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005858:	69fa      	ldr	r2, [r7, #28]
 800585a:	429a      	cmp	r2, r3
 800585c:	d912      	bls.n	8005884 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005864:	e0f6      	b.n	8005a54 <UART_SetConfig+0x494>
 8005866:	bf00      	nop
 8005868:	efff69f3 	.word	0xefff69f3
 800586c:	40008000 	.word	0x40008000
 8005870:	40013800 	.word	0x40013800
 8005874:	40021000 	.word	0x40021000
 8005878:	40004400 	.word	0x40004400
 800587c:	40004800 	.word	0x40004800
 8005880:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005884:	69fb      	ldr	r3, [r7, #28]
 8005886:	2200      	movs	r2, #0
 8005888:	461c      	mov	r4, r3
 800588a:	4615      	mov	r5, r2
 800588c:	f04f 0200 	mov.w	r2, #0
 8005890:	f04f 0300 	mov.w	r3, #0
 8005894:	022b      	lsls	r3, r5, #8
 8005896:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800589a:	0222      	lsls	r2, r4, #8
 800589c:	68f9      	ldr	r1, [r7, #12]
 800589e:	6849      	ldr	r1, [r1, #4]
 80058a0:	0849      	lsrs	r1, r1, #1
 80058a2:	2000      	movs	r0, #0
 80058a4:	4688      	mov	r8, r1
 80058a6:	4681      	mov	r9, r0
 80058a8:	eb12 0a08 	adds.w	sl, r2, r8
 80058ac:	eb43 0b09 	adc.w	fp, r3, r9
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	603b      	str	r3, [r7, #0]
 80058b8:	607a      	str	r2, [r7, #4]
 80058ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058be:	4650      	mov	r0, sl
 80058c0:	4659      	mov	r1, fp
 80058c2:	f7fb f933 	bl	8000b2c <__aeabi_uldivmod>
 80058c6:	4602      	mov	r2, r0
 80058c8:	460b      	mov	r3, r1
 80058ca:	4613      	mov	r3, r2
 80058cc:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80058d4:	d308      	bcc.n	80058e8 <UART_SetConfig+0x328>
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058dc:	d204      	bcs.n	80058e8 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	69ba      	ldr	r2, [r7, #24]
 80058e4:	60da      	str	r2, [r3, #12]
 80058e6:	e0b5      	b.n	8005a54 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80058ee:	e0b1      	b.n	8005a54 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	69db      	ldr	r3, [r3, #28]
 80058f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058f8:	d15d      	bne.n	80059b6 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 80058fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80058fe:	2b08      	cmp	r3, #8
 8005900:	d827      	bhi.n	8005952 <UART_SetConfig+0x392>
 8005902:	a201      	add	r2, pc, #4	; (adr r2, 8005908 <UART_SetConfig+0x348>)
 8005904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005908:	0800592d 	.word	0x0800592d
 800590c:	08005935 	.word	0x08005935
 8005910:	0800593d 	.word	0x0800593d
 8005914:	08005953 	.word	0x08005953
 8005918:	08005943 	.word	0x08005943
 800591c:	08005953 	.word	0x08005953
 8005920:	08005953 	.word	0x08005953
 8005924:	08005953 	.word	0x08005953
 8005928:	0800594b 	.word	0x0800594b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800592c:	f7fd fd42 	bl	80033b4 <HAL_RCC_GetPCLK1Freq>
 8005930:	61f8      	str	r0, [r7, #28]
        break;
 8005932:	e014      	b.n	800595e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005934:	f7fd fd54 	bl	80033e0 <HAL_RCC_GetPCLK2Freq>
 8005938:	61f8      	str	r0, [r7, #28]
        break;
 800593a:	e010      	b.n	800595e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800593c:	4b4c      	ldr	r3, [pc, #304]	; (8005a70 <UART_SetConfig+0x4b0>)
 800593e:	61fb      	str	r3, [r7, #28]
        break;
 8005940:	e00d      	b.n	800595e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005942:	f7fd fc9f 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 8005946:	61f8      	str	r0, [r7, #28]
        break;
 8005948:	e009      	b.n	800595e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800594a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800594e:	61fb      	str	r3, [r7, #28]
        break;
 8005950:	e005      	b.n	800595e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8005952:	2300      	movs	r3, #0
 8005954:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800595c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d077      	beq.n	8005a54 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	005a      	lsls	r2, r3, #1
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	085b      	lsrs	r3, r3, #1
 800596e:	441a      	add	r2, r3
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	fbb2 f3f3 	udiv	r3, r2, r3
 8005978:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	2b0f      	cmp	r3, #15
 800597e:	d916      	bls.n	80059ae <UART_SetConfig+0x3ee>
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005986:	d212      	bcs.n	80059ae <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	b29b      	uxth	r3, r3
 800598c:	f023 030f 	bic.w	r3, r3, #15
 8005990:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	085b      	lsrs	r3, r3, #1
 8005996:	b29b      	uxth	r3, r3
 8005998:	f003 0307 	and.w	r3, r3, #7
 800599c:	b29a      	uxth	r2, r3
 800599e:	8afb      	ldrh	r3, [r7, #22]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	8afa      	ldrh	r2, [r7, #22]
 80059aa:	60da      	str	r2, [r3, #12]
 80059ac:	e052      	b.n	8005a54 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80059b4:	e04e      	b.n	8005a54 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80059b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80059ba:	2b08      	cmp	r3, #8
 80059bc:	d827      	bhi.n	8005a0e <UART_SetConfig+0x44e>
 80059be:	a201      	add	r2, pc, #4	; (adr r2, 80059c4 <UART_SetConfig+0x404>)
 80059c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059c4:	080059e9 	.word	0x080059e9
 80059c8:	080059f1 	.word	0x080059f1
 80059cc:	080059f9 	.word	0x080059f9
 80059d0:	08005a0f 	.word	0x08005a0f
 80059d4:	080059ff 	.word	0x080059ff
 80059d8:	08005a0f 	.word	0x08005a0f
 80059dc:	08005a0f 	.word	0x08005a0f
 80059e0:	08005a0f 	.word	0x08005a0f
 80059e4:	08005a07 	.word	0x08005a07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059e8:	f7fd fce4 	bl	80033b4 <HAL_RCC_GetPCLK1Freq>
 80059ec:	61f8      	str	r0, [r7, #28]
        break;
 80059ee:	e014      	b.n	8005a1a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059f0:	f7fd fcf6 	bl	80033e0 <HAL_RCC_GetPCLK2Freq>
 80059f4:	61f8      	str	r0, [r7, #28]
        break;
 80059f6:	e010      	b.n	8005a1a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059f8:	4b1d      	ldr	r3, [pc, #116]	; (8005a70 <UART_SetConfig+0x4b0>)
 80059fa:	61fb      	str	r3, [r7, #28]
        break;
 80059fc:	e00d      	b.n	8005a1a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059fe:	f7fd fc41 	bl	8003284 <HAL_RCC_GetSysClockFreq>
 8005a02:	61f8      	str	r0, [r7, #28]
        break;
 8005a04:	e009      	b.n	8005a1a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a0a:	61fb      	str	r3, [r7, #28]
        break;
 8005a0c:	e005      	b.n	8005a1a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005a18:	bf00      	nop
    }

    if (pclk != 0U)
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d019      	beq.n	8005a54 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	085a      	lsrs	r2, r3, #1
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	441a      	add	r2, r3
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a32:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a34:	69bb      	ldr	r3, [r7, #24]
 8005a36:	2b0f      	cmp	r3, #15
 8005a38:	d909      	bls.n	8005a4e <UART_SetConfig+0x48e>
 8005a3a:	69bb      	ldr	r3, [r7, #24]
 8005a3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a40:	d205      	bcs.n	8005a4e <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	b29a      	uxth	r2, r3
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	60da      	str	r2, [r3, #12]
 8005a4c:	e002      	b.n	8005a54 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2200      	movs	r2, #0
 8005a58:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005a60:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3728      	adds	r7, #40	; 0x28
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a6e:	bf00      	nop
 8005a70:	00f42400 	.word	0x00f42400

08005a74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a80:	f003 0301 	and.w	r3, r3, #1
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d00a      	beq.n	8005a9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa2:	f003 0302 	and.w	r3, r3, #2
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00a      	beq.n	8005ac0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	430a      	orrs	r2, r1
 8005abe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac4:	f003 0304 	and.w	r3, r3, #4
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00a      	beq.n	8005ae2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae6:	f003 0308 	and.w	r3, r3, #8
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00a      	beq.n	8005b04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	430a      	orrs	r2, r1
 8005b02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b08:	f003 0310 	and.w	r3, r3, #16
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00a      	beq.n	8005b26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	430a      	orrs	r2, r1
 8005b24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b2a:	f003 0320 	and.w	r3, r3, #32
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00a      	beq.n	8005b48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	430a      	orrs	r2, r1
 8005b46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d01a      	beq.n	8005b8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	430a      	orrs	r2, r1
 8005b68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b72:	d10a      	bne.n	8005b8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	430a      	orrs	r2, r1
 8005b88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d00a      	beq.n	8005bac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	430a      	orrs	r2, r1
 8005baa:	605a      	str	r2, [r3, #4]
  }
}
 8005bac:	bf00      	nop
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b086      	sub	sp, #24
 8005bbc:	af02      	add	r7, sp, #8
 8005bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005bc8:	f7fc fb3c 	bl	8002244 <HAL_GetTick>
 8005bcc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 0308 	and.w	r3, r3, #8
 8005bd8:	2b08      	cmp	r3, #8
 8005bda:	d10e      	bne.n	8005bfa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bdc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005be0:	9300      	str	r3, [sp, #0]
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 f82d 	bl	8005c4a <UART_WaitOnFlagUntilTimeout>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d001      	beq.n	8005bfa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e023      	b.n	8005c42 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 0304 	and.w	r3, r3, #4
 8005c04:	2b04      	cmp	r3, #4
 8005c06:	d10e      	bne.n	8005c26 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c08:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005c0c:	9300      	str	r3, [sp, #0]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 f817 	bl	8005c4a <UART_WaitOnFlagUntilTimeout>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d001      	beq.n	8005c26 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e00d      	b.n	8005c42 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2220      	movs	r2, #32
 8005c2a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2220      	movs	r2, #32
 8005c30:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3710      	adds	r7, #16
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}

08005c4a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b09c      	sub	sp, #112	; 0x70
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	60f8      	str	r0, [r7, #12]
 8005c52:	60b9      	str	r1, [r7, #8]
 8005c54:	603b      	str	r3, [r7, #0]
 8005c56:	4613      	mov	r3, r2
 8005c58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c5a:	e0a5      	b.n	8005da8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c62:	f000 80a1 	beq.w	8005da8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c66:	f7fc faed 	bl	8002244 <HAL_GetTick>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	1ad3      	subs	r3, r2, r3
 8005c70:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d302      	bcc.n	8005c7c <UART_WaitOnFlagUntilTimeout+0x32>
 8005c76:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d13e      	bne.n	8005cfa <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c84:	e853 3f00 	ldrex	r3, [r3]
 8005c88:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005c8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c8c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005c90:	667b      	str	r3, [r7, #100]	; 0x64
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	461a      	mov	r2, r3
 8005c98:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005c9a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c9c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005ca0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005ca2:	e841 2300 	strex	r3, r2, [r1]
 8005ca6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005ca8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1e6      	bne.n	8005c7c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	3308      	adds	r3, #8
 8005cb4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cb8:	e853 3f00 	ldrex	r3, [r3]
 8005cbc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005cbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cc0:	f023 0301 	bic.w	r3, r3, #1
 8005cc4:	663b      	str	r3, [r7, #96]	; 0x60
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	3308      	adds	r3, #8
 8005ccc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005cce:	64ba      	str	r2, [r7, #72]	; 0x48
 8005cd0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005cd4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005cd6:	e841 2300 	strex	r3, r2, [r1]
 8005cda:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005cdc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d1e5      	bne.n	8005cae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2220      	movs	r2, #32
 8005ce6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2220      	movs	r2, #32
 8005cec:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e067      	b.n	8005dca <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0304 	and.w	r3, r3, #4
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d04f      	beq.n	8005da8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	69db      	ldr	r3, [r3, #28]
 8005d0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d16:	d147      	bne.n	8005da8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d20:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d2a:	e853 3f00 	ldrex	r3, [r3]
 8005d2e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d32:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005d36:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d40:	637b      	str	r3, [r7, #52]	; 0x34
 8005d42:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d44:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d48:	e841 2300 	strex	r3, r2, [r1]
 8005d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d1e6      	bne.n	8005d22 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	3308      	adds	r3, #8
 8005d5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	e853 3f00 	ldrex	r3, [r3]
 8005d62:	613b      	str	r3, [r7, #16]
   return(result);
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	f023 0301 	bic.w	r3, r3, #1
 8005d6a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	3308      	adds	r3, #8
 8005d72:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005d74:	623a      	str	r2, [r7, #32]
 8005d76:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d78:	69f9      	ldr	r1, [r7, #28]
 8005d7a:	6a3a      	ldr	r2, [r7, #32]
 8005d7c:	e841 2300 	strex	r3, r2, [r1]
 8005d80:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d82:	69bb      	ldr	r3, [r7, #24]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d1e5      	bne.n	8005d54 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2220      	movs	r2, #32
 8005d8c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	2220      	movs	r2, #32
 8005d92:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2220      	movs	r2, #32
 8005d98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005da4:	2303      	movs	r3, #3
 8005da6:	e010      	b.n	8005dca <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	69da      	ldr	r2, [r3, #28]
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	4013      	ands	r3, r2
 8005db2:	68ba      	ldr	r2, [r7, #8]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	bf0c      	ite	eq
 8005db8:	2301      	moveq	r3, #1
 8005dba:	2300      	movne	r3, #0
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	79fb      	ldrb	r3, [r7, #7]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	f43f af4a 	beq.w	8005c5c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3770      	adds	r7, #112	; 0x70
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}

08005dd2 <setCSLine>:
#define RES14           14

#define AMT22_DELAY     10

void setCSLine (GPIO_TypeDef* encoderPort, uint16_t encoderPin, GPIO_PinState csLine)
{
 8005dd2:	b580      	push	{r7, lr}
 8005dd4:	b082      	sub	sp, #8
 8005dd6:	af00      	add	r7, sp, #0
 8005dd8:	6078      	str	r0, [r7, #4]
 8005dda:	460b      	mov	r3, r1
 8005ddc:	807b      	strh	r3, [r7, #2]
 8005dde:	4613      	mov	r3, r2
 8005de0:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(encoderPort, encoderPin, csLine);
 8005de2:	787a      	ldrb	r2, [r7, #1]
 8005de4:	887b      	ldrh	r3, [r7, #2]
 8005de6:	4619      	mov	r1, r3
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f7fc fcbb 	bl	8002764 <HAL_GPIO_WritePin>
}
 8005dee:	bf00      	nop
 8005df0:	3708      	adds	r7, #8
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}

08005df6 <spiWriteRead>:

uint8_t spiWriteRead(SPI_HandleTypeDef *hspi, uint8_t sendByte, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t releaseLine, TIM_HandleTypeDef *timer)
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b088      	sub	sp, #32
 8005dfa:	af02      	add	r7, sp, #8
 8005dfc:	60f8      	str	r0, [r7, #12]
 8005dfe:	607a      	str	r2, [r7, #4]
 8005e00:	461a      	mov	r2, r3
 8005e02:	460b      	mov	r3, r1
 8005e04:	72fb      	strb	r3, [r7, #11]
 8005e06:	4613      	mov	r3, r2
 8005e08:	813b      	strh	r3, [r7, #8]
  //to hold received data  
  uint8_t data;

  //set cs low, cs may already be low but there's no issue calling it again except for extra time
  setCSLine(encoderPort, encoderPin , GPIO_PIN_RESET);
 8005e0a:	893b      	ldrh	r3, [r7, #8]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	4619      	mov	r1, r3
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f7ff ffde 	bl	8005dd2 <setCSLine>

  //There is a minimum time requirement after CS goes low before data can be clocked out of the encoder.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8005e16:	200a      	movs	r0, #10
 8005e18:	f000 f842 	bl	8005ea0 <delay_us_AMT22>

  //send the command and receive response of the slave
  HAL_SPI_TransmitReceive(hspi, &sendByte, &data, 1, 10);
 8005e1c:	f107 0217 	add.w	r2, r7, #23
 8005e20:	f107 010b 	add.w	r1, r7, #11
 8005e24:	230a      	movs	r3, #10
 8005e26:	9300      	str	r3, [sp, #0]
 8005e28:	2301      	movs	r3, #1
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f7fd ff2d 	bl	8003c8a <HAL_SPI_TransmitReceive>

  //There is also a minimum time after clocking that CS should remain asserted before we release it
  //  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8005e30:	200a      	movs	r0, #10
 8005e32:	f000 f835 	bl	8005ea0 <delay_us_AMT22>

  setCSLine(encoderPort, encoderPin, releaseLine); //if releaseLine is high set it high else it stays low
 8005e36:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005e3a:	893b      	ldrh	r3, [r7, #8]
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f7ff ffc7 	bl	8005dd2 <setCSLine>

  return data;
 8005e44:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3718      	adds	r7, #24
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}

08005e4e <resetAMT22>:
//  delay(timer, 250);
  delay_us_AMT22(250);
}

void resetAMT22(SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, TIM_HandleTypeDef *timer)
{
 8005e4e:	b580      	push	{r7, lr}
 8005e50:	b086      	sub	sp, #24
 8005e52:	af02      	add	r7, sp, #8
 8005e54:	60f8      	str	r0, [r7, #12]
 8005e56:	60b9      	str	r1, [r7, #8]
 8005e58:	603b      	str	r3, [r7, #0]
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	80fb      	strh	r3, [r7, #6]
  spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer);
 8005e5e:	88fa      	ldrh	r2, [r7, #6]
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	9301      	str	r3, [sp, #4]
 8005e64:	2300      	movs	r3, #0
 8005e66:	9300      	str	r3, [sp, #0]
 8005e68:	4613      	mov	r3, r2
 8005e6a:	68ba      	ldr	r2, [r7, #8]
 8005e6c:	2100      	movs	r1, #0
 8005e6e:	68f8      	ldr	r0, [r7, #12]
 8005e70:	f7ff ffc1 	bl	8005df6 <spiWriteRead>

  //There is also a minimum time after clocking that CS should remain asserted before we release it
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8005e74:	200a      	movs	r0, #10
 8005e76:	f000 f813 	bl	8005ea0 <delay_us_AMT22>

  spiWriteRead(hspi, AMT22_RESET, encoderPort, encoderPin, 1, timer);
 8005e7a:	88fa      	ldrh	r2, [r7, #6]
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	9301      	str	r3, [sp, #4]
 8005e80:	2301      	movs	r3, #1
 8005e82:	9300      	str	r3, [sp, #0]
 8005e84:	4613      	mov	r3, r2
 8005e86:	68ba      	ldr	r2, [r7, #8]
 8005e88:	2160      	movs	r1, #96	; 0x60
 8005e8a:	68f8      	ldr	r0, [r7, #12]
 8005e8c:	f7ff ffb3 	bl	8005df6 <spiWriteRead>

//  delay(timer, 250);
  delay_us_AMT22(250);
 8005e90:	20fa      	movs	r0, #250	; 0xfa
 8005e92:	f000 f805 	bl	8005ea0 <delay_us_AMT22>
}
 8005e96:	bf00      	nop
 8005e98:	3710      	adds	r7, #16
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
	...

08005ea0 <delay_us_AMT22>:
			passedTime +=timer->Init.Period;
		}
	}
}
void delay_us_AMT22 (uint16_t us)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 8005eaa:	4b09      	ldr	r3, [pc, #36]	; (8005ed0 <delay_us_AMT22+0x30>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8005eb2:	bf00      	nop
 8005eb4:	4b06      	ldr	r3, [pc, #24]	; (8005ed0 <delay_us_AMT22+0x30>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005eba:	88fb      	ldrh	r3, [r7, #6]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d3f9      	bcc.n	8005eb4 <delay_us_AMT22+0x14>
}
 8005ec0:	bf00      	nop
 8005ec2:	bf00      	nop
 8005ec4:	370c      	adds	r7, #12
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	200001bc 	.word	0x200001bc

08005ed4 <__errno>:
 8005ed4:	4b01      	ldr	r3, [pc, #4]	; (8005edc <__errno+0x8>)
 8005ed6:	6818      	ldr	r0, [r3, #0]
 8005ed8:	4770      	bx	lr
 8005eda:	bf00      	nop
 8005edc:	2000000c 	.word	0x2000000c

08005ee0 <__libc_init_array>:
 8005ee0:	b570      	push	{r4, r5, r6, lr}
 8005ee2:	4d0d      	ldr	r5, [pc, #52]	; (8005f18 <__libc_init_array+0x38>)
 8005ee4:	4c0d      	ldr	r4, [pc, #52]	; (8005f1c <__libc_init_array+0x3c>)
 8005ee6:	1b64      	subs	r4, r4, r5
 8005ee8:	10a4      	asrs	r4, r4, #2
 8005eea:	2600      	movs	r6, #0
 8005eec:	42a6      	cmp	r6, r4
 8005eee:	d109      	bne.n	8005f04 <__libc_init_array+0x24>
 8005ef0:	4d0b      	ldr	r5, [pc, #44]	; (8005f20 <__libc_init_array+0x40>)
 8005ef2:	4c0c      	ldr	r4, [pc, #48]	; (8005f24 <__libc_init_array+0x44>)
 8005ef4:	f001 f998 	bl	8007228 <_init>
 8005ef8:	1b64      	subs	r4, r4, r5
 8005efa:	10a4      	asrs	r4, r4, #2
 8005efc:	2600      	movs	r6, #0
 8005efe:	42a6      	cmp	r6, r4
 8005f00:	d105      	bne.n	8005f0e <__libc_init_array+0x2e>
 8005f02:	bd70      	pop	{r4, r5, r6, pc}
 8005f04:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f08:	4798      	blx	r3
 8005f0a:	3601      	adds	r6, #1
 8005f0c:	e7ee      	b.n	8005eec <__libc_init_array+0xc>
 8005f0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f12:	4798      	blx	r3
 8005f14:	3601      	adds	r6, #1
 8005f16:	e7f2      	b.n	8005efe <__libc_init_array+0x1e>
 8005f18:	080079d8 	.word	0x080079d8
 8005f1c:	080079d8 	.word	0x080079d8
 8005f20:	080079d8 	.word	0x080079d8
 8005f24:	080079dc 	.word	0x080079dc

08005f28 <memset>:
 8005f28:	4402      	add	r2, r0
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d100      	bne.n	8005f32 <memset+0xa>
 8005f30:	4770      	bx	lr
 8005f32:	f803 1b01 	strb.w	r1, [r3], #1
 8005f36:	e7f9      	b.n	8005f2c <memset+0x4>

08005f38 <_free_r>:
 8005f38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f3a:	2900      	cmp	r1, #0
 8005f3c:	d044      	beq.n	8005fc8 <_free_r+0x90>
 8005f3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f42:	9001      	str	r0, [sp, #4]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	f1a1 0404 	sub.w	r4, r1, #4
 8005f4a:	bfb8      	it	lt
 8005f4c:	18e4      	addlt	r4, r4, r3
 8005f4e:	f000 fd97 	bl	8006a80 <__malloc_lock>
 8005f52:	4a1e      	ldr	r2, [pc, #120]	; (8005fcc <_free_r+0x94>)
 8005f54:	9801      	ldr	r0, [sp, #4]
 8005f56:	6813      	ldr	r3, [r2, #0]
 8005f58:	b933      	cbnz	r3, 8005f68 <_free_r+0x30>
 8005f5a:	6063      	str	r3, [r4, #4]
 8005f5c:	6014      	str	r4, [r2, #0]
 8005f5e:	b003      	add	sp, #12
 8005f60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f64:	f000 bd92 	b.w	8006a8c <__malloc_unlock>
 8005f68:	42a3      	cmp	r3, r4
 8005f6a:	d908      	bls.n	8005f7e <_free_r+0x46>
 8005f6c:	6825      	ldr	r5, [r4, #0]
 8005f6e:	1961      	adds	r1, r4, r5
 8005f70:	428b      	cmp	r3, r1
 8005f72:	bf01      	itttt	eq
 8005f74:	6819      	ldreq	r1, [r3, #0]
 8005f76:	685b      	ldreq	r3, [r3, #4]
 8005f78:	1949      	addeq	r1, r1, r5
 8005f7a:	6021      	streq	r1, [r4, #0]
 8005f7c:	e7ed      	b.n	8005f5a <_free_r+0x22>
 8005f7e:	461a      	mov	r2, r3
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	b10b      	cbz	r3, 8005f88 <_free_r+0x50>
 8005f84:	42a3      	cmp	r3, r4
 8005f86:	d9fa      	bls.n	8005f7e <_free_r+0x46>
 8005f88:	6811      	ldr	r1, [r2, #0]
 8005f8a:	1855      	adds	r5, r2, r1
 8005f8c:	42a5      	cmp	r5, r4
 8005f8e:	d10b      	bne.n	8005fa8 <_free_r+0x70>
 8005f90:	6824      	ldr	r4, [r4, #0]
 8005f92:	4421      	add	r1, r4
 8005f94:	1854      	adds	r4, r2, r1
 8005f96:	42a3      	cmp	r3, r4
 8005f98:	6011      	str	r1, [r2, #0]
 8005f9a:	d1e0      	bne.n	8005f5e <_free_r+0x26>
 8005f9c:	681c      	ldr	r4, [r3, #0]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	6053      	str	r3, [r2, #4]
 8005fa2:	4421      	add	r1, r4
 8005fa4:	6011      	str	r1, [r2, #0]
 8005fa6:	e7da      	b.n	8005f5e <_free_r+0x26>
 8005fa8:	d902      	bls.n	8005fb0 <_free_r+0x78>
 8005faa:	230c      	movs	r3, #12
 8005fac:	6003      	str	r3, [r0, #0]
 8005fae:	e7d6      	b.n	8005f5e <_free_r+0x26>
 8005fb0:	6825      	ldr	r5, [r4, #0]
 8005fb2:	1961      	adds	r1, r4, r5
 8005fb4:	428b      	cmp	r3, r1
 8005fb6:	bf04      	itt	eq
 8005fb8:	6819      	ldreq	r1, [r3, #0]
 8005fba:	685b      	ldreq	r3, [r3, #4]
 8005fbc:	6063      	str	r3, [r4, #4]
 8005fbe:	bf04      	itt	eq
 8005fc0:	1949      	addeq	r1, r1, r5
 8005fc2:	6021      	streq	r1, [r4, #0]
 8005fc4:	6054      	str	r4, [r2, #4]
 8005fc6:	e7ca      	b.n	8005f5e <_free_r+0x26>
 8005fc8:	b003      	add	sp, #12
 8005fca:	bd30      	pop	{r4, r5, pc}
 8005fcc:	200002dc 	.word	0x200002dc

08005fd0 <sbrk_aligned>:
 8005fd0:	b570      	push	{r4, r5, r6, lr}
 8005fd2:	4e0e      	ldr	r6, [pc, #56]	; (800600c <sbrk_aligned+0x3c>)
 8005fd4:	460c      	mov	r4, r1
 8005fd6:	6831      	ldr	r1, [r6, #0]
 8005fd8:	4605      	mov	r5, r0
 8005fda:	b911      	cbnz	r1, 8005fe2 <sbrk_aligned+0x12>
 8005fdc:	f000 f92e 	bl	800623c <_sbrk_r>
 8005fe0:	6030      	str	r0, [r6, #0]
 8005fe2:	4621      	mov	r1, r4
 8005fe4:	4628      	mov	r0, r5
 8005fe6:	f000 f929 	bl	800623c <_sbrk_r>
 8005fea:	1c43      	adds	r3, r0, #1
 8005fec:	d00a      	beq.n	8006004 <sbrk_aligned+0x34>
 8005fee:	1cc4      	adds	r4, r0, #3
 8005ff0:	f024 0403 	bic.w	r4, r4, #3
 8005ff4:	42a0      	cmp	r0, r4
 8005ff6:	d007      	beq.n	8006008 <sbrk_aligned+0x38>
 8005ff8:	1a21      	subs	r1, r4, r0
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	f000 f91e 	bl	800623c <_sbrk_r>
 8006000:	3001      	adds	r0, #1
 8006002:	d101      	bne.n	8006008 <sbrk_aligned+0x38>
 8006004:	f04f 34ff 	mov.w	r4, #4294967295
 8006008:	4620      	mov	r0, r4
 800600a:	bd70      	pop	{r4, r5, r6, pc}
 800600c:	200002e0 	.word	0x200002e0

08006010 <_malloc_r>:
 8006010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006014:	1ccd      	adds	r5, r1, #3
 8006016:	f025 0503 	bic.w	r5, r5, #3
 800601a:	3508      	adds	r5, #8
 800601c:	2d0c      	cmp	r5, #12
 800601e:	bf38      	it	cc
 8006020:	250c      	movcc	r5, #12
 8006022:	2d00      	cmp	r5, #0
 8006024:	4607      	mov	r7, r0
 8006026:	db01      	blt.n	800602c <_malloc_r+0x1c>
 8006028:	42a9      	cmp	r1, r5
 800602a:	d905      	bls.n	8006038 <_malloc_r+0x28>
 800602c:	230c      	movs	r3, #12
 800602e:	603b      	str	r3, [r7, #0]
 8006030:	2600      	movs	r6, #0
 8006032:	4630      	mov	r0, r6
 8006034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006038:	4e2e      	ldr	r6, [pc, #184]	; (80060f4 <_malloc_r+0xe4>)
 800603a:	f000 fd21 	bl	8006a80 <__malloc_lock>
 800603e:	6833      	ldr	r3, [r6, #0]
 8006040:	461c      	mov	r4, r3
 8006042:	bb34      	cbnz	r4, 8006092 <_malloc_r+0x82>
 8006044:	4629      	mov	r1, r5
 8006046:	4638      	mov	r0, r7
 8006048:	f7ff ffc2 	bl	8005fd0 <sbrk_aligned>
 800604c:	1c43      	adds	r3, r0, #1
 800604e:	4604      	mov	r4, r0
 8006050:	d14d      	bne.n	80060ee <_malloc_r+0xde>
 8006052:	6834      	ldr	r4, [r6, #0]
 8006054:	4626      	mov	r6, r4
 8006056:	2e00      	cmp	r6, #0
 8006058:	d140      	bne.n	80060dc <_malloc_r+0xcc>
 800605a:	6823      	ldr	r3, [r4, #0]
 800605c:	4631      	mov	r1, r6
 800605e:	4638      	mov	r0, r7
 8006060:	eb04 0803 	add.w	r8, r4, r3
 8006064:	f000 f8ea 	bl	800623c <_sbrk_r>
 8006068:	4580      	cmp	r8, r0
 800606a:	d13a      	bne.n	80060e2 <_malloc_r+0xd2>
 800606c:	6821      	ldr	r1, [r4, #0]
 800606e:	3503      	adds	r5, #3
 8006070:	1a6d      	subs	r5, r5, r1
 8006072:	f025 0503 	bic.w	r5, r5, #3
 8006076:	3508      	adds	r5, #8
 8006078:	2d0c      	cmp	r5, #12
 800607a:	bf38      	it	cc
 800607c:	250c      	movcc	r5, #12
 800607e:	4629      	mov	r1, r5
 8006080:	4638      	mov	r0, r7
 8006082:	f7ff ffa5 	bl	8005fd0 <sbrk_aligned>
 8006086:	3001      	adds	r0, #1
 8006088:	d02b      	beq.n	80060e2 <_malloc_r+0xd2>
 800608a:	6823      	ldr	r3, [r4, #0]
 800608c:	442b      	add	r3, r5
 800608e:	6023      	str	r3, [r4, #0]
 8006090:	e00e      	b.n	80060b0 <_malloc_r+0xa0>
 8006092:	6822      	ldr	r2, [r4, #0]
 8006094:	1b52      	subs	r2, r2, r5
 8006096:	d41e      	bmi.n	80060d6 <_malloc_r+0xc6>
 8006098:	2a0b      	cmp	r2, #11
 800609a:	d916      	bls.n	80060ca <_malloc_r+0xba>
 800609c:	1961      	adds	r1, r4, r5
 800609e:	42a3      	cmp	r3, r4
 80060a0:	6025      	str	r5, [r4, #0]
 80060a2:	bf18      	it	ne
 80060a4:	6059      	strne	r1, [r3, #4]
 80060a6:	6863      	ldr	r3, [r4, #4]
 80060a8:	bf08      	it	eq
 80060aa:	6031      	streq	r1, [r6, #0]
 80060ac:	5162      	str	r2, [r4, r5]
 80060ae:	604b      	str	r3, [r1, #4]
 80060b0:	4638      	mov	r0, r7
 80060b2:	f104 060b 	add.w	r6, r4, #11
 80060b6:	f000 fce9 	bl	8006a8c <__malloc_unlock>
 80060ba:	f026 0607 	bic.w	r6, r6, #7
 80060be:	1d23      	adds	r3, r4, #4
 80060c0:	1af2      	subs	r2, r6, r3
 80060c2:	d0b6      	beq.n	8006032 <_malloc_r+0x22>
 80060c4:	1b9b      	subs	r3, r3, r6
 80060c6:	50a3      	str	r3, [r4, r2]
 80060c8:	e7b3      	b.n	8006032 <_malloc_r+0x22>
 80060ca:	6862      	ldr	r2, [r4, #4]
 80060cc:	42a3      	cmp	r3, r4
 80060ce:	bf0c      	ite	eq
 80060d0:	6032      	streq	r2, [r6, #0]
 80060d2:	605a      	strne	r2, [r3, #4]
 80060d4:	e7ec      	b.n	80060b0 <_malloc_r+0xa0>
 80060d6:	4623      	mov	r3, r4
 80060d8:	6864      	ldr	r4, [r4, #4]
 80060da:	e7b2      	b.n	8006042 <_malloc_r+0x32>
 80060dc:	4634      	mov	r4, r6
 80060de:	6876      	ldr	r6, [r6, #4]
 80060e0:	e7b9      	b.n	8006056 <_malloc_r+0x46>
 80060e2:	230c      	movs	r3, #12
 80060e4:	603b      	str	r3, [r7, #0]
 80060e6:	4638      	mov	r0, r7
 80060e8:	f000 fcd0 	bl	8006a8c <__malloc_unlock>
 80060ec:	e7a1      	b.n	8006032 <_malloc_r+0x22>
 80060ee:	6025      	str	r5, [r4, #0]
 80060f0:	e7de      	b.n	80060b0 <_malloc_r+0xa0>
 80060f2:	bf00      	nop
 80060f4:	200002dc 	.word	0x200002dc

080060f8 <_perror_r>:
 80060f8:	6983      	ldr	r3, [r0, #24]
 80060fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060fc:	68c4      	ldr	r4, [r0, #12]
 80060fe:	4605      	mov	r5, r0
 8006100:	460e      	mov	r6, r1
 8006102:	b90b      	cbnz	r3, 8006108 <_perror_r+0x10>
 8006104:	f000 fc1c 	bl	8006940 <__sinit>
 8006108:	4b43      	ldr	r3, [pc, #268]	; (8006218 <_perror_r+0x120>)
 800610a:	429c      	cmp	r4, r3
 800610c:	d132      	bne.n	8006174 <_perror_r+0x7c>
 800610e:	686c      	ldr	r4, [r5, #4]
 8006110:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006112:	07d8      	lsls	r0, r3, #31
 8006114:	d405      	bmi.n	8006122 <_perror_r+0x2a>
 8006116:	89a3      	ldrh	r3, [r4, #12]
 8006118:	0599      	lsls	r1, r3, #22
 800611a:	d402      	bmi.n	8006122 <_perror_r+0x2a>
 800611c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800611e:	f000 fcad 	bl	8006a7c <__retarget_lock_acquire_recursive>
 8006122:	4621      	mov	r1, r4
 8006124:	4628      	mov	r0, r5
 8006126:	f000 fb39 	bl	800679c <_fflush_r>
 800612a:	bb6e      	cbnz	r6, 8006188 <_perror_r+0x90>
 800612c:	6829      	ldr	r1, [r5, #0]
 800612e:	ab01      	add	r3, sp, #4
 8006130:	2201      	movs	r2, #1
 8006132:	4628      	mov	r0, r5
 8006134:	f000 f892 	bl	800625c <_strerror_r>
 8006138:	4607      	mov	r7, r0
 800613a:	2800      	cmp	r0, #0
 800613c:	d14f      	bne.n	80061de <_perror_r+0xe6>
 800613e:	4837      	ldr	r0, [pc, #220]	; (800621c <_perror_r+0x124>)
 8006140:	4f36      	ldr	r7, [pc, #216]	; (800621c <_perror_r+0x124>)
 8006142:	f7fa f845 	bl	80001d0 <strlen>
 8006146:	4606      	mov	r6, r0
 8006148:	b156      	cbz	r6, 8006160 <_perror_r+0x68>
 800614a:	4620      	mov	r0, r4
 800614c:	f000 fb62 	bl	8006814 <fileno>
 8006150:	4633      	mov	r3, r6
 8006152:	4601      	mov	r1, r0
 8006154:	463a      	mov	r2, r7
 8006156:	4628      	mov	r0, r5
 8006158:	f000 fa88 	bl	800666c <_write_r>
 800615c:	2800      	cmp	r0, #0
 800615e:	da51      	bge.n	8006204 <_perror_r+0x10c>
 8006160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006164:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006166:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800616a:	07d2      	lsls	r2, r2, #31
 800616c:	81a3      	strh	r3, [r4, #12]
 800616e:	d54c      	bpl.n	800620a <_perror_r+0x112>
 8006170:	b003      	add	sp, #12
 8006172:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006174:	4b2a      	ldr	r3, [pc, #168]	; (8006220 <_perror_r+0x128>)
 8006176:	429c      	cmp	r4, r3
 8006178:	d101      	bne.n	800617e <_perror_r+0x86>
 800617a:	68ac      	ldr	r4, [r5, #8]
 800617c:	e7c8      	b.n	8006110 <_perror_r+0x18>
 800617e:	4b29      	ldr	r3, [pc, #164]	; (8006224 <_perror_r+0x12c>)
 8006180:	429c      	cmp	r4, r3
 8006182:	bf08      	it	eq
 8006184:	68ec      	ldreq	r4, [r5, #12]
 8006186:	e7c3      	b.n	8006110 <_perror_r+0x18>
 8006188:	7833      	ldrb	r3, [r6, #0]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d0ce      	beq.n	800612c <_perror_r+0x34>
 800618e:	4630      	mov	r0, r6
 8006190:	f7fa f81e 	bl	80001d0 <strlen>
 8006194:	4607      	mov	r7, r0
 8006196:	b157      	cbz	r7, 80061ae <_perror_r+0xb6>
 8006198:	4620      	mov	r0, r4
 800619a:	f000 fb3b 	bl	8006814 <fileno>
 800619e:	463b      	mov	r3, r7
 80061a0:	4601      	mov	r1, r0
 80061a2:	4632      	mov	r2, r6
 80061a4:	4628      	mov	r0, r5
 80061a6:	f000 fa61 	bl	800666c <_write_r>
 80061aa:	2800      	cmp	r0, #0
 80061ac:	da14      	bge.n	80061d8 <_perror_r+0xe0>
 80061ae:	481e      	ldr	r0, [pc, #120]	; (8006228 <_perror_r+0x130>)
 80061b0:	4f1d      	ldr	r7, [pc, #116]	; (8006228 <_perror_r+0x130>)
 80061b2:	f7fa f80d 	bl	80001d0 <strlen>
 80061b6:	4606      	mov	r6, r0
 80061b8:	2e00      	cmp	r6, #0
 80061ba:	d0b7      	beq.n	800612c <_perror_r+0x34>
 80061bc:	4620      	mov	r0, r4
 80061be:	f000 fb29 	bl	8006814 <fileno>
 80061c2:	4633      	mov	r3, r6
 80061c4:	4601      	mov	r1, r0
 80061c6:	463a      	mov	r2, r7
 80061c8:	4628      	mov	r0, r5
 80061ca:	f000 fa4f 	bl	800666c <_write_r>
 80061ce:	2800      	cmp	r0, #0
 80061d0:	dbac      	blt.n	800612c <_perror_r+0x34>
 80061d2:	1a36      	subs	r6, r6, r0
 80061d4:	4407      	add	r7, r0
 80061d6:	e7ef      	b.n	80061b8 <_perror_r+0xc0>
 80061d8:	1a3f      	subs	r7, r7, r0
 80061da:	4406      	add	r6, r0
 80061dc:	e7db      	b.n	8006196 <_perror_r+0x9e>
 80061de:	f7f9 fff7 	bl	80001d0 <strlen>
 80061e2:	4606      	mov	r6, r0
 80061e4:	2e00      	cmp	r6, #0
 80061e6:	d0aa      	beq.n	800613e <_perror_r+0x46>
 80061e8:	4620      	mov	r0, r4
 80061ea:	f000 fb13 	bl	8006814 <fileno>
 80061ee:	4633      	mov	r3, r6
 80061f0:	4601      	mov	r1, r0
 80061f2:	463a      	mov	r2, r7
 80061f4:	4628      	mov	r0, r5
 80061f6:	f000 fa39 	bl	800666c <_write_r>
 80061fa:	2800      	cmp	r0, #0
 80061fc:	db9f      	blt.n	800613e <_perror_r+0x46>
 80061fe:	1a36      	subs	r6, r6, r0
 8006200:	4407      	add	r7, r0
 8006202:	e7ef      	b.n	80061e4 <_perror_r+0xec>
 8006204:	1a36      	subs	r6, r6, r0
 8006206:	4407      	add	r7, r0
 8006208:	e79e      	b.n	8006148 <_perror_r+0x50>
 800620a:	059b      	lsls	r3, r3, #22
 800620c:	d4b0      	bmi.n	8006170 <_perror_r+0x78>
 800620e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006210:	f000 fc35 	bl	8006a7e <__retarget_lock_release_recursive>
 8006214:	e7ac      	b.n	8006170 <_perror_r+0x78>
 8006216:	bf00      	nop
 8006218:	0800795c 	.word	0x0800795c
 800621c:	080072a3 	.word	0x080072a3
 8006220:	0800797c 	.word	0x0800797c
 8006224:	0800793c 	.word	0x0800793c
 8006228:	080072a0 	.word	0x080072a0

0800622c <perror>:
 800622c:	4b02      	ldr	r3, [pc, #8]	; (8006238 <perror+0xc>)
 800622e:	4601      	mov	r1, r0
 8006230:	6818      	ldr	r0, [r3, #0]
 8006232:	f7ff bf61 	b.w	80060f8 <_perror_r>
 8006236:	bf00      	nop
 8006238:	2000000c 	.word	0x2000000c

0800623c <_sbrk_r>:
 800623c:	b538      	push	{r3, r4, r5, lr}
 800623e:	4d06      	ldr	r5, [pc, #24]	; (8006258 <_sbrk_r+0x1c>)
 8006240:	2300      	movs	r3, #0
 8006242:	4604      	mov	r4, r0
 8006244:	4608      	mov	r0, r1
 8006246:	602b      	str	r3, [r5, #0]
 8006248:	f7fb fa54 	bl	80016f4 <_sbrk>
 800624c:	1c43      	adds	r3, r0, #1
 800624e:	d102      	bne.n	8006256 <_sbrk_r+0x1a>
 8006250:	682b      	ldr	r3, [r5, #0]
 8006252:	b103      	cbz	r3, 8006256 <_sbrk_r+0x1a>
 8006254:	6023      	str	r3, [r4, #0]
 8006256:	bd38      	pop	{r3, r4, r5, pc}
 8006258:	200002e8 	.word	0x200002e8

0800625c <_strerror_r>:
 800625c:	b510      	push	{r4, lr}
 800625e:	4604      	mov	r4, r0
 8006260:	4608      	mov	r0, r1
 8006262:	4611      	mov	r1, r2
 8006264:	288e      	cmp	r0, #142	; 0x8e
 8006266:	f200 8130 	bhi.w	80064ca <_strerror_r+0x26e>
 800626a:	e8df f010 	tbh	[pc, r0, lsl #1]
 800626e:	0139      	.short	0x0139
 8006270:	0092008f 	.word	0x0092008f
 8006274:	00960094 	.word	0x00960094
 8006278:	009a0098 	.word	0x009a0098
 800627c:	009e009c 	.word	0x009e009c
 8006280:	00a400a2 	.word	0x00a400a2
 8006284:	00aa00a8 	.word	0x00aa00a8
 8006288:	00ae00ac 	.word	0x00ae00ac
 800628c:	00b0012e 	.word	0x00b0012e
 8006290:	00b400b2 	.word	0x00b400b2
 8006294:	00b800b6 	.word	0x00b800b6
 8006298:	00c000be 	.word	0x00c000be
 800629c:	00c800c6 	.word	0x00c800c6
 80062a0:	00cc00ca 	.word	0x00cc00ca
 80062a4:	00d200ce 	.word	0x00d200ce
 80062a8:	00d800d6 	.word	0x00d800d6
 80062ac:	00dc00da 	.word	0x00dc00da
 80062b0:	00e000de 	.word	0x00e000de
 80062b4:	00e400e2 	.word	0x00e400e2
 80062b8:	012e012e 	.word	0x012e012e
 80062bc:	012e012e 	.word	0x012e012e
 80062c0:	012e012e 	.word	0x012e012e
 80062c4:	012e012e 	.word	0x012e012e
 80062c8:	00ec00e8 	.word	0x00ec00e8
 80062cc:	012e012e 	.word	0x012e012e
 80062d0:	012e012e 	.word	0x012e012e
 80062d4:	012e012e 	.word	0x012e012e
 80062d8:	012e012e 	.word	0x012e012e
 80062dc:	012e012e 	.word	0x012e012e
 80062e0:	012e012e 	.word	0x012e012e
 80062e4:	00ee012e 	.word	0x00ee012e
 80062e8:	00f00108 	.word	0x00f00108
 80062ec:	012e00f2 	.word	0x012e00f2
 80062f0:	012e012e 	.word	0x012e012e
 80062f4:	012e00f4 	.word	0x012e00f4
 80062f8:	012e012e 	.word	0x012e012e
 80062fc:	012e00f6 	.word	0x012e00f6
 8006300:	00fa012e 	.word	0x00fa012e
 8006304:	012e012e 	.word	0x012e012e
 8006308:	012e00fc 	.word	0x012e00fc
 800630c:	012e012e 	.word	0x012e012e
 8006310:	012e012e 	.word	0x012e012e
 8006314:	012e012e 	.word	0x012e012e
 8006318:	012e012e 	.word	0x012e012e
 800631c:	00fe012e 	.word	0x00fe012e
 8006320:	0100012e 	.word	0x0100012e
 8006324:	01040102 	.word	0x01040102
 8006328:	012e012e 	.word	0x012e012e
 800632c:	012e0126 	.word	0x012e0126
 8006330:	012e012e 	.word	0x012e012e
 8006334:	012e012e 	.word	0x012e012e
 8006338:	012e012e 	.word	0x012e012e
 800633c:	0114012e 	.word	0x0114012e
 8006340:	010a0106 	.word	0x010a0106
 8006344:	010e010c 	.word	0x010e010c
 8006348:	012e0110 	.word	0x012e0110
 800634c:	01160112 	.word	0x01160112
 8006350:	00ea011a 	.word	0x00ea011a
 8006354:	012c00c2 	.word	0x012c00c2
 8006358:	00d000ba 	.word	0x00d000ba
 800635c:	00a000bc 	.word	0x00a000bc
 8006360:	012a00a6 	.word	0x012a00a6
 8006364:	012e00f8 	.word	0x012e00f8
 8006368:	00c40118 	.word	0x00c40118
 800636c:	011c011e 	.word	0x011c011e
 8006370:	012e012e 	.word	0x012e012e
 8006374:	012e012e 	.word	0x012e012e
 8006378:	00d4012e 	.word	0x00d4012e
 800637c:	012e012e 	.word	0x012e012e
 8006380:	00e6012e 	.word	0x00e6012e
 8006384:	01200128 	.word	0x01200128
 8006388:	01240122 	.word	0x01240122
 800638c:	4b55      	ldr	r3, [pc, #340]	; (80064e4 <_strerror_r+0x288>)
 800638e:	4618      	mov	r0, r3
 8006390:	bd10      	pop	{r4, pc}
 8006392:	4b55      	ldr	r3, [pc, #340]	; (80064e8 <_strerror_r+0x28c>)
 8006394:	e7fb      	b.n	800638e <_strerror_r+0x132>
 8006396:	4b55      	ldr	r3, [pc, #340]	; (80064ec <_strerror_r+0x290>)
 8006398:	e7f9      	b.n	800638e <_strerror_r+0x132>
 800639a:	4b55      	ldr	r3, [pc, #340]	; (80064f0 <_strerror_r+0x294>)
 800639c:	e7f7      	b.n	800638e <_strerror_r+0x132>
 800639e:	4b55      	ldr	r3, [pc, #340]	; (80064f4 <_strerror_r+0x298>)
 80063a0:	e7f5      	b.n	800638e <_strerror_r+0x132>
 80063a2:	4b55      	ldr	r3, [pc, #340]	; (80064f8 <_strerror_r+0x29c>)
 80063a4:	e7f3      	b.n	800638e <_strerror_r+0x132>
 80063a6:	4b55      	ldr	r3, [pc, #340]	; (80064fc <_strerror_r+0x2a0>)
 80063a8:	e7f1      	b.n	800638e <_strerror_r+0x132>
 80063aa:	4b55      	ldr	r3, [pc, #340]	; (8006500 <_strerror_r+0x2a4>)
 80063ac:	e7ef      	b.n	800638e <_strerror_r+0x132>
 80063ae:	4b55      	ldr	r3, [pc, #340]	; (8006504 <_strerror_r+0x2a8>)
 80063b0:	e7ed      	b.n	800638e <_strerror_r+0x132>
 80063b2:	4b55      	ldr	r3, [pc, #340]	; (8006508 <_strerror_r+0x2ac>)
 80063b4:	e7eb      	b.n	800638e <_strerror_r+0x132>
 80063b6:	4b55      	ldr	r3, [pc, #340]	; (800650c <_strerror_r+0x2b0>)
 80063b8:	e7e9      	b.n	800638e <_strerror_r+0x132>
 80063ba:	4b55      	ldr	r3, [pc, #340]	; (8006510 <_strerror_r+0x2b4>)
 80063bc:	e7e7      	b.n	800638e <_strerror_r+0x132>
 80063be:	4b55      	ldr	r3, [pc, #340]	; (8006514 <_strerror_r+0x2b8>)
 80063c0:	e7e5      	b.n	800638e <_strerror_r+0x132>
 80063c2:	4b55      	ldr	r3, [pc, #340]	; (8006518 <_strerror_r+0x2bc>)
 80063c4:	e7e3      	b.n	800638e <_strerror_r+0x132>
 80063c6:	4b55      	ldr	r3, [pc, #340]	; (800651c <_strerror_r+0x2c0>)
 80063c8:	e7e1      	b.n	800638e <_strerror_r+0x132>
 80063ca:	4b55      	ldr	r3, [pc, #340]	; (8006520 <_strerror_r+0x2c4>)
 80063cc:	e7df      	b.n	800638e <_strerror_r+0x132>
 80063ce:	4b55      	ldr	r3, [pc, #340]	; (8006524 <_strerror_r+0x2c8>)
 80063d0:	e7dd      	b.n	800638e <_strerror_r+0x132>
 80063d2:	4b55      	ldr	r3, [pc, #340]	; (8006528 <_strerror_r+0x2cc>)
 80063d4:	e7db      	b.n	800638e <_strerror_r+0x132>
 80063d6:	4b55      	ldr	r3, [pc, #340]	; (800652c <_strerror_r+0x2d0>)
 80063d8:	e7d9      	b.n	800638e <_strerror_r+0x132>
 80063da:	4b55      	ldr	r3, [pc, #340]	; (8006530 <_strerror_r+0x2d4>)
 80063dc:	e7d7      	b.n	800638e <_strerror_r+0x132>
 80063de:	4b55      	ldr	r3, [pc, #340]	; (8006534 <_strerror_r+0x2d8>)
 80063e0:	e7d5      	b.n	800638e <_strerror_r+0x132>
 80063e2:	4b55      	ldr	r3, [pc, #340]	; (8006538 <_strerror_r+0x2dc>)
 80063e4:	e7d3      	b.n	800638e <_strerror_r+0x132>
 80063e6:	4b55      	ldr	r3, [pc, #340]	; (800653c <_strerror_r+0x2e0>)
 80063e8:	e7d1      	b.n	800638e <_strerror_r+0x132>
 80063ea:	4b55      	ldr	r3, [pc, #340]	; (8006540 <_strerror_r+0x2e4>)
 80063ec:	e7cf      	b.n	800638e <_strerror_r+0x132>
 80063ee:	4b55      	ldr	r3, [pc, #340]	; (8006544 <_strerror_r+0x2e8>)
 80063f0:	e7cd      	b.n	800638e <_strerror_r+0x132>
 80063f2:	4b55      	ldr	r3, [pc, #340]	; (8006548 <_strerror_r+0x2ec>)
 80063f4:	e7cb      	b.n	800638e <_strerror_r+0x132>
 80063f6:	4b55      	ldr	r3, [pc, #340]	; (800654c <_strerror_r+0x2f0>)
 80063f8:	e7c9      	b.n	800638e <_strerror_r+0x132>
 80063fa:	4b55      	ldr	r3, [pc, #340]	; (8006550 <_strerror_r+0x2f4>)
 80063fc:	e7c7      	b.n	800638e <_strerror_r+0x132>
 80063fe:	4b55      	ldr	r3, [pc, #340]	; (8006554 <_strerror_r+0x2f8>)
 8006400:	e7c5      	b.n	800638e <_strerror_r+0x132>
 8006402:	4b55      	ldr	r3, [pc, #340]	; (8006558 <_strerror_r+0x2fc>)
 8006404:	e7c3      	b.n	800638e <_strerror_r+0x132>
 8006406:	4b55      	ldr	r3, [pc, #340]	; (800655c <_strerror_r+0x300>)
 8006408:	e7c1      	b.n	800638e <_strerror_r+0x132>
 800640a:	4b55      	ldr	r3, [pc, #340]	; (8006560 <_strerror_r+0x304>)
 800640c:	e7bf      	b.n	800638e <_strerror_r+0x132>
 800640e:	4b55      	ldr	r3, [pc, #340]	; (8006564 <_strerror_r+0x308>)
 8006410:	e7bd      	b.n	800638e <_strerror_r+0x132>
 8006412:	4b55      	ldr	r3, [pc, #340]	; (8006568 <_strerror_r+0x30c>)
 8006414:	e7bb      	b.n	800638e <_strerror_r+0x132>
 8006416:	4b55      	ldr	r3, [pc, #340]	; (800656c <_strerror_r+0x310>)
 8006418:	e7b9      	b.n	800638e <_strerror_r+0x132>
 800641a:	4b55      	ldr	r3, [pc, #340]	; (8006570 <_strerror_r+0x314>)
 800641c:	e7b7      	b.n	800638e <_strerror_r+0x132>
 800641e:	4b55      	ldr	r3, [pc, #340]	; (8006574 <_strerror_r+0x318>)
 8006420:	e7b5      	b.n	800638e <_strerror_r+0x132>
 8006422:	4b55      	ldr	r3, [pc, #340]	; (8006578 <_strerror_r+0x31c>)
 8006424:	e7b3      	b.n	800638e <_strerror_r+0x132>
 8006426:	4b55      	ldr	r3, [pc, #340]	; (800657c <_strerror_r+0x320>)
 8006428:	e7b1      	b.n	800638e <_strerror_r+0x132>
 800642a:	4b55      	ldr	r3, [pc, #340]	; (8006580 <_strerror_r+0x324>)
 800642c:	e7af      	b.n	800638e <_strerror_r+0x132>
 800642e:	4b55      	ldr	r3, [pc, #340]	; (8006584 <_strerror_r+0x328>)
 8006430:	e7ad      	b.n	800638e <_strerror_r+0x132>
 8006432:	4b55      	ldr	r3, [pc, #340]	; (8006588 <_strerror_r+0x32c>)
 8006434:	e7ab      	b.n	800638e <_strerror_r+0x132>
 8006436:	4b55      	ldr	r3, [pc, #340]	; (800658c <_strerror_r+0x330>)
 8006438:	e7a9      	b.n	800638e <_strerror_r+0x132>
 800643a:	4b55      	ldr	r3, [pc, #340]	; (8006590 <_strerror_r+0x334>)
 800643c:	e7a7      	b.n	800638e <_strerror_r+0x132>
 800643e:	4b55      	ldr	r3, [pc, #340]	; (8006594 <_strerror_r+0x338>)
 8006440:	e7a5      	b.n	800638e <_strerror_r+0x132>
 8006442:	4b55      	ldr	r3, [pc, #340]	; (8006598 <_strerror_r+0x33c>)
 8006444:	e7a3      	b.n	800638e <_strerror_r+0x132>
 8006446:	4b55      	ldr	r3, [pc, #340]	; (800659c <_strerror_r+0x340>)
 8006448:	e7a1      	b.n	800638e <_strerror_r+0x132>
 800644a:	4b55      	ldr	r3, [pc, #340]	; (80065a0 <_strerror_r+0x344>)
 800644c:	e79f      	b.n	800638e <_strerror_r+0x132>
 800644e:	4b55      	ldr	r3, [pc, #340]	; (80065a4 <_strerror_r+0x348>)
 8006450:	e79d      	b.n	800638e <_strerror_r+0x132>
 8006452:	4b55      	ldr	r3, [pc, #340]	; (80065a8 <_strerror_r+0x34c>)
 8006454:	e79b      	b.n	800638e <_strerror_r+0x132>
 8006456:	4b55      	ldr	r3, [pc, #340]	; (80065ac <_strerror_r+0x350>)
 8006458:	e799      	b.n	800638e <_strerror_r+0x132>
 800645a:	4b55      	ldr	r3, [pc, #340]	; (80065b0 <_strerror_r+0x354>)
 800645c:	e797      	b.n	800638e <_strerror_r+0x132>
 800645e:	4b55      	ldr	r3, [pc, #340]	; (80065b4 <_strerror_r+0x358>)
 8006460:	e795      	b.n	800638e <_strerror_r+0x132>
 8006462:	4b55      	ldr	r3, [pc, #340]	; (80065b8 <_strerror_r+0x35c>)
 8006464:	e793      	b.n	800638e <_strerror_r+0x132>
 8006466:	4b55      	ldr	r3, [pc, #340]	; (80065bc <_strerror_r+0x360>)
 8006468:	e791      	b.n	800638e <_strerror_r+0x132>
 800646a:	4b55      	ldr	r3, [pc, #340]	; (80065c0 <_strerror_r+0x364>)
 800646c:	e78f      	b.n	800638e <_strerror_r+0x132>
 800646e:	4b55      	ldr	r3, [pc, #340]	; (80065c4 <_strerror_r+0x368>)
 8006470:	e78d      	b.n	800638e <_strerror_r+0x132>
 8006472:	4b55      	ldr	r3, [pc, #340]	; (80065c8 <_strerror_r+0x36c>)
 8006474:	e78b      	b.n	800638e <_strerror_r+0x132>
 8006476:	4b55      	ldr	r3, [pc, #340]	; (80065cc <_strerror_r+0x370>)
 8006478:	e789      	b.n	800638e <_strerror_r+0x132>
 800647a:	4b55      	ldr	r3, [pc, #340]	; (80065d0 <_strerror_r+0x374>)
 800647c:	e787      	b.n	800638e <_strerror_r+0x132>
 800647e:	4b55      	ldr	r3, [pc, #340]	; (80065d4 <_strerror_r+0x378>)
 8006480:	e785      	b.n	800638e <_strerror_r+0x132>
 8006482:	4b55      	ldr	r3, [pc, #340]	; (80065d8 <_strerror_r+0x37c>)
 8006484:	e783      	b.n	800638e <_strerror_r+0x132>
 8006486:	4b55      	ldr	r3, [pc, #340]	; (80065dc <_strerror_r+0x380>)
 8006488:	e781      	b.n	800638e <_strerror_r+0x132>
 800648a:	4b55      	ldr	r3, [pc, #340]	; (80065e0 <_strerror_r+0x384>)
 800648c:	e77f      	b.n	800638e <_strerror_r+0x132>
 800648e:	4b55      	ldr	r3, [pc, #340]	; (80065e4 <_strerror_r+0x388>)
 8006490:	e77d      	b.n	800638e <_strerror_r+0x132>
 8006492:	4b55      	ldr	r3, [pc, #340]	; (80065e8 <_strerror_r+0x38c>)
 8006494:	e77b      	b.n	800638e <_strerror_r+0x132>
 8006496:	4b55      	ldr	r3, [pc, #340]	; (80065ec <_strerror_r+0x390>)
 8006498:	e779      	b.n	800638e <_strerror_r+0x132>
 800649a:	4b55      	ldr	r3, [pc, #340]	; (80065f0 <_strerror_r+0x394>)
 800649c:	e777      	b.n	800638e <_strerror_r+0x132>
 800649e:	4b55      	ldr	r3, [pc, #340]	; (80065f4 <_strerror_r+0x398>)
 80064a0:	e775      	b.n	800638e <_strerror_r+0x132>
 80064a2:	4b55      	ldr	r3, [pc, #340]	; (80065f8 <_strerror_r+0x39c>)
 80064a4:	e773      	b.n	800638e <_strerror_r+0x132>
 80064a6:	4b55      	ldr	r3, [pc, #340]	; (80065fc <_strerror_r+0x3a0>)
 80064a8:	e771      	b.n	800638e <_strerror_r+0x132>
 80064aa:	4b55      	ldr	r3, [pc, #340]	; (8006600 <_strerror_r+0x3a4>)
 80064ac:	e76f      	b.n	800638e <_strerror_r+0x132>
 80064ae:	4b55      	ldr	r3, [pc, #340]	; (8006604 <_strerror_r+0x3a8>)
 80064b0:	e76d      	b.n	800638e <_strerror_r+0x132>
 80064b2:	4b55      	ldr	r3, [pc, #340]	; (8006608 <_strerror_r+0x3ac>)
 80064b4:	e76b      	b.n	800638e <_strerror_r+0x132>
 80064b6:	4b55      	ldr	r3, [pc, #340]	; (800660c <_strerror_r+0x3b0>)
 80064b8:	e769      	b.n	800638e <_strerror_r+0x132>
 80064ba:	4b55      	ldr	r3, [pc, #340]	; (8006610 <_strerror_r+0x3b4>)
 80064bc:	e767      	b.n	800638e <_strerror_r+0x132>
 80064be:	4b55      	ldr	r3, [pc, #340]	; (8006614 <_strerror_r+0x3b8>)
 80064c0:	e765      	b.n	800638e <_strerror_r+0x132>
 80064c2:	4b55      	ldr	r3, [pc, #340]	; (8006618 <_strerror_r+0x3bc>)
 80064c4:	e763      	b.n	800638e <_strerror_r+0x132>
 80064c6:	4b55      	ldr	r3, [pc, #340]	; (800661c <_strerror_r+0x3c0>)
 80064c8:	e761      	b.n	800638e <_strerror_r+0x132>
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	bf14      	ite	ne
 80064ce:	461a      	movne	r2, r3
 80064d0:	4622      	moveq	r2, r4
 80064d2:	f000 f8a9 	bl	8006628 <_user_strerror>
 80064d6:	4b52      	ldr	r3, [pc, #328]	; (8006620 <_strerror_r+0x3c4>)
 80064d8:	2800      	cmp	r0, #0
 80064da:	bf18      	it	ne
 80064dc:	4603      	movne	r3, r0
 80064de:	e756      	b.n	800638e <_strerror_r+0x132>
 80064e0:	4b50      	ldr	r3, [pc, #320]	; (8006624 <_strerror_r+0x3c8>)
 80064e2:	e754      	b.n	800638e <_strerror_r+0x132>
 80064e4:	080072a5 	.word	0x080072a5
 80064e8:	080072af 	.word	0x080072af
 80064ec:	080072c9 	.word	0x080072c9
 80064f0:	080072d9 	.word	0x080072d9
 80064f4:	080072f1 	.word	0x080072f1
 80064f8:	080072fb 	.word	0x080072fb
 80064fc:	08007315 	.word	0x08007315
 8006500:	08007327 	.word	0x08007327
 8006504:	08007339 	.word	0x08007339
 8006508:	08007352 	.word	0x08007352
 800650c:	08007362 	.word	0x08007362
 8006510:	0800736e 	.word	0x0800736e
 8006514:	0800738b 	.word	0x0800738b
 8006518:	0800739d 	.word	0x0800739d
 800651c:	080073ae 	.word	0x080073ae
 8006520:	080073c0 	.word	0x080073c0
 8006524:	080073cc 	.word	0x080073cc
 8006528:	080073e4 	.word	0x080073e4
 800652c:	080073f0 	.word	0x080073f0
 8006530:	08007402 	.word	0x08007402
 8006534:	08007411 	.word	0x08007411
 8006538:	08007421 	.word	0x08007421
 800653c:	0800742e 	.word	0x0800742e
 8006540:	0800744d 	.word	0x0800744d
 8006544:	0800745c 	.word	0x0800745c
 8006548:	0800746d 	.word	0x0800746d
 800654c:	08007491 	.word	0x08007491
 8006550:	080074af 	.word	0x080074af
 8006554:	080074cd 	.word	0x080074cd
 8006558:	080074ed 	.word	0x080074ed
 800655c:	08007504 	.word	0x08007504
 8006560:	08007513 	.word	0x08007513
 8006564:	08007522 	.word	0x08007522
 8006568:	08007536 	.word	0x08007536
 800656c:	0800754e 	.word	0x0800754e
 8006570:	0800755c 	.word	0x0800755c
 8006574:	08007569 	.word	0x08007569
 8006578:	0800757f 	.word	0x0800757f
 800657c:	0800758e 	.word	0x0800758e
 8006580:	0800759a 	.word	0x0800759a
 8006584:	080075c9 	.word	0x080075c9
 8006588:	080075da 	.word	0x080075da
 800658c:	080075f5 	.word	0x080075f5
 8006590:	08007608 	.word	0x08007608
 8006594:	0800761e 	.word	0x0800761e
 8006598:	08007627 	.word	0x08007627
 800659c:	0800763e 	.word	0x0800763e
 80065a0:	08007646 	.word	0x08007646
 80065a4:	08007653 	.word	0x08007653
 80065a8:	08007668 	.word	0x08007668
 80065ac:	0800767c 	.word	0x0800767c
 80065b0:	08007694 	.word	0x08007694
 80065b4:	080076a3 	.word	0x080076a3
 80065b8:	080076b4 	.word	0x080076b4
 80065bc:	080076c7 	.word	0x080076c7
 80065c0:	080076d3 	.word	0x080076d3
 80065c4:	080076ec 	.word	0x080076ec
 80065c8:	08007700 	.word	0x08007700
 80065cc:	0800771b 	.word	0x0800771b
 80065d0:	08007733 	.word	0x08007733
 80065d4:	0800774d 	.word	0x0800774d
 80065d8:	08007755 	.word	0x08007755
 80065dc:	08007785 	.word	0x08007785
 80065e0:	080077a4 	.word	0x080077a4
 80065e4:	080077c3 	.word	0x080077c3
 80065e8:	080077da 	.word	0x080077da
 80065ec:	080077ed 	.word	0x080077ed
 80065f0:	08007806 	.word	0x08007806
 80065f4:	0800781d 	.word	0x0800781d
 80065f8:	08007833 	.word	0x08007833
 80065fc:	08007854 	.word	0x08007854
 8006600:	0800786c 	.word	0x0800786c
 8006604:	08007888 	.word	0x08007888
 8006608:	0800789b 	.word	0x0800789b
 800660c:	080078b1 	.word	0x080078b1
 8006610:	080078c5 	.word	0x080078c5
 8006614:	080078e7 	.word	0x080078e7
 8006618:	0800790d 	.word	0x0800790d
 800661c:	0800791e 	.word	0x0800791e
 8006620:	080072a4 	.word	0x080072a4
 8006624:	08007933 	.word	0x08007933

08006628 <_user_strerror>:
 8006628:	2000      	movs	r0, #0
 800662a:	4770      	bx	lr

0800662c <_vsiprintf_r>:
 800662c:	b500      	push	{lr}
 800662e:	b09b      	sub	sp, #108	; 0x6c
 8006630:	9100      	str	r1, [sp, #0]
 8006632:	9104      	str	r1, [sp, #16]
 8006634:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006638:	9105      	str	r1, [sp, #20]
 800663a:	9102      	str	r1, [sp, #8]
 800663c:	4905      	ldr	r1, [pc, #20]	; (8006654 <_vsiprintf_r+0x28>)
 800663e:	9103      	str	r1, [sp, #12]
 8006640:	4669      	mov	r1, sp
 8006642:	f000 fa85 	bl	8006b50 <_svfiprintf_r>
 8006646:	9b00      	ldr	r3, [sp, #0]
 8006648:	2200      	movs	r2, #0
 800664a:	701a      	strb	r2, [r3, #0]
 800664c:	b01b      	add	sp, #108	; 0x6c
 800664e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006652:	bf00      	nop
 8006654:	ffff0208 	.word	0xffff0208

08006658 <vsiprintf>:
 8006658:	4613      	mov	r3, r2
 800665a:	460a      	mov	r2, r1
 800665c:	4601      	mov	r1, r0
 800665e:	4802      	ldr	r0, [pc, #8]	; (8006668 <vsiprintf+0x10>)
 8006660:	6800      	ldr	r0, [r0, #0]
 8006662:	f7ff bfe3 	b.w	800662c <_vsiprintf_r>
 8006666:	bf00      	nop
 8006668:	2000000c 	.word	0x2000000c

0800666c <_write_r>:
 800666c:	b538      	push	{r3, r4, r5, lr}
 800666e:	4d07      	ldr	r5, [pc, #28]	; (800668c <_write_r+0x20>)
 8006670:	4604      	mov	r4, r0
 8006672:	4608      	mov	r0, r1
 8006674:	4611      	mov	r1, r2
 8006676:	2200      	movs	r2, #0
 8006678:	602a      	str	r2, [r5, #0]
 800667a:	461a      	mov	r2, r3
 800667c:	f7fb f805 	bl	800168a <_write>
 8006680:	1c43      	adds	r3, r0, #1
 8006682:	d102      	bne.n	800668a <_write_r+0x1e>
 8006684:	682b      	ldr	r3, [r5, #0]
 8006686:	b103      	cbz	r3, 800668a <_write_r+0x1e>
 8006688:	6023      	str	r3, [r4, #0]
 800668a:	bd38      	pop	{r3, r4, r5, pc}
 800668c:	200002e8 	.word	0x200002e8

08006690 <__sflush_r>:
 8006690:	898a      	ldrh	r2, [r1, #12]
 8006692:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006696:	4605      	mov	r5, r0
 8006698:	0710      	lsls	r0, r2, #28
 800669a:	460c      	mov	r4, r1
 800669c:	d458      	bmi.n	8006750 <__sflush_r+0xc0>
 800669e:	684b      	ldr	r3, [r1, #4]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	dc05      	bgt.n	80066b0 <__sflush_r+0x20>
 80066a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	dc02      	bgt.n	80066b0 <__sflush_r+0x20>
 80066aa:	2000      	movs	r0, #0
 80066ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066b2:	2e00      	cmp	r6, #0
 80066b4:	d0f9      	beq.n	80066aa <__sflush_r+0x1a>
 80066b6:	2300      	movs	r3, #0
 80066b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80066bc:	682f      	ldr	r7, [r5, #0]
 80066be:	602b      	str	r3, [r5, #0]
 80066c0:	d032      	beq.n	8006728 <__sflush_r+0x98>
 80066c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80066c4:	89a3      	ldrh	r3, [r4, #12]
 80066c6:	075a      	lsls	r2, r3, #29
 80066c8:	d505      	bpl.n	80066d6 <__sflush_r+0x46>
 80066ca:	6863      	ldr	r3, [r4, #4]
 80066cc:	1ac0      	subs	r0, r0, r3
 80066ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80066d0:	b10b      	cbz	r3, 80066d6 <__sflush_r+0x46>
 80066d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80066d4:	1ac0      	subs	r0, r0, r3
 80066d6:	2300      	movs	r3, #0
 80066d8:	4602      	mov	r2, r0
 80066da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066dc:	6a21      	ldr	r1, [r4, #32]
 80066de:	4628      	mov	r0, r5
 80066e0:	47b0      	blx	r6
 80066e2:	1c43      	adds	r3, r0, #1
 80066e4:	89a3      	ldrh	r3, [r4, #12]
 80066e6:	d106      	bne.n	80066f6 <__sflush_r+0x66>
 80066e8:	6829      	ldr	r1, [r5, #0]
 80066ea:	291d      	cmp	r1, #29
 80066ec:	d82c      	bhi.n	8006748 <__sflush_r+0xb8>
 80066ee:	4a2a      	ldr	r2, [pc, #168]	; (8006798 <__sflush_r+0x108>)
 80066f0:	40ca      	lsrs	r2, r1
 80066f2:	07d6      	lsls	r6, r2, #31
 80066f4:	d528      	bpl.n	8006748 <__sflush_r+0xb8>
 80066f6:	2200      	movs	r2, #0
 80066f8:	6062      	str	r2, [r4, #4]
 80066fa:	04d9      	lsls	r1, r3, #19
 80066fc:	6922      	ldr	r2, [r4, #16]
 80066fe:	6022      	str	r2, [r4, #0]
 8006700:	d504      	bpl.n	800670c <__sflush_r+0x7c>
 8006702:	1c42      	adds	r2, r0, #1
 8006704:	d101      	bne.n	800670a <__sflush_r+0x7a>
 8006706:	682b      	ldr	r3, [r5, #0]
 8006708:	b903      	cbnz	r3, 800670c <__sflush_r+0x7c>
 800670a:	6560      	str	r0, [r4, #84]	; 0x54
 800670c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800670e:	602f      	str	r7, [r5, #0]
 8006710:	2900      	cmp	r1, #0
 8006712:	d0ca      	beq.n	80066aa <__sflush_r+0x1a>
 8006714:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006718:	4299      	cmp	r1, r3
 800671a:	d002      	beq.n	8006722 <__sflush_r+0x92>
 800671c:	4628      	mov	r0, r5
 800671e:	f7ff fc0b 	bl	8005f38 <_free_r>
 8006722:	2000      	movs	r0, #0
 8006724:	6360      	str	r0, [r4, #52]	; 0x34
 8006726:	e7c1      	b.n	80066ac <__sflush_r+0x1c>
 8006728:	6a21      	ldr	r1, [r4, #32]
 800672a:	2301      	movs	r3, #1
 800672c:	4628      	mov	r0, r5
 800672e:	47b0      	blx	r6
 8006730:	1c41      	adds	r1, r0, #1
 8006732:	d1c7      	bne.n	80066c4 <__sflush_r+0x34>
 8006734:	682b      	ldr	r3, [r5, #0]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d0c4      	beq.n	80066c4 <__sflush_r+0x34>
 800673a:	2b1d      	cmp	r3, #29
 800673c:	d001      	beq.n	8006742 <__sflush_r+0xb2>
 800673e:	2b16      	cmp	r3, #22
 8006740:	d101      	bne.n	8006746 <__sflush_r+0xb6>
 8006742:	602f      	str	r7, [r5, #0]
 8006744:	e7b1      	b.n	80066aa <__sflush_r+0x1a>
 8006746:	89a3      	ldrh	r3, [r4, #12]
 8006748:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800674c:	81a3      	strh	r3, [r4, #12]
 800674e:	e7ad      	b.n	80066ac <__sflush_r+0x1c>
 8006750:	690f      	ldr	r7, [r1, #16]
 8006752:	2f00      	cmp	r7, #0
 8006754:	d0a9      	beq.n	80066aa <__sflush_r+0x1a>
 8006756:	0793      	lsls	r3, r2, #30
 8006758:	680e      	ldr	r6, [r1, #0]
 800675a:	bf08      	it	eq
 800675c:	694b      	ldreq	r3, [r1, #20]
 800675e:	600f      	str	r7, [r1, #0]
 8006760:	bf18      	it	ne
 8006762:	2300      	movne	r3, #0
 8006764:	eba6 0807 	sub.w	r8, r6, r7
 8006768:	608b      	str	r3, [r1, #8]
 800676a:	f1b8 0f00 	cmp.w	r8, #0
 800676e:	dd9c      	ble.n	80066aa <__sflush_r+0x1a>
 8006770:	6a21      	ldr	r1, [r4, #32]
 8006772:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006774:	4643      	mov	r3, r8
 8006776:	463a      	mov	r2, r7
 8006778:	4628      	mov	r0, r5
 800677a:	47b0      	blx	r6
 800677c:	2800      	cmp	r0, #0
 800677e:	dc06      	bgt.n	800678e <__sflush_r+0xfe>
 8006780:	89a3      	ldrh	r3, [r4, #12]
 8006782:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006786:	81a3      	strh	r3, [r4, #12]
 8006788:	f04f 30ff 	mov.w	r0, #4294967295
 800678c:	e78e      	b.n	80066ac <__sflush_r+0x1c>
 800678e:	4407      	add	r7, r0
 8006790:	eba8 0800 	sub.w	r8, r8, r0
 8006794:	e7e9      	b.n	800676a <__sflush_r+0xda>
 8006796:	bf00      	nop
 8006798:	20400001 	.word	0x20400001

0800679c <_fflush_r>:
 800679c:	b538      	push	{r3, r4, r5, lr}
 800679e:	690b      	ldr	r3, [r1, #16]
 80067a0:	4605      	mov	r5, r0
 80067a2:	460c      	mov	r4, r1
 80067a4:	b913      	cbnz	r3, 80067ac <_fflush_r+0x10>
 80067a6:	2500      	movs	r5, #0
 80067a8:	4628      	mov	r0, r5
 80067aa:	bd38      	pop	{r3, r4, r5, pc}
 80067ac:	b118      	cbz	r0, 80067b6 <_fflush_r+0x1a>
 80067ae:	6983      	ldr	r3, [r0, #24]
 80067b0:	b90b      	cbnz	r3, 80067b6 <_fflush_r+0x1a>
 80067b2:	f000 f8c5 	bl	8006940 <__sinit>
 80067b6:	4b14      	ldr	r3, [pc, #80]	; (8006808 <_fflush_r+0x6c>)
 80067b8:	429c      	cmp	r4, r3
 80067ba:	d11b      	bne.n	80067f4 <_fflush_r+0x58>
 80067bc:	686c      	ldr	r4, [r5, #4]
 80067be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d0ef      	beq.n	80067a6 <_fflush_r+0xa>
 80067c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80067c8:	07d0      	lsls	r0, r2, #31
 80067ca:	d404      	bmi.n	80067d6 <_fflush_r+0x3a>
 80067cc:	0599      	lsls	r1, r3, #22
 80067ce:	d402      	bmi.n	80067d6 <_fflush_r+0x3a>
 80067d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067d2:	f000 f953 	bl	8006a7c <__retarget_lock_acquire_recursive>
 80067d6:	4628      	mov	r0, r5
 80067d8:	4621      	mov	r1, r4
 80067da:	f7ff ff59 	bl	8006690 <__sflush_r>
 80067de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80067e0:	07da      	lsls	r2, r3, #31
 80067e2:	4605      	mov	r5, r0
 80067e4:	d4e0      	bmi.n	80067a8 <_fflush_r+0xc>
 80067e6:	89a3      	ldrh	r3, [r4, #12]
 80067e8:	059b      	lsls	r3, r3, #22
 80067ea:	d4dd      	bmi.n	80067a8 <_fflush_r+0xc>
 80067ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067ee:	f000 f946 	bl	8006a7e <__retarget_lock_release_recursive>
 80067f2:	e7d9      	b.n	80067a8 <_fflush_r+0xc>
 80067f4:	4b05      	ldr	r3, [pc, #20]	; (800680c <_fflush_r+0x70>)
 80067f6:	429c      	cmp	r4, r3
 80067f8:	d101      	bne.n	80067fe <_fflush_r+0x62>
 80067fa:	68ac      	ldr	r4, [r5, #8]
 80067fc:	e7df      	b.n	80067be <_fflush_r+0x22>
 80067fe:	4b04      	ldr	r3, [pc, #16]	; (8006810 <_fflush_r+0x74>)
 8006800:	429c      	cmp	r4, r3
 8006802:	bf08      	it	eq
 8006804:	68ec      	ldreq	r4, [r5, #12]
 8006806:	e7da      	b.n	80067be <_fflush_r+0x22>
 8006808:	0800795c 	.word	0x0800795c
 800680c:	0800797c 	.word	0x0800797c
 8006810:	0800793c 	.word	0x0800793c

08006814 <fileno>:
 8006814:	b570      	push	{r4, r5, r6, lr}
 8006816:	4e1a      	ldr	r6, [pc, #104]	; (8006880 <fileno+0x6c>)
 8006818:	6835      	ldr	r5, [r6, #0]
 800681a:	4604      	mov	r4, r0
 800681c:	b125      	cbz	r5, 8006828 <fileno+0x14>
 800681e:	69ab      	ldr	r3, [r5, #24]
 8006820:	b913      	cbnz	r3, 8006828 <fileno+0x14>
 8006822:	4628      	mov	r0, r5
 8006824:	f000 f88c 	bl	8006940 <__sinit>
 8006828:	4b16      	ldr	r3, [pc, #88]	; (8006884 <fileno+0x70>)
 800682a:	429c      	cmp	r4, r3
 800682c:	d118      	bne.n	8006860 <fileno+0x4c>
 800682e:	686c      	ldr	r4, [r5, #4]
 8006830:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006832:	07d8      	lsls	r0, r3, #31
 8006834:	d405      	bmi.n	8006842 <fileno+0x2e>
 8006836:	89a3      	ldrh	r3, [r4, #12]
 8006838:	0599      	lsls	r1, r3, #22
 800683a:	d402      	bmi.n	8006842 <fileno+0x2e>
 800683c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800683e:	f000 f91d 	bl	8006a7c <__retarget_lock_acquire_recursive>
 8006842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006846:	b1ab      	cbz	r3, 8006874 <fileno+0x60>
 8006848:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
 800684c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800684e:	07d2      	lsls	r2, r2, #31
 8006850:	d404      	bmi.n	800685c <fileno+0x48>
 8006852:	059b      	lsls	r3, r3, #22
 8006854:	d402      	bmi.n	800685c <fileno+0x48>
 8006856:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006858:	f000 f911 	bl	8006a7e <__retarget_lock_release_recursive>
 800685c:	4628      	mov	r0, r5
 800685e:	bd70      	pop	{r4, r5, r6, pc}
 8006860:	4b09      	ldr	r3, [pc, #36]	; (8006888 <fileno+0x74>)
 8006862:	429c      	cmp	r4, r3
 8006864:	d101      	bne.n	800686a <fileno+0x56>
 8006866:	68ac      	ldr	r4, [r5, #8]
 8006868:	e7e2      	b.n	8006830 <fileno+0x1c>
 800686a:	4b08      	ldr	r3, [pc, #32]	; (800688c <fileno+0x78>)
 800686c:	429c      	cmp	r4, r3
 800686e:	bf08      	it	eq
 8006870:	68ec      	ldreq	r4, [r5, #12]
 8006872:	e7dd      	b.n	8006830 <fileno+0x1c>
 8006874:	6832      	ldr	r2, [r6, #0]
 8006876:	2109      	movs	r1, #9
 8006878:	6011      	str	r1, [r2, #0]
 800687a:	f04f 35ff 	mov.w	r5, #4294967295
 800687e:	e7e5      	b.n	800684c <fileno+0x38>
 8006880:	2000000c 	.word	0x2000000c
 8006884:	0800795c 	.word	0x0800795c
 8006888:	0800797c 	.word	0x0800797c
 800688c:	0800793c 	.word	0x0800793c

08006890 <std>:
 8006890:	2300      	movs	r3, #0
 8006892:	b510      	push	{r4, lr}
 8006894:	4604      	mov	r4, r0
 8006896:	e9c0 3300 	strd	r3, r3, [r0]
 800689a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800689e:	6083      	str	r3, [r0, #8]
 80068a0:	8181      	strh	r1, [r0, #12]
 80068a2:	6643      	str	r3, [r0, #100]	; 0x64
 80068a4:	81c2      	strh	r2, [r0, #14]
 80068a6:	6183      	str	r3, [r0, #24]
 80068a8:	4619      	mov	r1, r3
 80068aa:	2208      	movs	r2, #8
 80068ac:	305c      	adds	r0, #92	; 0x5c
 80068ae:	f7ff fb3b 	bl	8005f28 <memset>
 80068b2:	4b05      	ldr	r3, [pc, #20]	; (80068c8 <std+0x38>)
 80068b4:	6263      	str	r3, [r4, #36]	; 0x24
 80068b6:	4b05      	ldr	r3, [pc, #20]	; (80068cc <std+0x3c>)
 80068b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80068ba:	4b05      	ldr	r3, [pc, #20]	; (80068d0 <std+0x40>)
 80068bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80068be:	4b05      	ldr	r3, [pc, #20]	; (80068d4 <std+0x44>)
 80068c0:	6224      	str	r4, [r4, #32]
 80068c2:	6323      	str	r3, [r4, #48]	; 0x30
 80068c4:	bd10      	pop	{r4, pc}
 80068c6:	bf00      	nop
 80068c8:	08007079 	.word	0x08007079
 80068cc:	0800709b 	.word	0x0800709b
 80068d0:	080070d3 	.word	0x080070d3
 80068d4:	080070f7 	.word	0x080070f7

080068d8 <_cleanup_r>:
 80068d8:	4901      	ldr	r1, [pc, #4]	; (80068e0 <_cleanup_r+0x8>)
 80068da:	f000 b8af 	b.w	8006a3c <_fwalk_reent>
 80068de:	bf00      	nop
 80068e0:	0800679d 	.word	0x0800679d

080068e4 <__sfmoreglue>:
 80068e4:	b570      	push	{r4, r5, r6, lr}
 80068e6:	2268      	movs	r2, #104	; 0x68
 80068e8:	1e4d      	subs	r5, r1, #1
 80068ea:	4355      	muls	r5, r2
 80068ec:	460e      	mov	r6, r1
 80068ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80068f2:	f7ff fb8d 	bl	8006010 <_malloc_r>
 80068f6:	4604      	mov	r4, r0
 80068f8:	b140      	cbz	r0, 800690c <__sfmoreglue+0x28>
 80068fa:	2100      	movs	r1, #0
 80068fc:	e9c0 1600 	strd	r1, r6, [r0]
 8006900:	300c      	adds	r0, #12
 8006902:	60a0      	str	r0, [r4, #8]
 8006904:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006908:	f7ff fb0e 	bl	8005f28 <memset>
 800690c:	4620      	mov	r0, r4
 800690e:	bd70      	pop	{r4, r5, r6, pc}

08006910 <__sfp_lock_acquire>:
 8006910:	4801      	ldr	r0, [pc, #4]	; (8006918 <__sfp_lock_acquire+0x8>)
 8006912:	f000 b8b3 	b.w	8006a7c <__retarget_lock_acquire_recursive>
 8006916:	bf00      	nop
 8006918:	200002e5 	.word	0x200002e5

0800691c <__sfp_lock_release>:
 800691c:	4801      	ldr	r0, [pc, #4]	; (8006924 <__sfp_lock_release+0x8>)
 800691e:	f000 b8ae 	b.w	8006a7e <__retarget_lock_release_recursive>
 8006922:	bf00      	nop
 8006924:	200002e5 	.word	0x200002e5

08006928 <__sinit_lock_acquire>:
 8006928:	4801      	ldr	r0, [pc, #4]	; (8006930 <__sinit_lock_acquire+0x8>)
 800692a:	f000 b8a7 	b.w	8006a7c <__retarget_lock_acquire_recursive>
 800692e:	bf00      	nop
 8006930:	200002e6 	.word	0x200002e6

08006934 <__sinit_lock_release>:
 8006934:	4801      	ldr	r0, [pc, #4]	; (800693c <__sinit_lock_release+0x8>)
 8006936:	f000 b8a2 	b.w	8006a7e <__retarget_lock_release_recursive>
 800693a:	bf00      	nop
 800693c:	200002e6 	.word	0x200002e6

08006940 <__sinit>:
 8006940:	b510      	push	{r4, lr}
 8006942:	4604      	mov	r4, r0
 8006944:	f7ff fff0 	bl	8006928 <__sinit_lock_acquire>
 8006948:	69a3      	ldr	r3, [r4, #24]
 800694a:	b11b      	cbz	r3, 8006954 <__sinit+0x14>
 800694c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006950:	f7ff bff0 	b.w	8006934 <__sinit_lock_release>
 8006954:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006958:	6523      	str	r3, [r4, #80]	; 0x50
 800695a:	4b13      	ldr	r3, [pc, #76]	; (80069a8 <__sinit+0x68>)
 800695c:	4a13      	ldr	r2, [pc, #76]	; (80069ac <__sinit+0x6c>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	62a2      	str	r2, [r4, #40]	; 0x28
 8006962:	42a3      	cmp	r3, r4
 8006964:	bf04      	itt	eq
 8006966:	2301      	moveq	r3, #1
 8006968:	61a3      	streq	r3, [r4, #24]
 800696a:	4620      	mov	r0, r4
 800696c:	f000 f820 	bl	80069b0 <__sfp>
 8006970:	6060      	str	r0, [r4, #4]
 8006972:	4620      	mov	r0, r4
 8006974:	f000 f81c 	bl	80069b0 <__sfp>
 8006978:	60a0      	str	r0, [r4, #8]
 800697a:	4620      	mov	r0, r4
 800697c:	f000 f818 	bl	80069b0 <__sfp>
 8006980:	2200      	movs	r2, #0
 8006982:	60e0      	str	r0, [r4, #12]
 8006984:	2104      	movs	r1, #4
 8006986:	6860      	ldr	r0, [r4, #4]
 8006988:	f7ff ff82 	bl	8006890 <std>
 800698c:	68a0      	ldr	r0, [r4, #8]
 800698e:	2201      	movs	r2, #1
 8006990:	2109      	movs	r1, #9
 8006992:	f7ff ff7d 	bl	8006890 <std>
 8006996:	68e0      	ldr	r0, [r4, #12]
 8006998:	2202      	movs	r2, #2
 800699a:	2112      	movs	r1, #18
 800699c:	f7ff ff78 	bl	8006890 <std>
 80069a0:	2301      	movs	r3, #1
 80069a2:	61a3      	str	r3, [r4, #24]
 80069a4:	e7d2      	b.n	800694c <__sinit+0xc>
 80069a6:	bf00      	nop
 80069a8:	0800729c 	.word	0x0800729c
 80069ac:	080068d9 	.word	0x080068d9

080069b0 <__sfp>:
 80069b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069b2:	4607      	mov	r7, r0
 80069b4:	f7ff ffac 	bl	8006910 <__sfp_lock_acquire>
 80069b8:	4b1e      	ldr	r3, [pc, #120]	; (8006a34 <__sfp+0x84>)
 80069ba:	681e      	ldr	r6, [r3, #0]
 80069bc:	69b3      	ldr	r3, [r6, #24]
 80069be:	b913      	cbnz	r3, 80069c6 <__sfp+0x16>
 80069c0:	4630      	mov	r0, r6
 80069c2:	f7ff ffbd 	bl	8006940 <__sinit>
 80069c6:	3648      	adds	r6, #72	; 0x48
 80069c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80069cc:	3b01      	subs	r3, #1
 80069ce:	d503      	bpl.n	80069d8 <__sfp+0x28>
 80069d0:	6833      	ldr	r3, [r6, #0]
 80069d2:	b30b      	cbz	r3, 8006a18 <__sfp+0x68>
 80069d4:	6836      	ldr	r6, [r6, #0]
 80069d6:	e7f7      	b.n	80069c8 <__sfp+0x18>
 80069d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80069dc:	b9d5      	cbnz	r5, 8006a14 <__sfp+0x64>
 80069de:	4b16      	ldr	r3, [pc, #88]	; (8006a38 <__sfp+0x88>)
 80069e0:	60e3      	str	r3, [r4, #12]
 80069e2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80069e6:	6665      	str	r5, [r4, #100]	; 0x64
 80069e8:	f000 f847 	bl	8006a7a <__retarget_lock_init_recursive>
 80069ec:	f7ff ff96 	bl	800691c <__sfp_lock_release>
 80069f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80069f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80069f8:	6025      	str	r5, [r4, #0]
 80069fa:	61a5      	str	r5, [r4, #24]
 80069fc:	2208      	movs	r2, #8
 80069fe:	4629      	mov	r1, r5
 8006a00:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006a04:	f7ff fa90 	bl	8005f28 <memset>
 8006a08:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006a0c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006a10:	4620      	mov	r0, r4
 8006a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a14:	3468      	adds	r4, #104	; 0x68
 8006a16:	e7d9      	b.n	80069cc <__sfp+0x1c>
 8006a18:	2104      	movs	r1, #4
 8006a1a:	4638      	mov	r0, r7
 8006a1c:	f7ff ff62 	bl	80068e4 <__sfmoreglue>
 8006a20:	4604      	mov	r4, r0
 8006a22:	6030      	str	r0, [r6, #0]
 8006a24:	2800      	cmp	r0, #0
 8006a26:	d1d5      	bne.n	80069d4 <__sfp+0x24>
 8006a28:	f7ff ff78 	bl	800691c <__sfp_lock_release>
 8006a2c:	230c      	movs	r3, #12
 8006a2e:	603b      	str	r3, [r7, #0]
 8006a30:	e7ee      	b.n	8006a10 <__sfp+0x60>
 8006a32:	bf00      	nop
 8006a34:	0800729c 	.word	0x0800729c
 8006a38:	ffff0001 	.word	0xffff0001

08006a3c <_fwalk_reent>:
 8006a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a40:	4606      	mov	r6, r0
 8006a42:	4688      	mov	r8, r1
 8006a44:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006a48:	2700      	movs	r7, #0
 8006a4a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a4e:	f1b9 0901 	subs.w	r9, r9, #1
 8006a52:	d505      	bpl.n	8006a60 <_fwalk_reent+0x24>
 8006a54:	6824      	ldr	r4, [r4, #0]
 8006a56:	2c00      	cmp	r4, #0
 8006a58:	d1f7      	bne.n	8006a4a <_fwalk_reent+0xe>
 8006a5a:	4638      	mov	r0, r7
 8006a5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a60:	89ab      	ldrh	r3, [r5, #12]
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d907      	bls.n	8006a76 <_fwalk_reent+0x3a>
 8006a66:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	d003      	beq.n	8006a76 <_fwalk_reent+0x3a>
 8006a6e:	4629      	mov	r1, r5
 8006a70:	4630      	mov	r0, r6
 8006a72:	47c0      	blx	r8
 8006a74:	4307      	orrs	r7, r0
 8006a76:	3568      	adds	r5, #104	; 0x68
 8006a78:	e7e9      	b.n	8006a4e <_fwalk_reent+0x12>

08006a7a <__retarget_lock_init_recursive>:
 8006a7a:	4770      	bx	lr

08006a7c <__retarget_lock_acquire_recursive>:
 8006a7c:	4770      	bx	lr

08006a7e <__retarget_lock_release_recursive>:
 8006a7e:	4770      	bx	lr

08006a80 <__malloc_lock>:
 8006a80:	4801      	ldr	r0, [pc, #4]	; (8006a88 <__malloc_lock+0x8>)
 8006a82:	f7ff bffb 	b.w	8006a7c <__retarget_lock_acquire_recursive>
 8006a86:	bf00      	nop
 8006a88:	200002e4 	.word	0x200002e4

08006a8c <__malloc_unlock>:
 8006a8c:	4801      	ldr	r0, [pc, #4]	; (8006a94 <__malloc_unlock+0x8>)
 8006a8e:	f7ff bff6 	b.w	8006a7e <__retarget_lock_release_recursive>
 8006a92:	bf00      	nop
 8006a94:	200002e4 	.word	0x200002e4

08006a98 <__ssputs_r>:
 8006a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a9c:	688e      	ldr	r6, [r1, #8]
 8006a9e:	429e      	cmp	r6, r3
 8006aa0:	4682      	mov	sl, r0
 8006aa2:	460c      	mov	r4, r1
 8006aa4:	4690      	mov	r8, r2
 8006aa6:	461f      	mov	r7, r3
 8006aa8:	d838      	bhi.n	8006b1c <__ssputs_r+0x84>
 8006aaa:	898a      	ldrh	r2, [r1, #12]
 8006aac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006ab0:	d032      	beq.n	8006b18 <__ssputs_r+0x80>
 8006ab2:	6825      	ldr	r5, [r4, #0]
 8006ab4:	6909      	ldr	r1, [r1, #16]
 8006ab6:	eba5 0901 	sub.w	r9, r5, r1
 8006aba:	6965      	ldr	r5, [r4, #20]
 8006abc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006ac0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	444b      	add	r3, r9
 8006ac8:	106d      	asrs	r5, r5, #1
 8006aca:	429d      	cmp	r5, r3
 8006acc:	bf38      	it	cc
 8006ace:	461d      	movcc	r5, r3
 8006ad0:	0553      	lsls	r3, r2, #21
 8006ad2:	d531      	bpl.n	8006b38 <__ssputs_r+0xa0>
 8006ad4:	4629      	mov	r1, r5
 8006ad6:	f7ff fa9b 	bl	8006010 <_malloc_r>
 8006ada:	4606      	mov	r6, r0
 8006adc:	b950      	cbnz	r0, 8006af4 <__ssputs_r+0x5c>
 8006ade:	230c      	movs	r3, #12
 8006ae0:	f8ca 3000 	str.w	r3, [sl]
 8006ae4:	89a3      	ldrh	r3, [r4, #12]
 8006ae6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006aea:	81a3      	strh	r3, [r4, #12]
 8006aec:	f04f 30ff 	mov.w	r0, #4294967295
 8006af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006af4:	6921      	ldr	r1, [r4, #16]
 8006af6:	464a      	mov	r2, r9
 8006af8:	f000 fb24 	bl	8007144 <memcpy>
 8006afc:	89a3      	ldrh	r3, [r4, #12]
 8006afe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006b02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b06:	81a3      	strh	r3, [r4, #12]
 8006b08:	6126      	str	r6, [r4, #16]
 8006b0a:	6165      	str	r5, [r4, #20]
 8006b0c:	444e      	add	r6, r9
 8006b0e:	eba5 0509 	sub.w	r5, r5, r9
 8006b12:	6026      	str	r6, [r4, #0]
 8006b14:	60a5      	str	r5, [r4, #8]
 8006b16:	463e      	mov	r6, r7
 8006b18:	42be      	cmp	r6, r7
 8006b1a:	d900      	bls.n	8006b1e <__ssputs_r+0x86>
 8006b1c:	463e      	mov	r6, r7
 8006b1e:	6820      	ldr	r0, [r4, #0]
 8006b20:	4632      	mov	r2, r6
 8006b22:	4641      	mov	r1, r8
 8006b24:	f000 fb1c 	bl	8007160 <memmove>
 8006b28:	68a3      	ldr	r3, [r4, #8]
 8006b2a:	1b9b      	subs	r3, r3, r6
 8006b2c:	60a3      	str	r3, [r4, #8]
 8006b2e:	6823      	ldr	r3, [r4, #0]
 8006b30:	4433      	add	r3, r6
 8006b32:	6023      	str	r3, [r4, #0]
 8006b34:	2000      	movs	r0, #0
 8006b36:	e7db      	b.n	8006af0 <__ssputs_r+0x58>
 8006b38:	462a      	mov	r2, r5
 8006b3a:	f000 fb2b 	bl	8007194 <_realloc_r>
 8006b3e:	4606      	mov	r6, r0
 8006b40:	2800      	cmp	r0, #0
 8006b42:	d1e1      	bne.n	8006b08 <__ssputs_r+0x70>
 8006b44:	6921      	ldr	r1, [r4, #16]
 8006b46:	4650      	mov	r0, sl
 8006b48:	f7ff f9f6 	bl	8005f38 <_free_r>
 8006b4c:	e7c7      	b.n	8006ade <__ssputs_r+0x46>
	...

08006b50 <_svfiprintf_r>:
 8006b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b54:	4698      	mov	r8, r3
 8006b56:	898b      	ldrh	r3, [r1, #12]
 8006b58:	061b      	lsls	r3, r3, #24
 8006b5a:	b09d      	sub	sp, #116	; 0x74
 8006b5c:	4607      	mov	r7, r0
 8006b5e:	460d      	mov	r5, r1
 8006b60:	4614      	mov	r4, r2
 8006b62:	d50e      	bpl.n	8006b82 <_svfiprintf_r+0x32>
 8006b64:	690b      	ldr	r3, [r1, #16]
 8006b66:	b963      	cbnz	r3, 8006b82 <_svfiprintf_r+0x32>
 8006b68:	2140      	movs	r1, #64	; 0x40
 8006b6a:	f7ff fa51 	bl	8006010 <_malloc_r>
 8006b6e:	6028      	str	r0, [r5, #0]
 8006b70:	6128      	str	r0, [r5, #16]
 8006b72:	b920      	cbnz	r0, 8006b7e <_svfiprintf_r+0x2e>
 8006b74:	230c      	movs	r3, #12
 8006b76:	603b      	str	r3, [r7, #0]
 8006b78:	f04f 30ff 	mov.w	r0, #4294967295
 8006b7c:	e0d1      	b.n	8006d22 <_svfiprintf_r+0x1d2>
 8006b7e:	2340      	movs	r3, #64	; 0x40
 8006b80:	616b      	str	r3, [r5, #20]
 8006b82:	2300      	movs	r3, #0
 8006b84:	9309      	str	r3, [sp, #36]	; 0x24
 8006b86:	2320      	movs	r3, #32
 8006b88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b90:	2330      	movs	r3, #48	; 0x30
 8006b92:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006d3c <_svfiprintf_r+0x1ec>
 8006b96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b9a:	f04f 0901 	mov.w	r9, #1
 8006b9e:	4623      	mov	r3, r4
 8006ba0:	469a      	mov	sl, r3
 8006ba2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ba6:	b10a      	cbz	r2, 8006bac <_svfiprintf_r+0x5c>
 8006ba8:	2a25      	cmp	r2, #37	; 0x25
 8006baa:	d1f9      	bne.n	8006ba0 <_svfiprintf_r+0x50>
 8006bac:	ebba 0b04 	subs.w	fp, sl, r4
 8006bb0:	d00b      	beq.n	8006bca <_svfiprintf_r+0x7a>
 8006bb2:	465b      	mov	r3, fp
 8006bb4:	4622      	mov	r2, r4
 8006bb6:	4629      	mov	r1, r5
 8006bb8:	4638      	mov	r0, r7
 8006bba:	f7ff ff6d 	bl	8006a98 <__ssputs_r>
 8006bbe:	3001      	adds	r0, #1
 8006bc0:	f000 80aa 	beq.w	8006d18 <_svfiprintf_r+0x1c8>
 8006bc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bc6:	445a      	add	r2, fp
 8006bc8:	9209      	str	r2, [sp, #36]	; 0x24
 8006bca:	f89a 3000 	ldrb.w	r3, [sl]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	f000 80a2 	beq.w	8006d18 <_svfiprintf_r+0x1c8>
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	f04f 32ff 	mov.w	r2, #4294967295
 8006bda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bde:	f10a 0a01 	add.w	sl, sl, #1
 8006be2:	9304      	str	r3, [sp, #16]
 8006be4:	9307      	str	r3, [sp, #28]
 8006be6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006bea:	931a      	str	r3, [sp, #104]	; 0x68
 8006bec:	4654      	mov	r4, sl
 8006bee:	2205      	movs	r2, #5
 8006bf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bf4:	4851      	ldr	r0, [pc, #324]	; (8006d3c <_svfiprintf_r+0x1ec>)
 8006bf6:	f7f9 faf3 	bl	80001e0 <memchr>
 8006bfa:	9a04      	ldr	r2, [sp, #16]
 8006bfc:	b9d8      	cbnz	r0, 8006c36 <_svfiprintf_r+0xe6>
 8006bfe:	06d0      	lsls	r0, r2, #27
 8006c00:	bf44      	itt	mi
 8006c02:	2320      	movmi	r3, #32
 8006c04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c08:	0711      	lsls	r1, r2, #28
 8006c0a:	bf44      	itt	mi
 8006c0c:	232b      	movmi	r3, #43	; 0x2b
 8006c0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c12:	f89a 3000 	ldrb.w	r3, [sl]
 8006c16:	2b2a      	cmp	r3, #42	; 0x2a
 8006c18:	d015      	beq.n	8006c46 <_svfiprintf_r+0xf6>
 8006c1a:	9a07      	ldr	r2, [sp, #28]
 8006c1c:	4654      	mov	r4, sl
 8006c1e:	2000      	movs	r0, #0
 8006c20:	f04f 0c0a 	mov.w	ip, #10
 8006c24:	4621      	mov	r1, r4
 8006c26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c2a:	3b30      	subs	r3, #48	; 0x30
 8006c2c:	2b09      	cmp	r3, #9
 8006c2e:	d94e      	bls.n	8006cce <_svfiprintf_r+0x17e>
 8006c30:	b1b0      	cbz	r0, 8006c60 <_svfiprintf_r+0x110>
 8006c32:	9207      	str	r2, [sp, #28]
 8006c34:	e014      	b.n	8006c60 <_svfiprintf_r+0x110>
 8006c36:	eba0 0308 	sub.w	r3, r0, r8
 8006c3a:	fa09 f303 	lsl.w	r3, r9, r3
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	9304      	str	r3, [sp, #16]
 8006c42:	46a2      	mov	sl, r4
 8006c44:	e7d2      	b.n	8006bec <_svfiprintf_r+0x9c>
 8006c46:	9b03      	ldr	r3, [sp, #12]
 8006c48:	1d19      	adds	r1, r3, #4
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	9103      	str	r1, [sp, #12]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	bfbb      	ittet	lt
 8006c52:	425b      	neglt	r3, r3
 8006c54:	f042 0202 	orrlt.w	r2, r2, #2
 8006c58:	9307      	strge	r3, [sp, #28]
 8006c5a:	9307      	strlt	r3, [sp, #28]
 8006c5c:	bfb8      	it	lt
 8006c5e:	9204      	strlt	r2, [sp, #16]
 8006c60:	7823      	ldrb	r3, [r4, #0]
 8006c62:	2b2e      	cmp	r3, #46	; 0x2e
 8006c64:	d10c      	bne.n	8006c80 <_svfiprintf_r+0x130>
 8006c66:	7863      	ldrb	r3, [r4, #1]
 8006c68:	2b2a      	cmp	r3, #42	; 0x2a
 8006c6a:	d135      	bne.n	8006cd8 <_svfiprintf_r+0x188>
 8006c6c:	9b03      	ldr	r3, [sp, #12]
 8006c6e:	1d1a      	adds	r2, r3, #4
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	9203      	str	r2, [sp, #12]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	bfb8      	it	lt
 8006c78:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c7c:	3402      	adds	r4, #2
 8006c7e:	9305      	str	r3, [sp, #20]
 8006c80:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006d4c <_svfiprintf_r+0x1fc>
 8006c84:	7821      	ldrb	r1, [r4, #0]
 8006c86:	2203      	movs	r2, #3
 8006c88:	4650      	mov	r0, sl
 8006c8a:	f7f9 faa9 	bl	80001e0 <memchr>
 8006c8e:	b140      	cbz	r0, 8006ca2 <_svfiprintf_r+0x152>
 8006c90:	2340      	movs	r3, #64	; 0x40
 8006c92:	eba0 000a 	sub.w	r0, r0, sl
 8006c96:	fa03 f000 	lsl.w	r0, r3, r0
 8006c9a:	9b04      	ldr	r3, [sp, #16]
 8006c9c:	4303      	orrs	r3, r0
 8006c9e:	3401      	adds	r4, #1
 8006ca0:	9304      	str	r3, [sp, #16]
 8006ca2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ca6:	4826      	ldr	r0, [pc, #152]	; (8006d40 <_svfiprintf_r+0x1f0>)
 8006ca8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006cac:	2206      	movs	r2, #6
 8006cae:	f7f9 fa97 	bl	80001e0 <memchr>
 8006cb2:	2800      	cmp	r0, #0
 8006cb4:	d038      	beq.n	8006d28 <_svfiprintf_r+0x1d8>
 8006cb6:	4b23      	ldr	r3, [pc, #140]	; (8006d44 <_svfiprintf_r+0x1f4>)
 8006cb8:	bb1b      	cbnz	r3, 8006d02 <_svfiprintf_r+0x1b2>
 8006cba:	9b03      	ldr	r3, [sp, #12]
 8006cbc:	3307      	adds	r3, #7
 8006cbe:	f023 0307 	bic.w	r3, r3, #7
 8006cc2:	3308      	adds	r3, #8
 8006cc4:	9303      	str	r3, [sp, #12]
 8006cc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cc8:	4433      	add	r3, r6
 8006cca:	9309      	str	r3, [sp, #36]	; 0x24
 8006ccc:	e767      	b.n	8006b9e <_svfiprintf_r+0x4e>
 8006cce:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cd2:	460c      	mov	r4, r1
 8006cd4:	2001      	movs	r0, #1
 8006cd6:	e7a5      	b.n	8006c24 <_svfiprintf_r+0xd4>
 8006cd8:	2300      	movs	r3, #0
 8006cda:	3401      	adds	r4, #1
 8006cdc:	9305      	str	r3, [sp, #20]
 8006cde:	4619      	mov	r1, r3
 8006ce0:	f04f 0c0a 	mov.w	ip, #10
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cea:	3a30      	subs	r2, #48	; 0x30
 8006cec:	2a09      	cmp	r2, #9
 8006cee:	d903      	bls.n	8006cf8 <_svfiprintf_r+0x1a8>
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d0c5      	beq.n	8006c80 <_svfiprintf_r+0x130>
 8006cf4:	9105      	str	r1, [sp, #20]
 8006cf6:	e7c3      	b.n	8006c80 <_svfiprintf_r+0x130>
 8006cf8:	fb0c 2101 	mla	r1, ip, r1, r2
 8006cfc:	4604      	mov	r4, r0
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e7f0      	b.n	8006ce4 <_svfiprintf_r+0x194>
 8006d02:	ab03      	add	r3, sp, #12
 8006d04:	9300      	str	r3, [sp, #0]
 8006d06:	462a      	mov	r2, r5
 8006d08:	4b0f      	ldr	r3, [pc, #60]	; (8006d48 <_svfiprintf_r+0x1f8>)
 8006d0a:	a904      	add	r1, sp, #16
 8006d0c:	4638      	mov	r0, r7
 8006d0e:	f3af 8000 	nop.w
 8006d12:	1c42      	adds	r2, r0, #1
 8006d14:	4606      	mov	r6, r0
 8006d16:	d1d6      	bne.n	8006cc6 <_svfiprintf_r+0x176>
 8006d18:	89ab      	ldrh	r3, [r5, #12]
 8006d1a:	065b      	lsls	r3, r3, #25
 8006d1c:	f53f af2c 	bmi.w	8006b78 <_svfiprintf_r+0x28>
 8006d20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d22:	b01d      	add	sp, #116	; 0x74
 8006d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d28:	ab03      	add	r3, sp, #12
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	462a      	mov	r2, r5
 8006d2e:	4b06      	ldr	r3, [pc, #24]	; (8006d48 <_svfiprintf_r+0x1f8>)
 8006d30:	a904      	add	r1, sp, #16
 8006d32:	4638      	mov	r0, r7
 8006d34:	f000 f87a 	bl	8006e2c <_printf_i>
 8006d38:	e7eb      	b.n	8006d12 <_svfiprintf_r+0x1c2>
 8006d3a:	bf00      	nop
 8006d3c:	0800799c 	.word	0x0800799c
 8006d40:	080079a6 	.word	0x080079a6
 8006d44:	00000000 	.word	0x00000000
 8006d48:	08006a99 	.word	0x08006a99
 8006d4c:	080079a2 	.word	0x080079a2

08006d50 <_printf_common>:
 8006d50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d54:	4616      	mov	r6, r2
 8006d56:	4699      	mov	r9, r3
 8006d58:	688a      	ldr	r2, [r1, #8]
 8006d5a:	690b      	ldr	r3, [r1, #16]
 8006d5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d60:	4293      	cmp	r3, r2
 8006d62:	bfb8      	it	lt
 8006d64:	4613      	movlt	r3, r2
 8006d66:	6033      	str	r3, [r6, #0]
 8006d68:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d6c:	4607      	mov	r7, r0
 8006d6e:	460c      	mov	r4, r1
 8006d70:	b10a      	cbz	r2, 8006d76 <_printf_common+0x26>
 8006d72:	3301      	adds	r3, #1
 8006d74:	6033      	str	r3, [r6, #0]
 8006d76:	6823      	ldr	r3, [r4, #0]
 8006d78:	0699      	lsls	r1, r3, #26
 8006d7a:	bf42      	ittt	mi
 8006d7c:	6833      	ldrmi	r3, [r6, #0]
 8006d7e:	3302      	addmi	r3, #2
 8006d80:	6033      	strmi	r3, [r6, #0]
 8006d82:	6825      	ldr	r5, [r4, #0]
 8006d84:	f015 0506 	ands.w	r5, r5, #6
 8006d88:	d106      	bne.n	8006d98 <_printf_common+0x48>
 8006d8a:	f104 0a19 	add.w	sl, r4, #25
 8006d8e:	68e3      	ldr	r3, [r4, #12]
 8006d90:	6832      	ldr	r2, [r6, #0]
 8006d92:	1a9b      	subs	r3, r3, r2
 8006d94:	42ab      	cmp	r3, r5
 8006d96:	dc26      	bgt.n	8006de6 <_printf_common+0x96>
 8006d98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d9c:	1e13      	subs	r3, r2, #0
 8006d9e:	6822      	ldr	r2, [r4, #0]
 8006da0:	bf18      	it	ne
 8006da2:	2301      	movne	r3, #1
 8006da4:	0692      	lsls	r2, r2, #26
 8006da6:	d42b      	bmi.n	8006e00 <_printf_common+0xb0>
 8006da8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006dac:	4649      	mov	r1, r9
 8006dae:	4638      	mov	r0, r7
 8006db0:	47c0      	blx	r8
 8006db2:	3001      	adds	r0, #1
 8006db4:	d01e      	beq.n	8006df4 <_printf_common+0xa4>
 8006db6:	6823      	ldr	r3, [r4, #0]
 8006db8:	68e5      	ldr	r5, [r4, #12]
 8006dba:	6832      	ldr	r2, [r6, #0]
 8006dbc:	f003 0306 	and.w	r3, r3, #6
 8006dc0:	2b04      	cmp	r3, #4
 8006dc2:	bf08      	it	eq
 8006dc4:	1aad      	subeq	r5, r5, r2
 8006dc6:	68a3      	ldr	r3, [r4, #8]
 8006dc8:	6922      	ldr	r2, [r4, #16]
 8006dca:	bf0c      	ite	eq
 8006dcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006dd0:	2500      	movne	r5, #0
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	bfc4      	itt	gt
 8006dd6:	1a9b      	subgt	r3, r3, r2
 8006dd8:	18ed      	addgt	r5, r5, r3
 8006dda:	2600      	movs	r6, #0
 8006ddc:	341a      	adds	r4, #26
 8006dde:	42b5      	cmp	r5, r6
 8006de0:	d11a      	bne.n	8006e18 <_printf_common+0xc8>
 8006de2:	2000      	movs	r0, #0
 8006de4:	e008      	b.n	8006df8 <_printf_common+0xa8>
 8006de6:	2301      	movs	r3, #1
 8006de8:	4652      	mov	r2, sl
 8006dea:	4649      	mov	r1, r9
 8006dec:	4638      	mov	r0, r7
 8006dee:	47c0      	blx	r8
 8006df0:	3001      	adds	r0, #1
 8006df2:	d103      	bne.n	8006dfc <_printf_common+0xac>
 8006df4:	f04f 30ff 	mov.w	r0, #4294967295
 8006df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dfc:	3501      	adds	r5, #1
 8006dfe:	e7c6      	b.n	8006d8e <_printf_common+0x3e>
 8006e00:	18e1      	adds	r1, r4, r3
 8006e02:	1c5a      	adds	r2, r3, #1
 8006e04:	2030      	movs	r0, #48	; 0x30
 8006e06:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006e0a:	4422      	add	r2, r4
 8006e0c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006e10:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006e14:	3302      	adds	r3, #2
 8006e16:	e7c7      	b.n	8006da8 <_printf_common+0x58>
 8006e18:	2301      	movs	r3, #1
 8006e1a:	4622      	mov	r2, r4
 8006e1c:	4649      	mov	r1, r9
 8006e1e:	4638      	mov	r0, r7
 8006e20:	47c0      	blx	r8
 8006e22:	3001      	adds	r0, #1
 8006e24:	d0e6      	beq.n	8006df4 <_printf_common+0xa4>
 8006e26:	3601      	adds	r6, #1
 8006e28:	e7d9      	b.n	8006dde <_printf_common+0x8e>
	...

08006e2c <_printf_i>:
 8006e2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e30:	7e0f      	ldrb	r7, [r1, #24]
 8006e32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006e34:	2f78      	cmp	r7, #120	; 0x78
 8006e36:	4691      	mov	r9, r2
 8006e38:	4680      	mov	r8, r0
 8006e3a:	460c      	mov	r4, r1
 8006e3c:	469a      	mov	sl, r3
 8006e3e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006e42:	d807      	bhi.n	8006e54 <_printf_i+0x28>
 8006e44:	2f62      	cmp	r7, #98	; 0x62
 8006e46:	d80a      	bhi.n	8006e5e <_printf_i+0x32>
 8006e48:	2f00      	cmp	r7, #0
 8006e4a:	f000 80d8 	beq.w	8006ffe <_printf_i+0x1d2>
 8006e4e:	2f58      	cmp	r7, #88	; 0x58
 8006e50:	f000 80a3 	beq.w	8006f9a <_printf_i+0x16e>
 8006e54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e58:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006e5c:	e03a      	b.n	8006ed4 <_printf_i+0xa8>
 8006e5e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006e62:	2b15      	cmp	r3, #21
 8006e64:	d8f6      	bhi.n	8006e54 <_printf_i+0x28>
 8006e66:	a101      	add	r1, pc, #4	; (adr r1, 8006e6c <_printf_i+0x40>)
 8006e68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e6c:	08006ec5 	.word	0x08006ec5
 8006e70:	08006ed9 	.word	0x08006ed9
 8006e74:	08006e55 	.word	0x08006e55
 8006e78:	08006e55 	.word	0x08006e55
 8006e7c:	08006e55 	.word	0x08006e55
 8006e80:	08006e55 	.word	0x08006e55
 8006e84:	08006ed9 	.word	0x08006ed9
 8006e88:	08006e55 	.word	0x08006e55
 8006e8c:	08006e55 	.word	0x08006e55
 8006e90:	08006e55 	.word	0x08006e55
 8006e94:	08006e55 	.word	0x08006e55
 8006e98:	08006fe5 	.word	0x08006fe5
 8006e9c:	08006f09 	.word	0x08006f09
 8006ea0:	08006fc7 	.word	0x08006fc7
 8006ea4:	08006e55 	.word	0x08006e55
 8006ea8:	08006e55 	.word	0x08006e55
 8006eac:	08007007 	.word	0x08007007
 8006eb0:	08006e55 	.word	0x08006e55
 8006eb4:	08006f09 	.word	0x08006f09
 8006eb8:	08006e55 	.word	0x08006e55
 8006ebc:	08006e55 	.word	0x08006e55
 8006ec0:	08006fcf 	.word	0x08006fcf
 8006ec4:	682b      	ldr	r3, [r5, #0]
 8006ec6:	1d1a      	adds	r2, r3, #4
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	602a      	str	r2, [r5, #0]
 8006ecc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ed0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	e0a3      	b.n	8007020 <_printf_i+0x1f4>
 8006ed8:	6820      	ldr	r0, [r4, #0]
 8006eda:	6829      	ldr	r1, [r5, #0]
 8006edc:	0606      	lsls	r6, r0, #24
 8006ede:	f101 0304 	add.w	r3, r1, #4
 8006ee2:	d50a      	bpl.n	8006efa <_printf_i+0xce>
 8006ee4:	680e      	ldr	r6, [r1, #0]
 8006ee6:	602b      	str	r3, [r5, #0]
 8006ee8:	2e00      	cmp	r6, #0
 8006eea:	da03      	bge.n	8006ef4 <_printf_i+0xc8>
 8006eec:	232d      	movs	r3, #45	; 0x2d
 8006eee:	4276      	negs	r6, r6
 8006ef0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ef4:	485e      	ldr	r0, [pc, #376]	; (8007070 <_printf_i+0x244>)
 8006ef6:	230a      	movs	r3, #10
 8006ef8:	e019      	b.n	8006f2e <_printf_i+0x102>
 8006efa:	680e      	ldr	r6, [r1, #0]
 8006efc:	602b      	str	r3, [r5, #0]
 8006efe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006f02:	bf18      	it	ne
 8006f04:	b236      	sxthne	r6, r6
 8006f06:	e7ef      	b.n	8006ee8 <_printf_i+0xbc>
 8006f08:	682b      	ldr	r3, [r5, #0]
 8006f0a:	6820      	ldr	r0, [r4, #0]
 8006f0c:	1d19      	adds	r1, r3, #4
 8006f0e:	6029      	str	r1, [r5, #0]
 8006f10:	0601      	lsls	r1, r0, #24
 8006f12:	d501      	bpl.n	8006f18 <_printf_i+0xec>
 8006f14:	681e      	ldr	r6, [r3, #0]
 8006f16:	e002      	b.n	8006f1e <_printf_i+0xf2>
 8006f18:	0646      	lsls	r6, r0, #25
 8006f1a:	d5fb      	bpl.n	8006f14 <_printf_i+0xe8>
 8006f1c:	881e      	ldrh	r6, [r3, #0]
 8006f1e:	4854      	ldr	r0, [pc, #336]	; (8007070 <_printf_i+0x244>)
 8006f20:	2f6f      	cmp	r7, #111	; 0x6f
 8006f22:	bf0c      	ite	eq
 8006f24:	2308      	moveq	r3, #8
 8006f26:	230a      	movne	r3, #10
 8006f28:	2100      	movs	r1, #0
 8006f2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006f2e:	6865      	ldr	r5, [r4, #4]
 8006f30:	60a5      	str	r5, [r4, #8]
 8006f32:	2d00      	cmp	r5, #0
 8006f34:	bfa2      	ittt	ge
 8006f36:	6821      	ldrge	r1, [r4, #0]
 8006f38:	f021 0104 	bicge.w	r1, r1, #4
 8006f3c:	6021      	strge	r1, [r4, #0]
 8006f3e:	b90e      	cbnz	r6, 8006f44 <_printf_i+0x118>
 8006f40:	2d00      	cmp	r5, #0
 8006f42:	d04d      	beq.n	8006fe0 <_printf_i+0x1b4>
 8006f44:	4615      	mov	r5, r2
 8006f46:	fbb6 f1f3 	udiv	r1, r6, r3
 8006f4a:	fb03 6711 	mls	r7, r3, r1, r6
 8006f4e:	5dc7      	ldrb	r7, [r0, r7]
 8006f50:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006f54:	4637      	mov	r7, r6
 8006f56:	42bb      	cmp	r3, r7
 8006f58:	460e      	mov	r6, r1
 8006f5a:	d9f4      	bls.n	8006f46 <_printf_i+0x11a>
 8006f5c:	2b08      	cmp	r3, #8
 8006f5e:	d10b      	bne.n	8006f78 <_printf_i+0x14c>
 8006f60:	6823      	ldr	r3, [r4, #0]
 8006f62:	07de      	lsls	r6, r3, #31
 8006f64:	d508      	bpl.n	8006f78 <_printf_i+0x14c>
 8006f66:	6923      	ldr	r3, [r4, #16]
 8006f68:	6861      	ldr	r1, [r4, #4]
 8006f6a:	4299      	cmp	r1, r3
 8006f6c:	bfde      	ittt	le
 8006f6e:	2330      	movle	r3, #48	; 0x30
 8006f70:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006f74:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006f78:	1b52      	subs	r2, r2, r5
 8006f7a:	6122      	str	r2, [r4, #16]
 8006f7c:	f8cd a000 	str.w	sl, [sp]
 8006f80:	464b      	mov	r3, r9
 8006f82:	aa03      	add	r2, sp, #12
 8006f84:	4621      	mov	r1, r4
 8006f86:	4640      	mov	r0, r8
 8006f88:	f7ff fee2 	bl	8006d50 <_printf_common>
 8006f8c:	3001      	adds	r0, #1
 8006f8e:	d14c      	bne.n	800702a <_printf_i+0x1fe>
 8006f90:	f04f 30ff 	mov.w	r0, #4294967295
 8006f94:	b004      	add	sp, #16
 8006f96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f9a:	4835      	ldr	r0, [pc, #212]	; (8007070 <_printf_i+0x244>)
 8006f9c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006fa0:	6829      	ldr	r1, [r5, #0]
 8006fa2:	6823      	ldr	r3, [r4, #0]
 8006fa4:	f851 6b04 	ldr.w	r6, [r1], #4
 8006fa8:	6029      	str	r1, [r5, #0]
 8006faa:	061d      	lsls	r5, r3, #24
 8006fac:	d514      	bpl.n	8006fd8 <_printf_i+0x1ac>
 8006fae:	07df      	lsls	r7, r3, #31
 8006fb0:	bf44      	itt	mi
 8006fb2:	f043 0320 	orrmi.w	r3, r3, #32
 8006fb6:	6023      	strmi	r3, [r4, #0]
 8006fb8:	b91e      	cbnz	r6, 8006fc2 <_printf_i+0x196>
 8006fba:	6823      	ldr	r3, [r4, #0]
 8006fbc:	f023 0320 	bic.w	r3, r3, #32
 8006fc0:	6023      	str	r3, [r4, #0]
 8006fc2:	2310      	movs	r3, #16
 8006fc4:	e7b0      	b.n	8006f28 <_printf_i+0xfc>
 8006fc6:	6823      	ldr	r3, [r4, #0]
 8006fc8:	f043 0320 	orr.w	r3, r3, #32
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	2378      	movs	r3, #120	; 0x78
 8006fd0:	4828      	ldr	r0, [pc, #160]	; (8007074 <_printf_i+0x248>)
 8006fd2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006fd6:	e7e3      	b.n	8006fa0 <_printf_i+0x174>
 8006fd8:	0659      	lsls	r1, r3, #25
 8006fda:	bf48      	it	mi
 8006fdc:	b2b6      	uxthmi	r6, r6
 8006fde:	e7e6      	b.n	8006fae <_printf_i+0x182>
 8006fe0:	4615      	mov	r5, r2
 8006fe2:	e7bb      	b.n	8006f5c <_printf_i+0x130>
 8006fe4:	682b      	ldr	r3, [r5, #0]
 8006fe6:	6826      	ldr	r6, [r4, #0]
 8006fe8:	6961      	ldr	r1, [r4, #20]
 8006fea:	1d18      	adds	r0, r3, #4
 8006fec:	6028      	str	r0, [r5, #0]
 8006fee:	0635      	lsls	r5, r6, #24
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	d501      	bpl.n	8006ff8 <_printf_i+0x1cc>
 8006ff4:	6019      	str	r1, [r3, #0]
 8006ff6:	e002      	b.n	8006ffe <_printf_i+0x1d2>
 8006ff8:	0670      	lsls	r0, r6, #25
 8006ffa:	d5fb      	bpl.n	8006ff4 <_printf_i+0x1c8>
 8006ffc:	8019      	strh	r1, [r3, #0]
 8006ffe:	2300      	movs	r3, #0
 8007000:	6123      	str	r3, [r4, #16]
 8007002:	4615      	mov	r5, r2
 8007004:	e7ba      	b.n	8006f7c <_printf_i+0x150>
 8007006:	682b      	ldr	r3, [r5, #0]
 8007008:	1d1a      	adds	r2, r3, #4
 800700a:	602a      	str	r2, [r5, #0]
 800700c:	681d      	ldr	r5, [r3, #0]
 800700e:	6862      	ldr	r2, [r4, #4]
 8007010:	2100      	movs	r1, #0
 8007012:	4628      	mov	r0, r5
 8007014:	f7f9 f8e4 	bl	80001e0 <memchr>
 8007018:	b108      	cbz	r0, 800701e <_printf_i+0x1f2>
 800701a:	1b40      	subs	r0, r0, r5
 800701c:	6060      	str	r0, [r4, #4]
 800701e:	6863      	ldr	r3, [r4, #4]
 8007020:	6123      	str	r3, [r4, #16]
 8007022:	2300      	movs	r3, #0
 8007024:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007028:	e7a8      	b.n	8006f7c <_printf_i+0x150>
 800702a:	6923      	ldr	r3, [r4, #16]
 800702c:	462a      	mov	r2, r5
 800702e:	4649      	mov	r1, r9
 8007030:	4640      	mov	r0, r8
 8007032:	47d0      	blx	sl
 8007034:	3001      	adds	r0, #1
 8007036:	d0ab      	beq.n	8006f90 <_printf_i+0x164>
 8007038:	6823      	ldr	r3, [r4, #0]
 800703a:	079b      	lsls	r3, r3, #30
 800703c:	d413      	bmi.n	8007066 <_printf_i+0x23a>
 800703e:	68e0      	ldr	r0, [r4, #12]
 8007040:	9b03      	ldr	r3, [sp, #12]
 8007042:	4298      	cmp	r0, r3
 8007044:	bfb8      	it	lt
 8007046:	4618      	movlt	r0, r3
 8007048:	e7a4      	b.n	8006f94 <_printf_i+0x168>
 800704a:	2301      	movs	r3, #1
 800704c:	4632      	mov	r2, r6
 800704e:	4649      	mov	r1, r9
 8007050:	4640      	mov	r0, r8
 8007052:	47d0      	blx	sl
 8007054:	3001      	adds	r0, #1
 8007056:	d09b      	beq.n	8006f90 <_printf_i+0x164>
 8007058:	3501      	adds	r5, #1
 800705a:	68e3      	ldr	r3, [r4, #12]
 800705c:	9903      	ldr	r1, [sp, #12]
 800705e:	1a5b      	subs	r3, r3, r1
 8007060:	42ab      	cmp	r3, r5
 8007062:	dcf2      	bgt.n	800704a <_printf_i+0x21e>
 8007064:	e7eb      	b.n	800703e <_printf_i+0x212>
 8007066:	2500      	movs	r5, #0
 8007068:	f104 0619 	add.w	r6, r4, #25
 800706c:	e7f5      	b.n	800705a <_printf_i+0x22e>
 800706e:	bf00      	nop
 8007070:	080079ad 	.word	0x080079ad
 8007074:	080079be 	.word	0x080079be

08007078 <__sread>:
 8007078:	b510      	push	{r4, lr}
 800707a:	460c      	mov	r4, r1
 800707c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007080:	f000 f8b8 	bl	80071f4 <_read_r>
 8007084:	2800      	cmp	r0, #0
 8007086:	bfab      	itete	ge
 8007088:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800708a:	89a3      	ldrhlt	r3, [r4, #12]
 800708c:	181b      	addge	r3, r3, r0
 800708e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007092:	bfac      	ite	ge
 8007094:	6563      	strge	r3, [r4, #84]	; 0x54
 8007096:	81a3      	strhlt	r3, [r4, #12]
 8007098:	bd10      	pop	{r4, pc}

0800709a <__swrite>:
 800709a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800709e:	461f      	mov	r7, r3
 80070a0:	898b      	ldrh	r3, [r1, #12]
 80070a2:	05db      	lsls	r3, r3, #23
 80070a4:	4605      	mov	r5, r0
 80070a6:	460c      	mov	r4, r1
 80070a8:	4616      	mov	r6, r2
 80070aa:	d505      	bpl.n	80070b8 <__swrite+0x1e>
 80070ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070b0:	2302      	movs	r3, #2
 80070b2:	2200      	movs	r2, #0
 80070b4:	f000 f834 	bl	8007120 <_lseek_r>
 80070b8:	89a3      	ldrh	r3, [r4, #12]
 80070ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070c2:	81a3      	strh	r3, [r4, #12]
 80070c4:	4632      	mov	r2, r6
 80070c6:	463b      	mov	r3, r7
 80070c8:	4628      	mov	r0, r5
 80070ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070ce:	f7ff bacd 	b.w	800666c <_write_r>

080070d2 <__sseek>:
 80070d2:	b510      	push	{r4, lr}
 80070d4:	460c      	mov	r4, r1
 80070d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070da:	f000 f821 	bl	8007120 <_lseek_r>
 80070de:	1c43      	adds	r3, r0, #1
 80070e0:	89a3      	ldrh	r3, [r4, #12]
 80070e2:	bf15      	itete	ne
 80070e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80070e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80070ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80070ee:	81a3      	strheq	r3, [r4, #12]
 80070f0:	bf18      	it	ne
 80070f2:	81a3      	strhne	r3, [r4, #12]
 80070f4:	bd10      	pop	{r4, pc}

080070f6 <__sclose>:
 80070f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070fa:	f000 b801 	b.w	8007100 <_close_r>
	...

08007100 <_close_r>:
 8007100:	b538      	push	{r3, r4, r5, lr}
 8007102:	4d06      	ldr	r5, [pc, #24]	; (800711c <_close_r+0x1c>)
 8007104:	2300      	movs	r3, #0
 8007106:	4604      	mov	r4, r0
 8007108:	4608      	mov	r0, r1
 800710a:	602b      	str	r3, [r5, #0]
 800710c:	f7fa fad9 	bl	80016c2 <_close>
 8007110:	1c43      	adds	r3, r0, #1
 8007112:	d102      	bne.n	800711a <_close_r+0x1a>
 8007114:	682b      	ldr	r3, [r5, #0]
 8007116:	b103      	cbz	r3, 800711a <_close_r+0x1a>
 8007118:	6023      	str	r3, [r4, #0]
 800711a:	bd38      	pop	{r3, r4, r5, pc}
 800711c:	200002e8 	.word	0x200002e8

08007120 <_lseek_r>:
 8007120:	b538      	push	{r3, r4, r5, lr}
 8007122:	4d07      	ldr	r5, [pc, #28]	; (8007140 <_lseek_r+0x20>)
 8007124:	4604      	mov	r4, r0
 8007126:	4608      	mov	r0, r1
 8007128:	4611      	mov	r1, r2
 800712a:	2200      	movs	r2, #0
 800712c:	602a      	str	r2, [r5, #0]
 800712e:	461a      	mov	r2, r3
 8007130:	f7fa fad3 	bl	80016da <_lseek>
 8007134:	1c43      	adds	r3, r0, #1
 8007136:	d102      	bne.n	800713e <_lseek_r+0x1e>
 8007138:	682b      	ldr	r3, [r5, #0]
 800713a:	b103      	cbz	r3, 800713e <_lseek_r+0x1e>
 800713c:	6023      	str	r3, [r4, #0]
 800713e:	bd38      	pop	{r3, r4, r5, pc}
 8007140:	200002e8 	.word	0x200002e8

08007144 <memcpy>:
 8007144:	440a      	add	r2, r1
 8007146:	4291      	cmp	r1, r2
 8007148:	f100 33ff 	add.w	r3, r0, #4294967295
 800714c:	d100      	bne.n	8007150 <memcpy+0xc>
 800714e:	4770      	bx	lr
 8007150:	b510      	push	{r4, lr}
 8007152:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007156:	f803 4f01 	strb.w	r4, [r3, #1]!
 800715a:	4291      	cmp	r1, r2
 800715c:	d1f9      	bne.n	8007152 <memcpy+0xe>
 800715e:	bd10      	pop	{r4, pc}

08007160 <memmove>:
 8007160:	4288      	cmp	r0, r1
 8007162:	b510      	push	{r4, lr}
 8007164:	eb01 0402 	add.w	r4, r1, r2
 8007168:	d902      	bls.n	8007170 <memmove+0x10>
 800716a:	4284      	cmp	r4, r0
 800716c:	4623      	mov	r3, r4
 800716e:	d807      	bhi.n	8007180 <memmove+0x20>
 8007170:	1e43      	subs	r3, r0, #1
 8007172:	42a1      	cmp	r1, r4
 8007174:	d008      	beq.n	8007188 <memmove+0x28>
 8007176:	f811 2b01 	ldrb.w	r2, [r1], #1
 800717a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800717e:	e7f8      	b.n	8007172 <memmove+0x12>
 8007180:	4402      	add	r2, r0
 8007182:	4601      	mov	r1, r0
 8007184:	428a      	cmp	r2, r1
 8007186:	d100      	bne.n	800718a <memmove+0x2a>
 8007188:	bd10      	pop	{r4, pc}
 800718a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800718e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007192:	e7f7      	b.n	8007184 <memmove+0x24>

08007194 <_realloc_r>:
 8007194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007198:	4680      	mov	r8, r0
 800719a:	4614      	mov	r4, r2
 800719c:	460e      	mov	r6, r1
 800719e:	b921      	cbnz	r1, 80071aa <_realloc_r+0x16>
 80071a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071a4:	4611      	mov	r1, r2
 80071a6:	f7fe bf33 	b.w	8006010 <_malloc_r>
 80071aa:	b92a      	cbnz	r2, 80071b8 <_realloc_r+0x24>
 80071ac:	f7fe fec4 	bl	8005f38 <_free_r>
 80071b0:	4625      	mov	r5, r4
 80071b2:	4628      	mov	r0, r5
 80071b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071b8:	f000 f82e 	bl	8007218 <_malloc_usable_size_r>
 80071bc:	4284      	cmp	r4, r0
 80071be:	4607      	mov	r7, r0
 80071c0:	d802      	bhi.n	80071c8 <_realloc_r+0x34>
 80071c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80071c6:	d812      	bhi.n	80071ee <_realloc_r+0x5a>
 80071c8:	4621      	mov	r1, r4
 80071ca:	4640      	mov	r0, r8
 80071cc:	f7fe ff20 	bl	8006010 <_malloc_r>
 80071d0:	4605      	mov	r5, r0
 80071d2:	2800      	cmp	r0, #0
 80071d4:	d0ed      	beq.n	80071b2 <_realloc_r+0x1e>
 80071d6:	42bc      	cmp	r4, r7
 80071d8:	4622      	mov	r2, r4
 80071da:	4631      	mov	r1, r6
 80071dc:	bf28      	it	cs
 80071de:	463a      	movcs	r2, r7
 80071e0:	f7ff ffb0 	bl	8007144 <memcpy>
 80071e4:	4631      	mov	r1, r6
 80071e6:	4640      	mov	r0, r8
 80071e8:	f7fe fea6 	bl	8005f38 <_free_r>
 80071ec:	e7e1      	b.n	80071b2 <_realloc_r+0x1e>
 80071ee:	4635      	mov	r5, r6
 80071f0:	e7df      	b.n	80071b2 <_realloc_r+0x1e>
	...

080071f4 <_read_r>:
 80071f4:	b538      	push	{r3, r4, r5, lr}
 80071f6:	4d07      	ldr	r5, [pc, #28]	; (8007214 <_read_r+0x20>)
 80071f8:	4604      	mov	r4, r0
 80071fa:	4608      	mov	r0, r1
 80071fc:	4611      	mov	r1, r2
 80071fe:	2200      	movs	r2, #0
 8007200:	602a      	str	r2, [r5, #0]
 8007202:	461a      	mov	r2, r3
 8007204:	f7fa fa24 	bl	8001650 <_read>
 8007208:	1c43      	adds	r3, r0, #1
 800720a:	d102      	bne.n	8007212 <_read_r+0x1e>
 800720c:	682b      	ldr	r3, [r5, #0]
 800720e:	b103      	cbz	r3, 8007212 <_read_r+0x1e>
 8007210:	6023      	str	r3, [r4, #0]
 8007212:	bd38      	pop	{r3, r4, r5, pc}
 8007214:	200002e8 	.word	0x200002e8

08007218 <_malloc_usable_size_r>:
 8007218:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800721c:	1f18      	subs	r0, r3, #4
 800721e:	2b00      	cmp	r3, #0
 8007220:	bfbc      	itt	lt
 8007222:	580b      	ldrlt	r3, [r1, r0]
 8007224:	18c0      	addlt	r0, r0, r3
 8007226:	4770      	bx	lr

08007228 <_init>:
 8007228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800722a:	bf00      	nop
 800722c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800722e:	bc08      	pop	{r3}
 8007230:	469e      	mov	lr, r3
 8007232:	4770      	bx	lr

08007234 <_fini>:
 8007234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007236:	bf00      	nop
 8007238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800723a:	bc08      	pop	{r3}
 800723c:	469e      	mov	lr, r3
 800723e:	4770      	bx	lr
