INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_workspace/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/vivado_workspace/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_workspace/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment_tb
