<stg><name>k732_hls_fir_filter_ip</name>


<trans_list>

<trans id="144" from="1" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_r) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %fir_time) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_r) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %result_valid) nounwind, !map !23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @k732_hls_fir_filter_s) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %fir_time_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %fir_time) nounwind

]]></Node>
<StgValue><ssdm name="fir_time_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %input_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_r) nounwind

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %output_r, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i8* %result_valid, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %icmp_ln19 = icmp eq i8 %fir_time_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %icmp_ln19, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln26 = icmp ugt i8 %fir_time_read, -56

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  %select_ln26 = select i1 %icmp_ln26, i8 -56, i8 %fir_time_read

]]></Node>
<StgValue><ssdm name="select_ln26"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="8">
<![CDATA[
:2  %zext_ln26 = zext i8 %select_ln26 to i9

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:3  %filter_ptr_load = load i32* @filter_ptr, align 4

]]></Node>
<StgValue><ssdm name="filter_ptr_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
:4  %sext_ln27 = sext i32 %filter_ptr_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %buffer_in_addr = getelementptr inbounds [256 x i32]* @buffer_in, i64 0, i64 %sext_ln27

]]></Node>
<StgValue><ssdm name="buffer_in_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:6  store i32 %input_read, i32* %buffer_in_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %empty = icmp ult i8 %fir_time_read, -56

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:8  %select_ln28 = select i1 %empty, i8 %fir_time_read, i8 -56

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %2

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
:0  %tmp_add_value_0 = phi i40 [ 0, %1 ], [ %tmp_add_value, %3 ]

]]></Node>
<StgValue><ssdm name="tmp_add_value_0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i8 [ 0, %1 ], [ %i, %3 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln28 = icmp eq i8 %i_0, %select_ln28

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %i = add i8 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln28, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln28 = zext i8 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buffer_in_addr_1 = getelementptr inbounds [256 x i32]* @buffer_in, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="buffer_in_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
:2  %buffer_in_load = load i32* %buffer_in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="buffer_in_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln29 = add nsw i32 %filter_ptr_load, 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln30 = add i9 %zext_ln26, -1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="9">
<![CDATA[
:2  %sext_ln30 = sext i9 %add_ln30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln30 = icmp sgt i32 %add_ln29, %sext_ln30

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln30, label %5, label %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
<literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @result_valid_flag, align 1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
<literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="40" op_0_bw="8">
<![CDATA[
._crit_edge1:4  %zext_ln36 = zext i8 %select_ln26 to i40

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="44" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
:2  %buffer_in_load = load i32* %buffer_in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="buffer_in_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="40" op_0_bw="32">
<![CDATA[
:3  %zext_ln28_1 = zext i32 %buffer_in_load to i40

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:4  %tmp_add_value = add i40 %zext_ln28_1, %tmp_add_value_0

]]></Node>
<StgValue><ssdm name="tmp_add_value"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge1:0  %filter_ptr_new_0 = phi i32 [ 0, %5 ], [ %add_ln29, %4 ]

]]></Node>
<StgValue><ssdm name="filter_ptr_new_0"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="43" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge1:7  store i32 %filter_ptr_new_0, i32* @filter_ptr, align 4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="42" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="41" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="40" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="97" st_id="8" stage="39" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="98" st_id="9" stage="38" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="37" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="36" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="101" st_id="12" stage="35" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="102" st_id="13" stage="34" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="103" st_id="14" stage="33" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="104" st_id="15" stage="32" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="105" st_id="16" stage="31" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="106" st_id="17" stage="30" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="107" st_id="18" stage="29" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="108" st_id="19" stage="28" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="109" st_id="20" stage="27" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="110" st_id="21" stage="26" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="111" st_id="22" stage="25" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="112" st_id="23" stage="24" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="113" st_id="24" stage="23" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="114" st_id="25" stage="22" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="115" st_id="26" stage="21" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="116" st_id="27" stage="20" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="117" st_id="28" stage="19" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="118" st_id="29" stage="18" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="119" st_id="30" stage="17" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="120" st_id="31" stage="16" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="121" st_id="32" stage="15" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="122" st_id="33" stage="14" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="123" st_id="34" stage="13" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="124" st_id="35" stage="12" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="125" st_id="36" stage="11" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="126" st_id="37" stage="10" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="127" st_id="38" stage="9" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="128" st_id="39" stage="8" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="129" st_id="40" stage="7" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="130" st_id="41" stage="6" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="131" st_id="42" stage="5" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="132" st_id="43" stage="4" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="133" st_id="44" stage="3" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="134" st_id="45" stage="2" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="135" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge1:1  %result_valid_flag_lo = load i1* @result_valid_flag, align 1

]]></Node>
<StgValue><ssdm name="result_valid_flag_lo"/></StgValue>
</operation>

<operation id="136" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="1">
<![CDATA[
._crit_edge1:2  %zext_ln35 = zext i1 %result_valid_flag_lo to i8

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="137" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge1:3  call void @_ssdm_op_Write.ap_none.i8P(i8* %result_valid, i8 %zext_ln35) nounwind

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="138" st_id="46" stage="1" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge1:5  %udiv_ln36 = udiv i40 %tmp_add_value_0, %zext_ln36

]]></Node>
<StgValue><ssdm name="udiv_ln36"/></StgValue>
</operation>

<operation id="139" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge1:6  %trunc_ln36 = trunc i40 %udiv_ln36 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="140" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:8  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="141" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0  %storemerge = phi i32 [ %trunc_ln36, %._crit_edge1 ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="142" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:1  call void @_ssdm_op_Write.ap_none.i32P(i32* %output_r, i32 %storemerge) nounwind

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="143" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
._crit_edge:2  ret void

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
