// Seed: 2405072888
module module_0 #(
    parameter id_8 = 32'd26
) (
    output wor   id_0,
    output wor   id_1,
    output uwire id_2,
    input  uwire id_3,
    input  tri   id_4,
    output wand  id_5
);
  assign id_5 = id_4;
  wire id_7;
  _id_8 :
  assert property (@(posedge 1) 1)
  else $unsigned(29);
  ;
  logic id_9;
  ;
  assign module_1.id_20 = 0;
  logic [7:0][id_8 : -1]
      id_10,
      \id_11 ,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
  assign id_30[-1] = 1'b0;
  wire  id_32;
  logic id_33;
  localparam id_34 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input supply0 id_2,
    output supply0 id_3,
    output wand id_4,
    input tri id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri id_8,
    input supply1 id_9
    , id_28, id_29,
    input tri id_10,
    output tri id_11,
    input wor id_12,
    input supply0 id_13,
    input supply0 id_14,
    input supply0 id_15,
    input supply1 id_16,
    output supply1 id_17,
    output wire id_18,
    input tri0 id_19,
    input tri id_20,
    input supply1 id_21,
    output tri1 id_22
    , id_30,
    input tri1 id_23,
    input supply0 id_24,
    input supply0 id_25,
    input tri id_26
);
  logic id_31 = id_2, id_32;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_22,
      id_6,
      id_9,
      id_17
  );
endmodule
