
*** Running vivado
    with args -log cw305_ecc_p256_pmul_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cw305_ecc_p256_pmul_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cw305_ecc_p256_pmul_top.tcl -notrace
Command: synth_design -top cw305_ecc_p256_pmul_top -part xc7a100tftg256-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_0.xci
Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_1.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_0.xci
Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_1.xci

INFO: [IP_Flow 19-2162] IP 'ila_0' is locked:
* Current project part 'xc7a100tftg256-2' and the part 'xc7a35tftg256-2' used to customize the IP 'ila_0' do not match.
INFO: [IP_Flow 19-2162] IP 'ila_1' is locked:
* Current project part 'xc7a100tftg256-2' and the part 'xc7a35tftg256-2' used to customize the IP 'ila_1' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22152 
WARNING: [Synth 8-6901] identifier 'fsm_state' is used before its declaration [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_dbl_add_256.v:442]
WARNING: [Synth 8-6901] identifier 'FSM_STATE_FETCH' is used before its declaration [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_dbl_add_256.v:442]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 780.375 ; gain = 187.867
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cw305_ecc_p256_pmul_top' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_ecc_p256_pmul_top.v:32]
	Parameter pBYTECNT_SIZE bound to: 8 - type: integer 
	Parameter pADDR_WIDTH bound to: 21 - type: integer 
	Parameter pPT_WIDTH bound to: 256 - type: integer 
	Parameter pCT_WIDTH bound to: 256 - type: integer 
	Parameter pKEY_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cw305_usb_reg_fe' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/common/cw305_usb_reg_fe.v:31]
	Parameter pADDR_WIDTH bound to: 21 - type: integer 
	Parameter pBYTECNT_SIZE bound to: 8 - type: integer 
	Parameter pREG_RDDLY_LEN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cw305_usb_reg_fe' (1#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/common/cw305_usb_reg_fe.v:31]
INFO: [Synth 8-6157] synthesizing module 'cw305_reg_pmul' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:33]
	Parameter pADDR_WIDTH bound to: 21 - type: integer 
	Parameter pBYTECNT_SIZE bound to: 8 - type: integer 
	Parameter pDONE_EDGE_SENSITIVE bound to: 1 - type: integer 
	Parameter pCT_WIDTH bound to: 256 - type: integer 
	Parameter pKEY_WIDTH bound to: 256 - type: integer 
	Parameter pCRYPT_TYPE bound to: 3 - type: integer 
	Parameter pCRYPT_REV bound to: 1 - type: integer 
	Parameter pIDENTIFY bound to: 8'b00101110 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:115]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:116]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:122]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:207]
INFO: [Synth 8-6157] synthesizing module 'cdc_pulse' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/common/cdc_pulse.v:24]
	Parameter pSYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/common/cdc_pulse.v:34]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/common/cdc_pulse.v:35]
INFO: [Synth 8-6155] done synthesizing module 'cdc_pulse' (2#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/common/cdc_pulse.v:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:254]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/.Xil/Vivado-6088-qed/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (3#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/.Xil/Vivado-6088-qed/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'probe1' does not match port width (7) of module 'ila_0' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:257]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:271]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/.Xil/Vivado-6088-qed/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (4#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/.Xil/Vivado-6088-qed/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'USR_ACCESSE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81345]
INFO: [Synth 8-6155] done synthesizing module 'USR_ACCESSE2' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81345]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_reg_ila'. This will prevent further optimization [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:254]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_go_pulse'. This will prevent further optimization [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:241]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_reg_aes'. This will prevent further optimization [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:271]
INFO: [Synth 8-6155] done synthesizing module 'cw305_reg_pmul' (6#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v:33]
WARNING: [Synth 8-7023] instance 'U_reg_pmul' of module 'cw305_reg_pmul' has 38 connections declared, but only 37 given [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_ecc_p256_pmul_top.v:168]
INFO: [Synth 8-6157] synthesizing module 'clocks' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/common/clocks.v:32]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX_CTRL' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1203]
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX_CTRL' (7#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1203]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (9#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33321]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clocks' (11#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/common/clocks.v:32]
INFO: [Synth 8-6157] synthesizing module 'curve_mul_256' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_mul_256.v:39]
	Parameter WORD_COUNTER_WIDTH bound to: 3 - type: integer 
	Parameter OPERAND_NUM_WORDS bound to: 8 - type: integer 
	Parameter FSM_STATE_IDLE bound to: 4'b0000 
	Parameter FSM_STATE_PREPARE_TRIG bound to: 4'b0001 
	Parameter FSM_STATE_PREPARE_WAIT bound to: 4'b0010 
	Parameter FSM_STATE_DOUBLE_TRIG bound to: 4'b0011 
	Parameter FSM_STATE_DOUBLE_WAIT bound to: 4'b0100 
	Parameter FSM_STATE_ADD_TRIG bound to: 4'b0101 
	Parameter FSM_STATE_ADD_WAIT bound to: 4'b0110 
	Parameter FSM_STATE_COPY_TRIG bound to: 4'b0111 
	Parameter FSM_STATE_COPY_WAIT bound to: 4'b1000 
	Parameter FSM_STATE_INVERT_TRIG bound to: 4'b1001 
	Parameter FSM_STATE_INVERT_WAIT bound to: 4'b1010 
	Parameter FSM_STATE_CONVERT_TRIG bound to: 4'b1011 
	Parameter FSM_STATE_CONVERT_WAIT bound to: 4'b1100 
	Parameter FSM_STATE_DONE bound to: 4'b1101 
INFO: [Synth 8-6157] synthesizing module 'bram_1rw_1ro_readfirst' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/util/bram_1rw_1ro_readfirst.v:35]
	Parameter MEM_WIDTH bound to: 32 - type: integer 
	Parameter MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "BLOCK" *) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/util/bram_1rw_1ro_readfirst.v:55]
INFO: [Synth 8-6155] done synthesizing module 'bram_1rw_1ro_readfirst' (12#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/util/bram_1rw_1ro_readfirst.v:35]
INFO: [Synth 8-6157] synthesizing module 'uop_init_rom' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_init_rom.v:3]
	Parameter OPCODE_CMP bound to: 5'b00001 
	Parameter OPCODE_MOV bound to: 5'b00010 
	Parameter OPCODE_ADD bound to: 5'b00100 
	Parameter OPCODE_SUB bound to: 5'b01000 
	Parameter OPCODE_MUL bound to: 5'b10000 
	Parameter OPCODE_RDY bound to: 5'b00000 
	Parameter UOP_SRC_PX bound to: 5'b00000 
	Parameter UOP_SRC_PY bound to: 5'b00001 
	Parameter UOP_SRC_PZ bound to: 5'b00010 
	Parameter UOP_SRC_RX bound to: 5'b00011 
	Parameter UOP_SRC_RY bound to: 5'b00100 
	Parameter UOP_SRC_RZ bound to: 5'b00101 
	Parameter UOP_SRC_T1 bound to: 5'b00110 
	Parameter UOP_SRC_T2 bound to: 5'b00111 
	Parameter UOP_SRC_T3 bound to: 5'b01000 
	Parameter UOP_SRC_T4 bound to: 5'b01001 
	Parameter UOP_SRC_ONE bound to: 5'b01010 
	Parameter UOP_SRC_ZERO bound to: 5'b01011 
	Parameter UOP_SRC_DELTA bound to: 5'b01100 
	Parameter UOP_SRC_V bound to: 5'b01111 
	Parameter UOP_SRC_G_X bound to: 5'b10000 
	Parameter UOP_SRC_G_Y bound to: 5'b10001 
	Parameter UOP_SRC_H_X bound to: 5'b10010 
	Parameter UOP_SRC_H_Y bound to: 5'b10011 
	Parameter UOP_SRC_DUMMY bound to: 5'bxxxxx 
	Parameter UOP_DST_RX bound to: 3'b000 
	Parameter UOP_DST_RY bound to: 3'b001 
	Parameter UOP_DST_RZ bound to: 3'b010 
	Parameter UOP_DST_T1 bound to: 3'b011 
	Parameter UOP_DST_T2 bound to: 3'b100 
	Parameter UOP_DST_T3 bound to: 3'b101 
	Parameter UOP_DST_T4 bound to: 3'b110 
	Parameter UOP_DST_DUMMY bound to: 3'bxxx 
	Parameter UOP_EXEC_ALWAYS bound to: 2'b11 
	Parameter UOP_EXEC_PZT1T2_0XX bound to: 2'b10 
	Parameter UOP_EXEC_PZT1T2_100 bound to: 2'b00 
	Parameter UOP_EXEC_PZT1T2_101 bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'uop_init_rom' (13#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_init_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'uop_dbl_rom' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_dbl_rom.v:3]
	Parameter OPCODE_CMP bound to: 5'b00001 
	Parameter OPCODE_MOV bound to: 5'b00010 
	Parameter OPCODE_ADD bound to: 5'b00100 
	Parameter OPCODE_SUB bound to: 5'b01000 
	Parameter OPCODE_MUL bound to: 5'b10000 
	Parameter OPCODE_RDY bound to: 5'b00000 
	Parameter UOP_SRC_PX bound to: 5'b00000 
	Parameter UOP_SRC_PY bound to: 5'b00001 
	Parameter UOP_SRC_PZ bound to: 5'b00010 
	Parameter UOP_SRC_RX bound to: 5'b00011 
	Parameter UOP_SRC_RY bound to: 5'b00100 
	Parameter UOP_SRC_RZ bound to: 5'b00101 
	Parameter UOP_SRC_T1 bound to: 5'b00110 
	Parameter UOP_SRC_T2 bound to: 5'b00111 
	Parameter UOP_SRC_T3 bound to: 5'b01000 
	Parameter UOP_SRC_T4 bound to: 5'b01001 
	Parameter UOP_SRC_ONE bound to: 5'b01010 
	Parameter UOP_SRC_ZERO bound to: 5'b01011 
	Parameter UOP_SRC_DELTA bound to: 5'b01100 
	Parameter UOP_SRC_V bound to: 5'b01111 
	Parameter UOP_SRC_G_X bound to: 5'b10000 
	Parameter UOP_SRC_G_Y bound to: 5'b10001 
	Parameter UOP_SRC_H_X bound to: 5'b10010 
	Parameter UOP_SRC_H_Y bound to: 5'b10011 
	Parameter UOP_SRC_DUMMY bound to: 5'bxxxxx 
	Parameter UOP_DST_RX bound to: 3'b000 
	Parameter UOP_DST_RY bound to: 3'b001 
	Parameter UOP_DST_RZ bound to: 3'b010 
	Parameter UOP_DST_T1 bound to: 3'b011 
	Parameter UOP_DST_T2 bound to: 3'b100 
	Parameter UOP_DST_T3 bound to: 3'b101 
	Parameter UOP_DST_T4 bound to: 3'b110 
	Parameter UOP_DST_DUMMY bound to: 3'bxxx 
	Parameter UOP_EXEC_ALWAYS bound to: 2'b11 
	Parameter UOP_EXEC_PZT1T2_0XX bound to: 2'b10 
	Parameter UOP_EXEC_PZT1T2_100 bound to: 2'b00 
	Parameter UOP_EXEC_PZT1T2_101 bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'uop_dbl_rom' (14#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_dbl_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'uop_add_rom' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_add_rom.v:3]
	Parameter OPCODE_CMP bound to: 5'b00001 
	Parameter OPCODE_MOV bound to: 5'b00010 
	Parameter OPCODE_ADD bound to: 5'b00100 
	Parameter OPCODE_SUB bound to: 5'b01000 
	Parameter OPCODE_MUL bound to: 5'b10000 
	Parameter OPCODE_RDY bound to: 5'b00000 
	Parameter UOP_SRC_PX bound to: 5'b00000 
	Parameter UOP_SRC_PY bound to: 5'b00001 
	Parameter UOP_SRC_PZ bound to: 5'b00010 
	Parameter UOP_SRC_RX bound to: 5'b00011 
	Parameter UOP_SRC_RY bound to: 5'b00100 
	Parameter UOP_SRC_RZ bound to: 5'b00101 
	Parameter UOP_SRC_T1 bound to: 5'b00110 
	Parameter UOP_SRC_T2 bound to: 5'b00111 
	Parameter UOP_SRC_T3 bound to: 5'b01000 
	Parameter UOP_SRC_T4 bound to: 5'b01001 
	Parameter UOP_SRC_ONE bound to: 5'b01010 
	Parameter UOP_SRC_ZERO bound to: 5'b01011 
	Parameter UOP_SRC_DELTA bound to: 5'b01100 
	Parameter UOP_SRC_V bound to: 5'b01111 
	Parameter UOP_SRC_G_X bound to: 5'b10000 
	Parameter UOP_SRC_G_Y bound to: 5'b10001 
	Parameter UOP_SRC_H_X bound to: 5'b10010 
	Parameter UOP_SRC_H_Y bound to: 5'b10011 
	Parameter UOP_SRC_DUMMY bound to: 5'bxxxxx 
	Parameter UOP_DST_RX bound to: 3'b000 
	Parameter UOP_DST_RY bound to: 3'b001 
	Parameter UOP_DST_RZ bound to: 3'b010 
	Parameter UOP_DST_T1 bound to: 3'b011 
	Parameter UOP_DST_T2 bound to: 3'b100 
	Parameter UOP_DST_T3 bound to: 3'b101 
	Parameter UOP_DST_T4 bound to: 3'b110 
	Parameter UOP_DST_DUMMY bound to: 3'bxxx 
	Parameter UOP_EXEC_ALWAYS bound to: 2'b11 
	Parameter UOP_EXEC_PZT1T2_0XX bound to: 2'b10 
	Parameter UOP_EXEC_PZT1T2_100 bound to: 2'b00 
	Parameter UOP_EXEC_PZT1T2_101 bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'uop_add_rom' (15#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_add_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'uop_conv_rom' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_conv_rom.v:3]
	Parameter OPCODE_CMP bound to: 5'b00001 
	Parameter OPCODE_MOV bound to: 5'b00010 
	Parameter OPCODE_ADD bound to: 5'b00100 
	Parameter OPCODE_SUB bound to: 5'b01000 
	Parameter OPCODE_MUL bound to: 5'b10000 
	Parameter OPCODE_RDY bound to: 5'b00000 
	Parameter UOP_SRC_PX bound to: 5'b00000 
	Parameter UOP_SRC_PY bound to: 5'b00001 
	Parameter UOP_SRC_PZ bound to: 5'b00010 
	Parameter UOP_SRC_RX bound to: 5'b00011 
	Parameter UOP_SRC_RY bound to: 5'b00100 
	Parameter UOP_SRC_RZ bound to: 5'b00101 
	Parameter UOP_SRC_T1 bound to: 5'b00110 
	Parameter UOP_SRC_T2 bound to: 5'b00111 
	Parameter UOP_SRC_T3 bound to: 5'b01000 
	Parameter UOP_SRC_T4 bound to: 5'b01001 
	Parameter UOP_SRC_ONE bound to: 5'b01010 
	Parameter UOP_SRC_ZERO bound to: 5'b01011 
	Parameter UOP_SRC_DELTA bound to: 5'b01100 
	Parameter UOP_SRC_V bound to: 5'b01111 
	Parameter UOP_SRC_G_X bound to: 5'b10000 
	Parameter UOP_SRC_G_Y bound to: 5'b10001 
	Parameter UOP_SRC_H_X bound to: 5'b10010 
	Parameter UOP_SRC_H_Y bound to: 5'b10011 
	Parameter UOP_SRC_DUMMY bound to: 5'bxxxxx 
	Parameter UOP_DST_RX bound to: 3'b000 
	Parameter UOP_DST_RY bound to: 3'b001 
	Parameter UOP_DST_RZ bound to: 3'b010 
	Parameter UOP_DST_T1 bound to: 3'b011 
	Parameter UOP_DST_T2 bound to: 3'b100 
	Parameter UOP_DST_T3 bound to: 3'b101 
	Parameter UOP_DST_T4 bound to: 3'b110 
	Parameter UOP_DST_DUMMY bound to: 3'bxxx 
	Parameter UOP_EXEC_ALWAYS bound to: 2'b11 
	Parameter UOP_EXEC_PZT1T2_0XX bound to: 2'b10 
	Parameter UOP_EXEC_PZT1T2_100 bound to: 2'b00 
	Parameter UOP_EXEC_PZT1T2_101 bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'uop_conv_rom' (16#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_conv_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'brom_p256_q' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_q.v:35]
INFO: [Synth 8-6155] done synthesizing module 'brom_p256_q' (17#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_q.v:35]
INFO: [Synth 8-6157] synthesizing module 'curve_dbl_add_256' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_dbl_add_256.v:39]
	Parameter OPCODE_CMP bound to: 5'b00001 
	Parameter OPCODE_MOV bound to: 5'b00010 
	Parameter OPCODE_ADD bound to: 5'b00100 
	Parameter OPCODE_SUB bound to: 5'b01000 
	Parameter OPCODE_MUL bound to: 5'b10000 
	Parameter OPCODE_RDY bound to: 5'b00000 
	Parameter UOP_SRC_PX bound to: 5'b00000 
	Parameter UOP_SRC_PY bound to: 5'b00001 
	Parameter UOP_SRC_PZ bound to: 5'b00010 
	Parameter UOP_SRC_RX bound to: 5'b00011 
	Parameter UOP_SRC_RY bound to: 5'b00100 
	Parameter UOP_SRC_RZ bound to: 5'b00101 
	Parameter UOP_SRC_T1 bound to: 5'b00110 
	Parameter UOP_SRC_T2 bound to: 5'b00111 
	Parameter UOP_SRC_T3 bound to: 5'b01000 
	Parameter UOP_SRC_T4 bound to: 5'b01001 
	Parameter UOP_SRC_ONE bound to: 5'b01010 
	Parameter UOP_SRC_ZERO bound to: 5'b01011 
	Parameter UOP_SRC_DELTA bound to: 5'b01100 
	Parameter UOP_SRC_V bound to: 5'b01111 
	Parameter UOP_SRC_G_X bound to: 5'b10000 
	Parameter UOP_SRC_G_Y bound to: 5'b10001 
	Parameter UOP_SRC_H_X bound to: 5'b10010 
	Parameter UOP_SRC_H_Y bound to: 5'b10011 
	Parameter UOP_SRC_DUMMY bound to: 5'bxxxxx 
	Parameter UOP_DST_RX bound to: 3'b000 
	Parameter UOP_DST_RY bound to: 3'b001 
	Parameter UOP_DST_RZ bound to: 3'b010 
	Parameter UOP_DST_T1 bound to: 3'b011 
	Parameter UOP_DST_T2 bound to: 3'b100 
	Parameter UOP_DST_T3 bound to: 3'b101 
	Parameter UOP_DST_T4 bound to: 3'b110 
	Parameter UOP_DST_DUMMY bound to: 3'bxxx 
	Parameter UOP_EXEC_ALWAYS bound to: 2'b11 
	Parameter UOP_EXEC_PZT1T2_0XX bound to: 2'b10 
	Parameter UOP_EXEC_PZT1T2_100 bound to: 2'b00 
	Parameter UOP_EXEC_PZT1T2_101 bound to: 2'b01 
	Parameter WORD_COUNTER_WIDTH bound to: 3 - type: integer 
	Parameter OPERAND_NUM_WORDS bound to: 8 - type: integer 
	Parameter FSM_STATE_STALL bound to: 2'b00 
	Parameter FSM_STATE_FETCH bound to: 2'b01 
	Parameter FSM_STATE_EXECUTE bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'mw_comparator' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_comparator.v:39]
	Parameter WORD_COUNTER_WIDTH bound to: 3 - type: integer 
	Parameter OPERAND_NUM_WORDS bound to: 8 - type: integer 
	Parameter WORD_INDEX_ZERO bound to: 3'b000 
	Parameter WORD_INDEX_LAST bound to: 3'b111 
	Parameter FSM_SHREG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'subtractor32_wrapper' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/subtractor32_wrapper.v:39]
INFO: [Synth 8-6157] synthesizing module 'subtractor32_generic' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/subtractor32_generic.v:39]
INFO: [Synth 8-6155] done synthesizing module 'subtractor32_generic' (18#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/subtractor32_generic.v:39]
INFO: [Synth 8-6155] done synthesizing module 'subtractor32_wrapper' (19#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/subtractor32_wrapper.v:39]
INFO: [Synth 8-6155] done synthesizing module 'mw_comparator' (20#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_comparator.v:39]
INFO: [Synth 8-6157] synthesizing module 'modular_adder' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_adder.v:39]
	Parameter OPERAND_NUM_WORDS bound to: 8 - type: integer 
	Parameter WORD_COUNTER_WIDTH bound to: 3 - type: integer 
	Parameter WORD_INDEX_ZERO bound to: 3'b000 
	Parameter WORD_INDEX_LAST bound to: 3'b111 
	Parameter FSM_SHREG_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder32_wrapper' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder32_wrapper.v:39]
INFO: [Synth 8-6157] synthesizing module 'adder32_generic' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder32_generic.v:39]
INFO: [Synth 8-6155] done synthesizing module 'adder32_generic' (21#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder32_generic.v:39]
INFO: [Synth 8-6155] done synthesizing module 'adder32_wrapper' (22#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder32_wrapper.v:39]
INFO: [Synth 8-6155] done synthesizing module 'modular_adder' (23#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_adder.v:39]
INFO: [Synth 8-6157] synthesizing module 'modular_subtractor' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_subtractor.v:39]
	Parameter OPERAND_NUM_WORDS bound to: 8 - type: integer 
	Parameter WORD_COUNTER_WIDTH bound to: 3 - type: integer 
	Parameter WORD_INDEX_ZERO bound to: 3'b000 
	Parameter WORD_INDEX_LAST bound to: 3'b111 
	Parameter FSM_SHREG_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modular_subtractor' (24#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_subtractor.v:39]
INFO: [Synth 8-6157] synthesizing module 'modular_multiplier_256' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_multiplier_256.v:39]
	Parameter OPERAND_NUM_WORDS bound to: 8 - type: integer 
	Parameter WORD_COUNTER_WIDTH bound to: 3 - type: integer 
	Parameter WORD_INDEX_ZERO bound to: 3'b000 
	Parameter WORD_INDEX_LAST bound to: 3'b111 
	Parameter FSM_SHREG_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac16_wrapper' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/mac16_wrapper.v:39]
INFO: [Synth 8-6157] synthesizing module 'mac16_generic' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/mac16_generic.v:39]
INFO: [Synth 8-6155] done synthesizing module 'mac16_generic' (25#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/mac16_generic.v:39]
INFO: [Synth 8-6155] done synthesizing module 'mac16_wrapper' (26#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/mac16_wrapper.v:39]
INFO: [Synth 8-6157] synthesizing module 'adder47_wrapper' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder47_wrapper.v:39]
INFO: [Synth 8-6157] synthesizing module 'adder47_generic' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder47_generic.v:39]
INFO: [Synth 8-6155] done synthesizing module 'adder47_generic' (27#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder47_generic.v:39]
INFO: [Synth 8-6155] done synthesizing module 'adder47_wrapper' (28#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder47_wrapper.v:39]
INFO: [Synth 8-6157] synthesizing module 'bram_1rw_1ro_readfirst__parameterized0' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/util/bram_1rw_1ro_readfirst.v:35]
	Parameter MEM_WIDTH bound to: 32 - type: integer 
	Parameter MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_1rw_1ro_readfirst__parameterized0' (28#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/util/bram_1rw_1ro_readfirst.v:35]
INFO: [Synth 8-6157] synthesizing module 'modular_reductor_256' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_reductor_256.v:39]
	Parameter OPERAND_NUM_WORDS bound to: 8 - type: integer 
	Parameter WORD_COUNTER_WIDTH bound to: 3 - type: integer 
	Parameter WORD_INDEX_ZERO bound to: 4'b0000 
	Parameter WORD_INDEX_LAST bound to: 4'b1111 
	Parameter FSM_SHREG_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-226] default block is never used [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_reductor_256.v:200]
INFO: [Synth 8-226] default block is never used [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_reductor_256.v:228]
INFO: [Synth 8-226] default block is never used [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_reductor_256.v:257]
INFO: [Synth 8-226] default block is never used [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_reductor_256.v:286]
INFO: [Synth 8-6155] done synthesizing module 'modular_reductor_256' (29#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_reductor_256.v:39]
INFO: [Synth 8-6155] done synthesizing module 'modular_multiplier_256' (30#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_multiplier_256.v:39]
INFO: [Synth 8-6157] synthesizing module 'mw_mover' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_mover.v:39]
	Parameter WORD_COUNTER_WIDTH bound to: 3 - type: integer 
	Parameter OPERAND_NUM_WORDS bound to: 8 - type: integer 
	Parameter WORD_INDEX_ZERO bound to: 3'b000 
	Parameter WORD_INDEX_LAST bound to: 3'b111 
	Parameter FSM_SHREG_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mw_mover' (31#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_mover.v:39]
INFO: [Synth 8-6157] synthesizing module 'brom_p256_one' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_one.v:35]
INFO: [Synth 8-6155] done synthesizing module 'brom_p256_one' (32#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_one.v:35]
INFO: [Synth 8-6157] synthesizing module 'brom_p256_zero' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_zero.v:35]
INFO: [Synth 8-6155] done synthesizing module 'brom_p256_zero' (33#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_zero.v:35]
INFO: [Synth 8-6157] synthesizing module 'brom_p256_delta' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_delta.v:35]
INFO: [Synth 8-6155] done synthesizing module 'brom_p256_delta' (34#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_delta.v:35]
INFO: [Synth 8-6157] synthesizing module 'brom_p256_h_x' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_x.v:35]
INFO: [Synth 8-6155] done synthesizing module 'brom_p256_h_x' (35#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_x.v:35]
INFO: [Synth 8-6157] synthesizing module 'brom_p256_h_y' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_y.v:35]
INFO: [Synth 8-6155] done synthesizing module 'brom_p256_h_y' (36#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_y.v:35]
INFO: [Synth 8-6155] done synthesizing module 'curve_dbl_add_256' (37#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_dbl_add_256.v:39]
INFO: [Synth 8-6157] synthesizing module 'modular_invertor' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/modular_invertor.v:39]
	Parameter MAX_OPERAND_WIDTH bound to: 256 - type: integer 
	Parameter OPERAND_NUM_WORDS bound to: 8 - type: integer 
	Parameter OPERAND_ADDR_BITS bound to: 3 - type: integer 
	Parameter BUFFER_NUM_WORDS bound to: 9 - type: integer 
	Parameter BUFFER_ADDR_BITS bound to: 4 - type: integer 
	Parameter LOOP_NUM_ROUNDS bound to: 512 - type: integer 
	Parameter ROUND_COUNTER_BITS bound to: 9 - type: integer 
	Parameter K_NUM_BITS bound to: 10 - type: integer 
	Parameter FSM_STATE_IDLE bound to: 4'b0000 
	Parameter FSM_STATE_INIT bound to: 4'b0001 
	Parameter FSM_STATE_INVERT_PRECALC bound to: 4'b1011 
	Parameter FSM_STATE_INVERT_COMPARE bound to: 4'b1100 
	Parameter FSM_STATE_INVERT_UPDATE bound to: 4'b1101 
	Parameter FSM_STATE_REDUCE_PRECALC bound to: 4'b1110 
	Parameter FSM_STATE_REDUCE_UPDATE bound to: 4'b1111 
	Parameter FSM_STATE_COPY bound to: 4'b0010 
	Parameter FSM_STATE_DONE bound to: 4'b0011 
INFO: [Synth 8-6157] synthesizing module 'modinv_helper_init' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_init.v:3]
	Parameter OPERAND_NUM_WORDS bound to: 8 - type: integer 
	Parameter OPERAND_ADDR_BITS bound to: 3 - type: integer 
	Parameter BUFFER_NUM_WORDS bound to: 9 - type: integer 
	Parameter BUFFER_ADDR_BITS bound to: 4 - type: integer 
	Parameter PROC_NUM_CYCLES bound to: 11 - type: integer 
	Parameter PROC_CNT_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modinv_helper_init' (38#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_init.v:3]
INFO: [Synth 8-6157] synthesizing module 'modinv_helper_invert_precalc' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_precalc.v:3]
	Parameter BUFFER_NUM_WORDS bound to: 9 - type: integer 
	Parameter BUFFER_ADDR_BITS bound to: 4 - type: integer 
	Parameter PROC_NUM_CYCLES bound to: 22 - type: integer 
	Parameter PROC_CNT_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modinv_helper_invert_precalc' (39#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_precalc.v:3]
INFO: [Synth 8-6157] synthesizing module 'modinv_helper_invert_compare' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_compare.v:3]
	Parameter BUFFER_NUM_WORDS bound to: 9 - type: integer 
	Parameter BUFFER_ADDR_BITS bound to: 4 - type: integer 
	Parameter PROC_NUM_CYCLES bound to: 19 - type: integer 
	Parameter PROC_CNT_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modinv_helper_invert_compare' (40#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_compare.v:3]
INFO: [Synth 8-6157] synthesizing module 'modinv_helper_invert_update' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_update.v:3]
	Parameter BUFFER_NUM_WORDS bound to: 9 - type: integer 
	Parameter BUFFER_ADDR_BITS bound to: 4 - type: integer 
	Parameter PROC_NUM_CYCLES bound to: 12 - type: integer 
	Parameter PROC_CNT_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modinv_helper_invert_update' (41#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_update.v:3]
INFO: [Synth 8-6157] synthesizing module 'modinv_helper_reduce_precalc' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_precalc.v:3]
	Parameter OPERAND_NUM_WORDS bound to: 8 - type: integer 
	Parameter OPERAND_ADDR_BITS bound to: 3 - type: integer 
	Parameter BUFFER_NUM_WORDS bound to: 9 - type: integer 
	Parameter BUFFER_ADDR_BITS bound to: 4 - type: integer 
	Parameter K_NUM_BITS bound to: 10 - type: integer 
	Parameter PROC_NUM_CYCLES bound to: 22 - type: integer 
	Parameter PROC_CNT_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modinv_helper_reduce_precalc' (42#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_precalc.v:3]
INFO: [Synth 8-6157] synthesizing module 'modinv_helper_reduce_update' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_update.v:3]
	Parameter BUFFER_NUM_WORDS bound to: 9 - type: integer 
	Parameter BUFFER_ADDR_BITS bound to: 4 - type: integer 
	Parameter PROC_NUM_CYCLES bound to: 12 - type: integer 
	Parameter PROC_CNT_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modinv_helper_reduce_update' (43#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_update.v:3]
INFO: [Synth 8-6157] synthesizing module 'modinv_helper_copy' [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_copy.v:3]
	Parameter OPERAND_NUM_WORDS bound to: 8 - type: integer 
	Parameter OPERAND_ADDR_BITS bound to: 3 - type: integer 
	Parameter BUFFER_NUM_WORDS bound to: 9 - type: integer 
	Parameter BUFFER_ADDR_BITS bound to: 4 - type: integer 
	Parameter PROC_NUM_CYCLES bound to: 10 - type: integer 
	Parameter PROC_CNT_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modinv_helper_copy' (44#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_copy.v:3]
INFO: [Synth 8-6155] done synthesizing module 'modular_invertor' (45#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/modular_invertor.v:39]
INFO: [Synth 8-6155] done synthesizing module 'curve_mul_256' (46#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_mul_256.v:39]
INFO: [Synth 8-6155] done synthesizing module 'cw305_ecc_p256_pmul_top' (47#1) [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_ecc_p256_pmul_top.v:32]
WARNING: [Synth 8-3331] design cw305_reg_pmul has unconnected port I_ready
WARNING: [Synth 8-3331] design cw305_usb_reg_fe has unconnected port usb_alen
WARNING: [Synth 8-3331] design cw305_ecc_p256_pmul_top has unconnected port k15_sel
WARNING: [Synth 8-3331] design cw305_ecc_p256_pmul_top has unconnected port l14_sel
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 849.656 ; gain = 257.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 855.668 ; gain = 263.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 855.668 ; gain = 263.160
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'U_clocks/clkibuf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'U_reg_pmul/U_reg_ila'
Finished Parsing XDC File [y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_0/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'U_reg_pmul/U_reg_ila'
Parsing XDC File [y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'U_reg_pmul/U_reg_aes'
Finished Parsing XDC File [y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/ila_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'U_reg_pmul/U_reg_aes'
Parsing XDC File [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/constrs_1/imports/ecc_p256_pmul/cw305_main.xdc]
Finished Parsing XDC File [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/constrs_1/imports/ecc_p256_pmul/cw305_main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/constrs_1/imports/ecc_p256_pmul/cw305_main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cw305_ecc_p256_pmul_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cw305_ecc_p256_pmul_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1052.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  IBUFG => IBUF: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1052.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1052.027 ; gain = 459.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1052.027 ; gain = 459.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_reg_pmul/U_reg_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U_reg_pmul/U_reg_aes. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1052.027 ; gain = 459.520
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O_clksettings" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O_user_led" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O_bram_rd_msb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O_lfsr_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O_lfsr_rd_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rb_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'curve_dbl_add_256'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_precalc.v:226]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_precalc.v:232]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_precalc.v:197]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_precalc.v:191]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.srcs/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/modular_invertor.v:971]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'modular_invertor'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'curve_mul_256'
INFO: [Synth 8-5583] The signal bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_STATE_STALL |                               00 |                               00
         FSM_STATE_FETCH |                               01 |                               01
       FSM_STATE_EXECUTE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'curve_dbl_add_256'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          FSM_STATE_IDLE |                        000000010 |                             0000
          FSM_STATE_INIT |                        010000000 |                             0001
FSM_STATE_INVERT_PRECALC |                        000001000 |                             1011
FSM_STATE_INVERT_COMPARE |                        001000000 |                             1100
 FSM_STATE_INVERT_UPDATE |                        000000100 |                             1101
FSM_STATE_REDUCE_PRECALC |                        000010000 |                             1110
 FSM_STATE_REDUCE_UPDATE |                        100000000 |                             1111
          FSM_STATE_COPY |                        000100000 |                             0010
          FSM_STATE_DONE |                        000000001 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'one-hot' in module 'modular_invertor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          FSM_STATE_IDLE |                   00000000010000 |                             0000
  FSM_STATE_PREPARE_TRIG |                   00001000000000 |                             0001
  FSM_STATE_PREPARE_WAIT |                   00000000100000 |                             0010
   FSM_STATE_DOUBLE_TRIG |                   00000000000001 |                             0011
   FSM_STATE_DOUBLE_WAIT |                   00000000000010 |                             0100
      FSM_STATE_ADD_TRIG |                   00000000000100 |                             0101
      FSM_STATE_ADD_WAIT |                   10000000000000 |                             0110
     FSM_STATE_COPY_TRIG |                   00010000000000 |                             0111
     FSM_STATE_COPY_WAIT |                   00100000000000 |                             1000
   FSM_STATE_INVERT_TRIG |                   01000000000000 |                             1001
   FSM_STATE_INVERT_WAIT |                   00000100000000 |                             1010
  FSM_STATE_CONVERT_TRIG |                   00000010000000 |                             1011
  FSM_STATE_CONVERT_WAIT |                   00000001000000 |                             1100
          FSM_STATE_DONE |                   00000000001000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'one-hot' in module 'curve_mul_256'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1052.027 ; gain = 459.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |cw305_reg_pmul__GB0          |           1|     23501|
|2     |cw305_reg_pmul__GB1          |           1|     22881|
|3     |clocks__GC0                  |           1|        15|
|4     |curve_mul_256                |           2|     25433|
|5     |cw305_ecc_p256_pmul_top__GC0 |           1|       247|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     47 Bit       Adders := 4     
	   4 Input     33 Bit       Adders := 20    
	   3 Input     33 Bit       Adders := 14    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 42    
	   2 Input      3 Bit       Adders := 52    
+---Registers : 
	              752 Bit    Registers := 2     
	              705 Bit    Registers := 2     
	              256 Bit    Registers := 34    
	               47 Bit    Registers := 38    
	               33 Bit    Registers := 34    
	               32 Bit    Registers := 173   
	               31 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               21 Bit    Registers := 11    
	               20 Bit    Registers := 8     
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 45    
	                3 Bit    Registers := 55    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 144   
+---RAMs : 
	              512 Bit         RAMs := 28    
	              256 Bit         RAMs := 46    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input    752 Bit        Muxes := 2     
	   2 Input    705 Bit        Muxes := 6     
	   2 Input    256 Bit        Muxes := 30    
	   3 Input     47 Bit        Muxes := 32    
	   2 Input     47 Bit        Muxes := 34    
	   2 Input     32 Bit        Muxes := 72    
	  13 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 8     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 20    
	   7 Input     32 Bit        Muxes := 6     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 10    
	   2 Input     20 Bit        Muxes := 4     
	   8 Input     20 Bit        Muxes := 2     
	   5 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   4 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	  14 Input     14 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 16    
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	  16 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 26    
	   9 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	  14 Input      8 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   9 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 14    
	   6 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 205   
	  13 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cdc_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cw305_reg_pmul 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 12    
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  14 Input      8 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  13 Input      1 Bit        Muxes := 6     
Module clocks 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module bram_1rw_1ro_readfirst__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module uop_init_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
Module uop_dbl_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module uop_add_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module uop_conv_rom 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input     20 Bit        Muxes := 1     
Module brom_p256_q 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
Module subtractor32_generic 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module mw_comparator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adder32_generic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module subtractor32_generic__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module modular_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module subtractor32_generic__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module adder32_generic__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module modular_subtractor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module adder47_generic__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     47 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
Module adder47_generic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     47 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
Module bram_1rw_1ro_readfirst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module adder32_generic__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module subtractor32_generic__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module modular_adder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module adder32_generic__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module subtractor32_generic__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module modular_adder__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module subtractor32_generic__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module adder32_generic__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module modular_subtractor__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module bram_1rw_1ro_readfirst__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module modular_reductor_256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     28 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 2     
	  16 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mac16_generic__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__7 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__8 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__9 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__10 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__11 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__12 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__13 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__14 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic__15 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module mac16_generic 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
+---Muxes : 
	   3 Input     47 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
Module modular_multiplier_256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              752 Bit    Registers := 1     
	              705 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    752 Bit        Muxes := 1     
	   2 Input    705 Bit        Muxes := 3     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mw_mover__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module brom_p256_one 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module brom_p256_delta 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
Module brom_p256_h_x 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
Module brom_p256_h_y 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
Module bram_1rw_1ro_readfirst__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module curve_dbl_add_256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module mw_mover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module bram_1rw_1ro_readfirst__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module bram_1rw_1ro_readfirst__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module modinv_helper_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module adder32_generic__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module subtractor32_generic__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module subtractor32_generic__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module modinv_helper_invert_precalc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module subtractor32_generic__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module subtractor32_generic__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module modinv_helper_invert_compare 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module modinv_helper_invert_update 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module adder32_generic__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
Module modinv_helper_reduce_precalc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
Module modinv_helper_reduce_update 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module modinv_helper_copy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module modular_invertor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 13    
	   9 Input      9 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module curve_mul_256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 3     
	   5 Input     20 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module cw305_usb_reg_fe 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
DSP Report: Generating DSP mac16_inst/s_int1, operation Mode is: C+A*B.
DSP Report: operator mac16_inst/s_int1 is absorbed into DSP mac16_inst/s_int1.
DSP Report: operator mac16_inst/p is absorbed into DSP mac16_inst/s_int1.
WARNING: [Synth 8-3331] design cw305_reg_pmul has unconnected port I_ready
WARNING: [Synth 8-3331] design cw305_ecc_p256_pmul_top has unconnected port k15_sel
WARNING: [Synth 8-3331] design cw305_ecc_p256_pmul_top has unconnected port l14_sel
INFO: [Synth 8-5583] The signal bram_tx/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_ty/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_tz/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_rx/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_ry/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_rz/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_rz1/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_c_inst/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_sum0_inst/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_sum1_inst/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_diff_inst/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal gen_z_bram[1].bram_c_inst/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal gen_z_bram[2].bram_c_inst/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal gen_z_bram[3].bram_c_inst/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal gen_z_bram[4].bram_c_inst/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal gen_z_bram[5].bram_c_inst/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal gen_z_bram[6].bram_c_inst/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal gen_z_bram[7].bram_c_inst/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal gen_z_bram[8].bram_c_inst/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal gen_z_bram[9].bram_c_inst/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_t1/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_t2/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_t3/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal bram_t4/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal buf_r/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal buf_s/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal buf_u/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal buf_v/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal buf_r_dbl/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal buf_s_dbl/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal buf_r_plus_s/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal buf_u_minus_v/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal buf_v_minus_u/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal buf_u_half/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal buf_v_half/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal buf_u_minus_v_half/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal buf_v_minus_u_half/bram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_addr_reg[24]' (FDE) to 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_save_reg[3]' (FDE) to 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_addr_reg[9]' (FDE) to 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_addr_reg[10]' (FDE) to 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_addr_reg[11]' (FDE) to 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_save_reg[2]' (FDE) to 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_mask_reg[4]' (FDE) to 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_save_reg[0]' (FDE) to 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_mask_reg[0]' (FDE) to 'curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/z_save_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst/\z_save_reg[1] )
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[16]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[17]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[17]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[18]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[18]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[19]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[20]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[20]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[21]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[21]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[22]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[22]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[23]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[23]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[24]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[24]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[25]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[25]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[26]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[26]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[27]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[27]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[28]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[28]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[29]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[29]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[30]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[30]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[31]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[31]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[1]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[2]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[2]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[3]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[4]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[4]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[5]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[5]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[6]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[6]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[7]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[7]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[8]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[8]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[9]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[9]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[10]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[10]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[11]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[11]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[12]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[13]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[13]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[14]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/rom_q/bram_reg_b_reg[14]' (FD) to 'curve_mul_256:/rom_q/bram_reg_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_init/data_reg[7]' (FD) to 'curve_mul_256:/op_rom_init/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_conv/data_reg[9]' (FD) to 'curve_mul_256:/op_rom_conv/data_reg[14]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_init/data_reg[9]' (FD) to 'curve_mul_256:/op_rom_init/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_dbl/data_reg[9]' (FD) to 'curve_mul_256:/op_rom_dbl/data_reg[14]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_init/data_reg[5]' (FD) to 'curve_mul_256:/op_rom_init/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_init/data_reg[6]' (FD) to 'curve_mul_256:/op_rom_init/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_init/data_reg[8]' (FD) to 'curve_mul_256:/op_rom_init/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[0]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[1]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_h_y_inst/bram_reg_b_reg[1]' (FD) to 'curve_mul_256:/worker/brom_h_y_inst/bram_reg_b_reg[9]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[1]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[2]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[2]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[3]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[4]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_h_y_inst/bram_reg_b_reg[4]' (FD) to 'curve_mul_256:/worker/brom_h_y_inst/bram_reg_b_reg[19]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (curve_mul_256:/worker/\brom_h_x_inst/bram_reg_b_reg[4] )
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[4]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[5]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[5]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[6]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[6]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[7]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[7]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[8]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[8]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[9]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_h_x_inst/bram_reg_b_reg[9]' (FD) to 'curve_mul_256:/worker/brom_h_x_inst/bram_reg_b_reg[13]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[9]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[10]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_h_x_inst/bram_reg_b_reg[10]' (FD) to 'curve_mul_256:/worker/brom_h_x_inst/bram_reg_b_reg[20]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[10]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[11]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[11]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[12]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_h_y_inst/bram_reg_b_reg[12]' (FD) to 'curve_mul_256:/worker/brom_h_y_inst/bram_reg_b_reg[29]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[12]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[13]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_h_x_inst/bram_reg_b_reg[13]' (FD) to 'curve_mul_256:/worker/brom_h_x_inst/bram_reg_b_reg[17]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[13]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[14]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[14]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[15]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[16]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_h_x_inst/bram_reg_b_reg[16]' (FD) to 'curve_mul_256:/worker/brom_h_x_inst/bram_reg_b_reg[21]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[16]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[17]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[17]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[18]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[18]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[19]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[19]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[20]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[20]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[21]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[21]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[22]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[22]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[23]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[23]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[24]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[24]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[25]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[25]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[26]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[26]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[27]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[27]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[28]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[28]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[29]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[29]' (FD) to 'curve_mul_256:/worker/brom_delta_inst/bram_reg_b_reg[30]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_init/data_reg[10]' (FD) to 'curve_mul_256:/op_rom_init/data_reg[3]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_init/data_reg[11]' (FD) to 'curve_mul_256:/op_rom_init/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_init/data_reg[12]' (FD) to 'curve_mul_256:/op_rom_init/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_init/data_reg[13]' (FD) to 'curve_mul_256:/op_rom_init/data_reg[16]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_conv/data_reg[14]' (FD) to 'curve_mul_256:/op_rom_conv/data_reg[17]'
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_init/data_reg[14]' (FD) to 'curve_mul_256:/op_rom_init/data_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (curve_mul_256:/op_rom_dbl/\data_reg[14] )
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_init/data_reg[4]' (FD) to 'curve_mul_256:/op_rom_init/data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (curve_mul_256:/op_rom_init/\data_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (curve_mul_256:/op_rom_conv/\data_reg[1] )
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_init/data_reg[1]' (FD) to 'curve_mul_256:/op_rom_init/data_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (curve_mul_256:/op_rom_init/\data_reg[0] )
INFO: [Synth 8-3886] merging instance 'curve_mul_256:/op_rom_conv/data_reg[18]' (FD) to 'curve_mul_256:/op_rom_conv/data_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (curve_mul_256:/op_rom_conv/\data_reg[17] )
INFO: [Synth 8-3886] merging instance 'U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/z_addr_reg[20]' (FDE) to 'U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/z_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/z_addr_reg[20]' (FDE) to 'U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/z_mask_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1059.750 ; gain = 467.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|uop_add_rom | data_reg   | 64x20         | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                   | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|curve_mul_256:                                                | bram_rz1/bram_reg                  | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst                 | bram_c_inst/bram_reg               | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | bram_sum0_inst/bram_reg            | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | bram_sum1_inst/bram_reg            | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | bram_diff_inst/bram_reg            | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[1].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[2].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[3].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[4].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[5].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[6].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[7].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[8].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[9].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t1/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t2/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t3/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t4/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|bram_1rw_1ro_readfirst__parameterized0:                       | bram_reg                           | 16 x 32(READ_FIRST)    | W | R | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|curve_mul_256:/invertor                                       | buf_s/bram_reg                     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u/bram_reg                     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v/bram_reg                     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_r_dbl/bram_reg                 | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_s_dbl/bram_reg                 | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_r_plus_s/bram_reg              | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u_minus_v/bram_reg             | 16 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v_minus_u/bram_reg             | 16 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u_half/bram_reg                | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v_half/bram_reg                | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u_minus_v_half/bram_reg        | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v_minus_u_half/bram_reg        | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|curve_mul_256:                                                | bram_rz1/bram_reg                  | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst                 | bram_c_inst/bram_reg               | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | bram_sum0_inst/bram_reg            | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | bram_sum1_inst/bram_reg            | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | bram_diff_inst/bram_reg            | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[1].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[2].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[3].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[4].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[5].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[6].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[7].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[8].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[9].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t1/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t2/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t3/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t4/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|bram_1rw_1ro_readfirst__parameterized0:                       | bram_reg                           | 16 x 32(READ_FIRST)    | W | R | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|curve_mul_256:/invertor                                       | buf_s/bram_reg                     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u/bram_reg                     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v/bram_reg                     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_r_dbl/bram_reg                 | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_s_dbl/bram_reg                 | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_r_plus_s/bram_reg              | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u_minus_v/bram_reg             | 16 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v_minus_u/bram_reg             | 16 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u_half/bram_reg                | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v_half/bram_reg                | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u_minus_v_half/bram_reg        | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v_minus_u_half/bram_reg        | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac16_generic | C+A*B       | 16     | 16     | 47     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/i_0/bram_tx/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/i_0/bram_tx/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/i_1/bram_ty/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/i_1/bram_ty/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/i_2/bram_tz/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/i_2/bram_tz/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/i_3/bram_rx/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/i_3/bram_rx/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/i_4/bram_ry/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/i_4/bram_ry/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/i_19/bram_rz/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/i_19/bram_rz/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/i_5/bram_rz1/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/op_rom_add/i_0/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/op_rom_add/i_0/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/modular_multiplier_inst/i_0/bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/i_0/bram_sum0_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/i_1/bram_sum1_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/i_2/bram_diff_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/i_8/gen_z_bram[1].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/i_9/gen_z_bram[2].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/i_10/gen_z_bram[3].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/i_11/gen_z_bram[4].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/i_12/gen_z_bram[5].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/i_13/gen_z_bram[6].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/i_14/gen_z_bram[7].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/i_15/gen_z_bram[8].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/i_16/gen_z_bram[9].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/i_6/bram_t1/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/i_7/bram_t2/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/i_8/bram_t3/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/worker/i_9/bram_t4/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_0/buf_r/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_0/buf_r/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_1/buf_s/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_2/buf_u/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_3/buf_v/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_4/buf_r_dbl/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_5/buf_s_dbl/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_6/buf_r_plus_s/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_7/buf_u_minus_v/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_7/buf_u_minus_v/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_8/buf_v_minus_u/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_8/buf_v_minus_u/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_9/buf_u_half/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_10/buf_v_half/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_11/buf_u_minus_v_half/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/invertor/i_12/buf_v_minus_u_half/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/i_0/bram_tx/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/i_0/bram_tx/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/i_1/bram_ty/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/i_1/bram_ty/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/i_2/bram_tz/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/i_2/bram_tz/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/i_3/bram_rx/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/i_3/bram_rx/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/i_4/bram_ry/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/i_4/bram_ry/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/i_19/bram_rz/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/i_19/bram_rz/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/i_5/bram_rz1/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/op_rom_add/i_0/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/op_rom_add/i_0/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/modular_multiplier_inst/i_0/bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/i_0/bram_sum0_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/i_1/bram_sum1_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/i_2/bram_diff_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/i_8/gen_z_bram[1].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/i_9/gen_z_bram[2].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/i_10/gen_z_bram[3].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/i_11/gen_z_bram[4].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/i_12/gen_z_bram[5].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/i_13/gen_z_bram[6].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/i_14/gen_z_bram[7].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/i_15/gen_z_bram[8].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/i_16/gen_z_bram[9].bram_c_inst/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/i_6/bram_t1/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/i_7/bram_t2/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/i_8/bram_t3/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/worker/i_9/bram_t4/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_0/buf_r/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_0/buf_r/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_1/buf_s/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_2/buf_u/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_3/buf_v/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_4/buf_r_dbl/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_5/buf_s_dbl/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_6/buf_r_plus_s/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_7/buf_u_minus_v/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_7/buf_u_minus_v/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_8/buf_v_minus_u/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_8/buf_v_minus_u/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_9/buf_u_half/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_10/buf_v_half/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_11/buf_u_minus_v_half/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/invertor/i_12/buf_v_minus_u_half/bram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |cw305_reg_pmul__GB0          |           1|      5893|
|2     |cw305_reg_pmul__GB1          |           1|      5266|
|3     |clocks__GC0                  |           1|        15|
|4     |curve_mul_256                |           1|     18313|
|5     |cw305_ecc_p256_pmul_top__GC0 |           1|       118|
|6     |curve_mul_256__1             |           1|     17259|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1068.684 ; gain = 476.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1113.516 ; gain = 521.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                   | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|curve_mul_256:                                                | bram_rz1/bram_reg                  | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst                 | bram_c_inst/bram_reg               | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | bram_sum0_inst/bram_reg            | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | bram_sum1_inst/bram_reg            | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | bram_diff_inst/bram_reg            | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[1].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[2].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[3].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[4].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[5].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[6].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[7].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[8].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[9].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t1/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t2/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t3/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t4/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|bram_1rw_1ro_readfirst__parameterized0:                       | bram_reg                           | 16 x 32(READ_FIRST)    | W | R | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|curve_mul_256:/invertor                                       | buf_s/bram_reg                     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u/bram_reg                     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v/bram_reg                     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_r_dbl/bram_reg                 | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_s_dbl/bram_reg                 | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_r_plus_s/bram_reg              | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u_minus_v/bram_reg             | 16 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v_minus_u/bram_reg             | 16 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u_half/bram_reg                | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v_half/bram_reg                | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u_minus_v_half/bram_reg        | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v_minus_u_half/bram_reg        | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|bram_1rw_1ro_readfirst:                                       | bram_reg                           | 8 x 32(READ_FIRST)     | W | R | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|curve_mul_256:                                                | bram_rz1/bram_reg                  | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst                 | bram_c_inst/bram_reg               | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | bram_sum0_inst/bram_reg            | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | bram_sum1_inst/bram_reg            | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | bram_diff_inst/bram_reg            | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[1].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[2].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[3].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[4].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[5].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[6].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[7].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[8].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker/modular_multiplier_inst/reduce_256_inst | gen_z_bram[9].bram_c_inst/bram_reg | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t1/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t2/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t3/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/worker                                         | bram_t4/bram_reg                   | 8 x 32(READ_FIRST)     | W |   | 8 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|bram_1rw_1ro_readfirst__parameterized0:                       | bram_reg                           | 16 x 32(READ_FIRST)    | W | R | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|curve_mul_256:/invertor                                       | buf_s/bram_reg                     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u/bram_reg                     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v/bram_reg                     | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_r_dbl/bram_reg                 | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_s_dbl/bram_reg                 | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_r_plus_s/bram_reg              | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u_minus_v/bram_reg             | 16 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v_minus_u/bram_reg             | 16 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u_half/bram_reg                | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v_half/bram_reg                | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_u_minus_v_half/bram_reg        | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|curve_mul_256:/invertor                                       | buf_v_minus_u_half/bram_reg        | 16 x 32(READ_FIRST)    | W |   | 16 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |cw305_reg_pmul__GB0          |           1|      5893|
|2     |cw305_reg_pmul__GB1          |           1|      5266|
|3     |clocks__GC0                  |           1|        15|
|4     |curve_mul_256                |           1|     18313|
|5     |cw305_ecc_p256_pmul_top__GC0 |           1|       118|
|6     |curve_mul_256__1             |           1|     17259|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/op_rom_add/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256/op_rom_add/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/op_rom_add/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U_curve_mul_256_B/op_rom_add/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 1204.902 ; gain = 612.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 1204.902 ; gain = 612.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:01:51 . Memory (MB): peak = 1204.902 ; gain = 612.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 1204.902 ; gain = 612.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 1204.902 ; gain = 612.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 1204.902 ; gain = 612.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 1204.902 ; gain = 612.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cw305_ecc_p256_pmul_top | U_curve_mul_256/worker/modular_adder_inst/s_ab_n_reg[31]                                        | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256/worker/modular_adder_inst/s_ab_reg[31]                                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256/worker/modular_subtractor_inst/d_ab_reg[31]                                     | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256/worker/modular_subtractor_inst/d_ab_n_reg[31]                                   | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[31]       | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_reg[31]         | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst1/s_ab_n_reg[31]       | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/adder_inst1/s_ab_reg[31]         | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/d_ab_reg[31]     | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/d_ab_n_reg[31]   | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256_B/worker/modular_adder_inst/s_ab_n_reg[31]                                      | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256_B/worker/modular_adder_inst/s_ab_reg[31]                                        | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256_B/worker/modular_subtractor_inst/d_ab_reg[31]                                   | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256_B/worker/modular_subtractor_inst/d_ab_n_reg[31]                                 | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_n_reg[31]     | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/adder_inst0/s_ab_reg[31]       | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/adder_inst1/s_ab_n_reg[31]     | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/adder_inst1/s_ab_reg[31]       | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/d_ab_reg[31]   | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|cw305_ecc_p256_pmul_top | U_curve_mul_256_B/worker/modular_multiplier_inst/reduce_256_inst/subtractor_inst/d_ab_n_reg[31] | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+------------------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_1         |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |ila_0        |     1|
|2     |ila_1        |     1|
|3     |BUFG         |     1|
|4     |BUFGMUX_CTRL |     1|
|5     |CARRY4       |   373|
|6     |DSP48E1_1    |    32|
|7     |LUT1         |   175|
|8     |LUT2         |  2008|
|9     |LUT3         |  4588|
|10    |LUT4         |  1481|
|11    |LUT5         |  1200|
|12    |LUT6         |  3042|
|13    |MUXF7        |   384|
|14    |MUXF8        |    31|
|15    |ODDR         |     1|
|16    |RAMB18E1     |    56|
|17    |RAMB18E1_1   |     2|
|18    |RAMB18E1_2   |     4|
|19    |RAMB36E1     |    14|
|20    |SRL16E       |   640|
|21    |USR_ACCESSE2 |     1|
|22    |FDCE         |   540|
|23    |FDPE         |    29|
|24    |FDRE         | 12087|
|25    |FDSE         |    50|
|26    |IBUF         |    30|
|27    |IBUFG        |     1|
|28    |IOBUF        |     8|
|29    |OBUF         |     5|
+------+-------------+------+

Report Instance Areas: 
+------+---------------------------------------+-------------------------------------------+------+
|      |Instance                               |Module                                     |Cells |
+------+---------------------------------------+-------------------------------------------+------+
|1     |top                                    |                                           | 26784|
|2     |  U_reg_pmul                           |cw305_reg_pmul                             |  5989|
|3     |    U_go_pulse                         |cdc_pulse                                  |    11|
|4     |  U_clocks                             |clocks                                     |     6|
|5     |  U_curve_mul_256                      |curve_mul_256                              | 10364|
|6     |    bram_rx                            |bram_1rw_1ro_readfirst_102                 |    65|
|7     |    bram_ry                            |bram_1rw_1ro_readfirst_103                 |    33|
|8     |    bram_rz                            |bram_1rw_1ro_readfirst_104                 |    34|
|9     |    bram_rz1                           |bram_1rw_1ro_readfirst_105                 |     1|
|10    |    bram_tx                            |bram_1rw_1ro_readfirst_106                 |     1|
|11    |    bram_ty                            |bram_1rw_1ro_readfirst_107                 |     1|
|12    |    bram_tz                            |bram_1rw_1ro_readfirst_108                 |     1|
|13    |    invertor                           |modular_invertor_109                       |  1148|
|14    |      buf_r                            |bram_1rw_1ro_readfirst__parameterized0_205 |    41|
|15    |      buf_r_dbl                        |bram_1rw_1ro_readfirst__parameterized0_206 |     1|
|16    |      buf_r_plus_s                     |bram_1rw_1ro_readfirst__parameterized0_207 |    32|
|17    |      buf_s                            |bram_1rw_1ro_readfirst__parameterized0_208 |    41|
|18    |      buf_s_dbl                        |bram_1rw_1ro_readfirst__parameterized0_209 |     1|
|19    |      buf_u                            |bram_1rw_1ro_readfirst__parameterized0_210 |    64|
|20    |      buf_u_half                       |bram_1rw_1ro_readfirst__parameterized0_211 |     1|
|21    |      buf_u_minus_v                    |bram_1rw_1ro_readfirst__parameterized0_212 |     1|
|22    |      buf_u_minus_v_half               |bram_1rw_1ro_readfirst__parameterized0_213 |     1|
|23    |      buf_v                            |bram_1rw_1ro_readfirst__parameterized0_214 |    95|
|24    |      buf_v_half                       |bram_1rw_1ro_readfirst__parameterized0_215 |     1|
|25    |      buf_v_minus_u                    |bram_1rw_1ro_readfirst__parameterized0_216 |     1|
|26    |      buf_v_minus_u_half               |bram_1rw_1ro_readfirst__parameterized0_217 |     1|
|27    |      helper_copy                      |modinv_helper_copy_218                     |    26|
|28    |      helper_init                      |modinv_helper_init_219                     |   117|
|29    |      helper_invert_compare            |modinv_helper_invert_compare_220           |   170|
|30    |        sub32_u_minus_v                |subtractor32_wrapper_233                   |    56|
|31    |          subtractor32_inst            |subtractor32_generic_236                   |    56|
|32    |        sub32_v_minus_1                |subtractor32_wrapper_234                   |    56|
|33    |          subtractor32_inst            |subtractor32_generic_235                   |    56|
|34    |      helper_invert_precalc            |modinv_helper_invert_precalc_221           |   239|
|35    |        add32_r_plus_s                 |adder32_wrapper_227                        |    65|
|36    |          adder32_inst                 |adder32_generic_232                        |    65|
|37    |        sub32_u_minus_v                |subtractor32_wrapper_228                   |    43|
|38    |          subtractor32_inst            |subtractor32_generic_231                   |    43|
|39    |        sub32_v_minus_u                |subtractor32_wrapper_229                   |    43|
|40    |          subtractor32_inst            |subtractor32_generic_230                   |    43|
|41    |      helper_invert_update             |modinv_helper_invert_update_222            |    33|
|42    |      helper_reduce_precalc            |modinv_helper_reduce_precalc_223           |   187|
|43    |        add32_r_plus_s                 |adder32_wrapper_225                        |    98|
|44    |          adder32_inst                 |adder32_generic_226                        |    98|
|45    |      helper_reduce_update             |modinv_helper_reduce_update_224            |    30|
|46    |    mover                              |mw_mover_110                               |    60|
|47    |    op_rom_add                         |uop_add_rom_111                            |   130|
|48    |    op_rom_conv                        |uop_conv_rom_112                           |    22|
|49    |    op_rom_dbl                         |uop_dbl_rom_113                            |   583|
|50    |    op_rom_init                        |uop_init_rom_114                           |     4|
|51    |    rom_q                              |brom_p256_q_115                            |     6|
|52    |    worker                             |curve_dbl_add_256_116                      |  8146|
|53    |      bram_t1                          |bram_1rw_1ro_readfirst_117                 |     1|
|54    |      bram_t2                          |bram_1rw_1ro_readfirst_118                 |    66|
|55    |      bram_t3                          |bram_1rw_1ro_readfirst_119                 |     2|
|56    |      bram_t4                          |bram_1rw_1ro_readfirst_120                 |    32|
|57    |      brom_delta_inst                  |brom_p256_delta_121                        |     2|
|58    |      brom_h_x_inst                    |brom_p256_h_x_122                          |    27|
|59    |      brom_h_y_inst                    |brom_p256_h_y_123                          |   188|
|60    |      brom_one_inst                    |brom_p256_one_124                          |     1|
|61    |      modular_adder_inst               |modular_adder_125                          |   475|
|62    |        adder32                        |adder32_wrapper_201                        |    96|
|63    |          adder32_inst                 |adder32_generic_204                        |    96|
|64    |        subtractor32                   |subtractor32_wrapper_202                   |    43|
|65    |          subtractor32_inst            |subtractor32_generic_203                   |    43|
|66    |      modular_multiplier_inst          |modular_multiplier_256_126                 |  6641|
|67    |        add47_cw0_inst                 |adder47_wrapper_136                        |    90|
|68    |          adder47_inst                 |adder47_generic_200                        |    90|
|69    |        add47_cw1_inst                 |adder47_wrapper_137                        |    90|
|70    |          adder47_inst                 |adder47_generic_199                        |    90|
|71    |        bram_c_inst                    |bram_1rw_1ro_readfirst__parameterized0_138 |   229|
|72    |        \gen_mac_array[0].mac16_inst   |mac16_wrapper_139                          |   113|
|73    |          mac16_inst                   |mac16_generic_198                          |   113|
|74    |        \gen_mac_array[10].mac16_inst  |mac16_wrapper_140                          |   160|
|75    |          mac16_inst                   |mac16_generic_197                          |   160|
|76    |        \gen_mac_array[11].mac16_inst  |mac16_wrapper_141                          |   160|
|77    |          mac16_inst                   |mac16_generic_196                          |   160|
|78    |        \gen_mac_array[12].mac16_inst  |mac16_wrapper_142                          |   160|
|79    |          mac16_inst                   |mac16_generic_195                          |   160|
|80    |        \gen_mac_array[13].mac16_inst  |mac16_wrapper_143                          |   160|
|81    |          mac16_inst                   |mac16_generic_194                          |   160|
|82    |        \gen_mac_array[14].mac16_inst  |mac16_wrapper_144                          |   160|
|83    |          mac16_inst                   |mac16_generic_193                          |   160|
|84    |        \gen_mac_array[15].mac16_inst  |mac16_wrapper_145                          |   168|
|85    |          mac16_inst                   |mac16_generic_192                          |   168|
|86    |        \gen_mac_array[1].mac16_inst   |mac16_wrapper_146                          |   113|
|87    |          mac16_inst                   |mac16_generic_191                          |   113|
|88    |        \gen_mac_array[2].mac16_inst   |mac16_wrapper_147                          |   113|
|89    |          mac16_inst                   |mac16_generic_190                          |   113|
|90    |        \gen_mac_array[3].mac16_inst   |mac16_wrapper_148                          |   160|
|91    |          mac16_inst                   |mac16_generic_189                          |   160|
|92    |        \gen_mac_array[4].mac16_inst   |mac16_wrapper_149                          |   160|
|93    |          mac16_inst                   |mac16_generic_188                          |   160|
|94    |        \gen_mac_array[5].mac16_inst   |mac16_wrapper_150                          |   160|
|95    |          mac16_inst                   |mac16_generic_187                          |   160|
|96    |        \gen_mac_array[6].mac16_inst   |mac16_wrapper_151                          |   160|
|97    |          mac16_inst                   |mac16_generic_186                          |   160|
|98    |        \gen_mac_array[7].mac16_inst   |mac16_wrapper_152                          |   160|
|99    |          mac16_inst                   |mac16_generic_185                          |   160|
|100   |        \gen_mac_array[8].mac16_inst   |mac16_wrapper_153                          |   160|
|101   |          mac16_inst                   |mac16_generic_184                          |   160|
|102   |        \gen_mac_array[9].mac16_inst   |mac16_wrapper_154                          |   160|
|103   |          mac16_inst                   |mac16_generic_183                          |   160|
|104   |        reduce_256_inst                |modular_reductor_256_155                   |  1854|
|105   |          adder_inst0                  |modular_adder_156                          |   495|
|106   |            adder32                    |adder32_wrapper_179                        |    98|
|107   |              adder32_inst             |adder32_generic_182                        |    98|
|108   |            subtractor32               |subtractor32_wrapper_180                   |    43|
|109   |              subtractor32_inst        |subtractor32_generic_181                   |    43|
|110   |          adder_inst1                  |modular_adder_157                          |   479|
|111   |            adder32                    |adder32_wrapper_175                        |    98|
|112   |              adder32_inst             |adder32_generic_178                        |    98|
|113   |            subtractor32               |subtractor32_wrapper_176                   |    43|
|114   |              subtractor32_inst        |subtractor32_generic_177                   |    43|
|115   |          bram_diff_inst               |bram_1rw_1ro_readfirst_158                 |    74|
|116   |          bram_sum0_inst               |bram_1rw_1ro_readfirst_159                 |     1|
|117   |          bram_sum1_inst               |bram_1rw_1ro_readfirst_160                 |     5|
|118   |          \gen_z_bram[1].bram_c_inst   |bram_1rw_1ro_readfirst_161                 |     9|
|119   |          \gen_z_bram[2].bram_c_inst   |bram_1rw_1ro_readfirst_162                 |    49|
|120   |          \gen_z_bram[3].bram_c_inst   |bram_1rw_1ro_readfirst_163                 |    43|
|121   |          \gen_z_bram[4].bram_c_inst   |bram_1rw_1ro_readfirst_164                 |     1|
|122   |          \gen_z_bram[5].bram_c_inst   |bram_1rw_1ro_readfirst_165                 |    38|
|123   |          \gen_z_bram[6].bram_c_inst   |bram_1rw_1ro_readfirst_166                 |     2|
|124   |          \gen_z_bram[7].bram_c_inst   |bram_1rw_1ro_readfirst_167                 |     1|
|125   |          \gen_z_bram[8].bram_c_inst   |bram_1rw_1ro_readfirst_168                 |    32|
|126   |          \gen_z_bram[9].bram_c_inst   |bram_1rw_1ro_readfirst_169                 |     7|
|127   |          subtractor_inst              |modular_subtractor_170                     |   455|
|128   |            adder32                    |adder32_wrapper_171                        |    65|
|129   |              adder32_inst             |adder32_generic_174                        |    65|
|130   |            subtractor32               |subtractor32_wrapper_172                   |    53|
|131   |              subtractor32_inst        |subtractor32_generic_173                   |    53|
|132   |      modular_subtractor_inst          |modular_subtractor_127                     |   511|
|133   |        adder32                        |adder32_wrapper_132                        |    65|
|134   |          adder32_inst                 |adder32_generic_135                        |    65|
|135   |        subtractor32                   |subtractor32_wrapper_133                   |    53|
|136   |          subtractor32_inst            |subtractor32_generic_134                   |    53|
|137   |      mw_comparator_inst               |mw_comparator_128                          |    97|
|138   |        subtractor32_inst              |subtractor32_wrapper_130                   |    55|
|139   |          subtractor32_inst            |subtractor32_generic_131                   |    55|
|140   |      mw_mover_inst                    |mw_mover_129                               |    44|
|141   |  U_curve_mul_256_B                    |curve_mul_256_0                            | 10276|
|142   |    op_rom_init                        |uop_init_rom                               |     3|
|143   |    bram_rx                            |bram_1rw_1ro_readfirst                     |    33|
|144   |    bram_ry                            |bram_1rw_1ro_readfirst_1                   |    33|
|145   |    bram_rz                            |bram_1rw_1ro_readfirst_2                   |    35|
|146   |    bram_rz1                           |bram_1rw_1ro_readfirst_3                   |     2|
|147   |    bram_tx                            |bram_1rw_1ro_readfirst_4                   |    33|
|148   |    bram_ty                            |bram_1rw_1ro_readfirst_5                   |    33|
|149   |    bram_tz                            |bram_1rw_1ro_readfirst_6                   |    33|
|150   |    invertor                           |modular_invertor                           |  1145|
|151   |      buf_r                            |bram_1rw_1ro_readfirst__parameterized0_77  |    41|
|152   |      buf_r_dbl                        |bram_1rw_1ro_readfirst__parameterized0_78  |     1|
|153   |      buf_r_plus_s                     |bram_1rw_1ro_readfirst__parameterized0_79  |    32|
|154   |      buf_s                            |bram_1rw_1ro_readfirst__parameterized0_80  |    41|
|155   |      buf_s_dbl                        |bram_1rw_1ro_readfirst__parameterized0_81  |     1|
|156   |      buf_u                            |bram_1rw_1ro_readfirst__parameterized0_82  |    64|
|157   |      buf_u_half                       |bram_1rw_1ro_readfirst__parameterized0_83  |     1|
|158   |      buf_u_minus_v                    |bram_1rw_1ro_readfirst__parameterized0_84  |     1|
|159   |      buf_u_minus_v_half               |bram_1rw_1ro_readfirst__parameterized0_85  |     1|
|160   |      buf_v                            |bram_1rw_1ro_readfirst__parameterized0_86  |    95|
|161   |      buf_v_half                       |bram_1rw_1ro_readfirst__parameterized0_87  |     1|
|162   |      buf_v_minus_u                    |bram_1rw_1ro_readfirst__parameterized0_88  |     1|
|163   |      buf_v_minus_u_half               |bram_1rw_1ro_readfirst__parameterized0_89  |     1|
|164   |      helper_copy                      |modinv_helper_copy                         |    26|
|165   |      helper_init                      |modinv_helper_init                         |   114|
|166   |      helper_invert_compare            |modinv_helper_invert_compare               |   170|
|167   |        sub32_u_minus_v                |subtractor32_wrapper_98                    |    56|
|168   |          subtractor32_inst            |subtractor32_generic_101                   |    56|
|169   |        sub32_v_minus_1                |subtractor32_wrapper_99                    |    56|
|170   |          subtractor32_inst            |subtractor32_generic_100                   |    56|
|171   |      helper_invert_precalc            |modinv_helper_invert_precalc               |   239|
|172   |        add32_r_plus_s                 |adder32_wrapper_92                         |    65|
|173   |          adder32_inst                 |adder32_generic_97                         |    65|
|174   |        sub32_u_minus_v                |subtractor32_wrapper_93                    |    43|
|175   |          subtractor32_inst            |subtractor32_generic_96                    |    43|
|176   |        sub32_v_minus_u                |subtractor32_wrapper_94                    |    43|
|177   |          subtractor32_inst            |subtractor32_generic_95                    |    43|
|178   |      helper_invert_update             |modinv_helper_invert_update                |    33|
|179   |      helper_reduce_precalc            |modinv_helper_reduce_precalc               |   187|
|180   |        add32_r_plus_s                 |adder32_wrapper_90                         |    98|
|181   |          adder32_inst                 |adder32_generic_91                         |    98|
|182   |      helper_reduce_update             |modinv_helper_reduce_update                |    30|
|183   |    mover                              |mw_mover                                   |    64|
|184   |    op_rom_add                         |uop_add_rom                                |    10|
|185   |    op_rom_conv                        |uop_conv_rom                               |    27|
|186   |    op_rom_dbl                         |uop_dbl_rom                                |   398|
|187   |    rom_q                              |brom_p256_q                                |     5|
|188   |    worker                             |curve_dbl_add_256                          |  8304|
|189   |      bram_t1                          |bram_1rw_1ro_readfirst_7                   |     1|
|190   |      bram_t2                          |bram_1rw_1ro_readfirst_8                   |    65|
|191   |      bram_t3                          |bram_1rw_1ro_readfirst_9                   |     2|
|192   |      bram_t4                          |bram_1rw_1ro_readfirst_10                  |    62|
|193   |      brom_delta_inst                  |brom_p256_delta                            |    85|
|194   |      brom_h_x_inst                    |brom_p256_h_x                              |    28|
|195   |      brom_h_y_inst                    |brom_p256_h_y                              |   222|
|196   |      brom_one_inst                    |brom_p256_one                              |     3|
|197   |      modular_adder_inst               |modular_adder                              |   494|
|198   |        adder32                        |adder32_wrapper_73                         |    68|
|199   |          adder32_inst                 |adder32_generic_76                         |    68|
|200   |        subtractor32                   |subtractor32_wrapper_74                    |    43|
|201   |          subtractor32_inst            |subtractor32_generic_75                    |    43|
|202   |      modular_multiplier_inst          |modular_multiplier_256                     |  6645|
|203   |        add47_cw0_inst                 |adder47_wrapper                            |    90|
|204   |          adder47_inst                 |adder47_generic_72                         |    90|
|205   |        add47_cw1_inst                 |adder47_wrapper_14                         |    90|
|206   |          adder47_inst                 |adder47_generic                            |    90|
|207   |        bram_c_inst                    |bram_1rw_1ro_readfirst__parameterized0     |   229|
|208   |        \gen_mac_array[0].mac16_inst   |mac16_wrapper                              |   113|
|209   |          mac16_inst                   |mac16_generic_71                           |   113|
|210   |        \gen_mac_array[10].mac16_inst  |mac16_wrapper_15                           |   160|
|211   |          mac16_inst                   |mac16_generic_70                           |   160|
|212   |        \gen_mac_array[11].mac16_inst  |mac16_wrapper_16                           |   160|
|213   |          mac16_inst                   |mac16_generic_69                           |   160|
|214   |        \gen_mac_array[12].mac16_inst  |mac16_wrapper_17                           |   160|
|215   |          mac16_inst                   |mac16_generic_68                           |   160|
|216   |        \gen_mac_array[13].mac16_inst  |mac16_wrapper_18                           |   160|
|217   |          mac16_inst                   |mac16_generic_67                           |   160|
|218   |        \gen_mac_array[14].mac16_inst  |mac16_wrapper_19                           |   160|
|219   |          mac16_inst                   |mac16_generic_66                           |   160|
|220   |        \gen_mac_array[15].mac16_inst  |mac16_wrapper_20                           |   172|
|221   |          mac16_inst                   |mac16_generic_65                           |   172|
|222   |        \gen_mac_array[1].mac16_inst   |mac16_wrapper_21                           |   113|
|223   |          mac16_inst                   |mac16_generic_64                           |   113|
|224   |        \gen_mac_array[2].mac16_inst   |mac16_wrapper_22                           |   113|
|225   |          mac16_inst                   |mac16_generic_63                           |   113|
|226   |        \gen_mac_array[3].mac16_inst   |mac16_wrapper_23                           |   160|
|227   |          mac16_inst                   |mac16_generic_62                           |   160|
|228   |        \gen_mac_array[4].mac16_inst   |mac16_wrapper_24                           |   160|
|229   |          mac16_inst                   |mac16_generic_61                           |   160|
|230   |        \gen_mac_array[5].mac16_inst   |mac16_wrapper_25                           |   160|
|231   |          mac16_inst                   |mac16_generic_60                           |   160|
|232   |        \gen_mac_array[6].mac16_inst   |mac16_wrapper_26                           |   160|
|233   |          mac16_inst                   |mac16_generic_59                           |   160|
|234   |        \gen_mac_array[7].mac16_inst   |mac16_wrapper_27                           |   160|
|235   |          mac16_inst                   |mac16_generic_58                           |   160|
|236   |        \gen_mac_array[8].mac16_inst   |mac16_wrapper_28                           |   160|
|237   |          mac16_inst                   |mac16_generic_57                           |   160|
|238   |        \gen_mac_array[9].mac16_inst   |mac16_wrapper_29                           |   160|
|239   |          mac16_inst                   |mac16_generic                              |   160|
|240   |        reduce_256_inst                |modular_reductor_256                       |  1862|
|241   |          adder_inst0                  |modular_adder_30                           |   498|
|242   |            adder32                    |adder32_wrapper_53                         |    98|
|243   |              adder32_inst             |adder32_generic_56                         |    98|
|244   |            subtractor32               |subtractor32_wrapper_54                    |    43|
|245   |              subtractor32_inst        |subtractor32_generic_55                    |    43|
|246   |          adder_inst1                  |modular_adder_31                           |   479|
|247   |            adder32                    |adder32_wrapper_49                         |    98|
|248   |              adder32_inst             |adder32_generic_52                         |    98|
|249   |            subtractor32               |subtractor32_wrapper_50                    |    43|
|250   |              subtractor32_inst        |subtractor32_generic_51                    |    43|
|251   |          bram_diff_inst               |bram_1rw_1ro_readfirst_32                  |    74|
|252   |          bram_sum0_inst               |bram_1rw_1ro_readfirst_33                  |     1|
|253   |          bram_sum1_inst               |bram_1rw_1ro_readfirst_34                  |     5|
|254   |          \gen_z_bram[1].bram_c_inst   |bram_1rw_1ro_readfirst_35                  |     9|
|255   |          \gen_z_bram[2].bram_c_inst   |bram_1rw_1ro_readfirst_36                  |    49|
|256   |          \gen_z_bram[3].bram_c_inst   |bram_1rw_1ro_readfirst_37                  |    43|
|257   |          \gen_z_bram[4].bram_c_inst   |bram_1rw_1ro_readfirst_38                  |     1|
|258   |          \gen_z_bram[5].bram_c_inst   |bram_1rw_1ro_readfirst_39                  |    38|
|259   |          \gen_z_bram[6].bram_c_inst   |bram_1rw_1ro_readfirst_40                  |     2|
|260   |          \gen_z_bram[7].bram_c_inst   |bram_1rw_1ro_readfirst_41                  |     1|
|261   |          \gen_z_bram[8].bram_c_inst   |bram_1rw_1ro_readfirst_42                  |    32|
|262   |          \gen_z_bram[9].bram_c_inst   |bram_1rw_1ro_readfirst_43                  |     7|
|263   |          subtractor_inst              |modular_subtractor_44                      |   460|
|264   |            adder32                    |adder32_wrapper_45                         |    65|
|265   |              adder32_inst             |adder32_generic_48                         |    65|
|266   |            subtractor32               |subtractor32_wrapper_46                    |    53|
|267   |              subtractor32_inst        |subtractor32_generic_47                    |    53|
|268   |      modular_subtractor_inst          |modular_subtractor                         |   487|
|269   |        adder32                        |adder32_wrapper                            |    65|
|270   |          adder32_inst                 |adder32_generic                            |    65|
|271   |        subtractor32                   |subtractor32_wrapper_12                    |    53|
|272   |          subtractor32_inst            |subtractor32_generic_13                    |    53|
|273   |      mw_comparator_inst               |mw_comparator                              |   104|
|274   |        subtractor32_inst              |subtractor32_wrapper                       |    56|
|275   |          subtractor32_inst            |subtractor32_generic                       |    56|
|276   |      mw_mover_inst                    |mw_mover_11                                |    50|
|277   |  U_usb_reg_fe                         |cw305_usb_reg_fe                           |    43|
+------+---------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 1204.902 ; gain = 612.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 1204.902 ; gain = 416.035
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 1204.902 ; gain = 612.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 907 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'U_clocks/clkibuf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1204.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
389 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:11 . Memory (MB): peak = 1204.902 ; gain = 873.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1204.902 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Y:/fpga/vivado_examples/ecc_p256_pmul/v6/v6.runs/synth_100t/cw305_ecc_p256_pmul_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1204.902 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cw305_ecc_p256_pmul_top_utilization_synth.rpt -pb cw305_ecc_p256_pmul_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 29 22:39:04 2021...
