$date
	Sat Sep 05 00:48:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Q [3:0] $end
$var reg 4 " D [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module U1 $end
$var wire 4 & D [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var reg 4 ' Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
x%
0$
x#
bx "
bx !
$end
#1
b0 !
b0 '
b0 "
b0 &
0%
1#
#2
b1111 !
b1111 '
b1 "
b1 &
1%
0#
#3
b1010 !
b1010 '
b1010 "
b1010 &
0%
1#
#4
b1111 !
b1111 '
b1011 "
b1011 &
1%
0#
#5
b100 !
b100 '
b100 "
b100 &
0%
1#
#6
b1111 !
b1111 '
b101 "
b101 &
1%
0#
#7
b1110 !
b1110 '
b1110 "
b1110 &
0%
1#
#8
b1111 !
b1111 '
b1111 "
b1111 &
1%
0#
#9
b0 !
b0 '
1$
0%
1#
#10
b1111 !
b1111 '
0$
1%
0#
