// Seed: 2697603087
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wand id_2,
    output supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input wand id_6,
    input wor id_7,
    output tri id_8
);
  assign id_3 = -1;
  wire id_10, id_11;
  wire id_12;
  wire id_13;
  id_14(
      id_3, 1'h0, id_8
  );
  wire id_15;
  assign id_4 = "" <-> id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input tri id_2,
    input wire id_3,
    input supply0 id_4,
    output supply0 void id_5,
    output uwire id_6,
    output wand id_7,
    input tri id_8,
    input uwire id_9,
    input tri1 id_10,
    input wor id_11
);
  assign id_7 = -1;
  assign id_7 = id_2;
  wire id_13 = -1 << id_1, id_14 = -1'b0 + 1;
  assign id_13 = id_10;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_13,
      id_7,
      id_5,
      id_9,
      id_14,
      id_14,
      id_13
  );
  assign modCall_1.id_2 = 0;
  parameter id_15 = -1;
  assign id_5 = 1'h0 > -1;
  wire id_16 = 1, id_17;
  parameter id_18 = -1 || -1;
  assign id_14 = 1;
endmodule
