set have_sdram 0
set base_clock 100
set fpga "sim_ghdl"
set vendor "sim_ghdl"

