============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 10:01:26 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'isp_din', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(458)
HDL-1007 : undeclared symbol 'isp_fifo_rd', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(459)
HDL-1007 : undeclared symbol 'fifo_num', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(480)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.295973s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (72.3%)

RUN-1004 : used memory is 263 MB, reserved memory is 240 MB, peak memory is 268 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 1.0417 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 1.0417 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94270237179904"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4234837753856"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94270237179904"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83653078024192"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 68624987455488"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 18 trigger nets, 18 data nets.
KIT-1004 : Chipwatcher code = 0100001110101110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=18,BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=70) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=70) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=18,BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=18,BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=18,BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=70)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=70)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=18,BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=18,BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 11806/13 useful/useless nets, 10092/8 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-1032 : 11610/4 useful/useless nets, 10402/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 11594/16 useful/useless nets, 10390/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 284 better
SYN-1014 : Optimize round 2
SYN-1032 : 11420/15 useful/useless nets, 10216/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 16 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 11778/2 useful/useless nets, 10575/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48593, tnet num: 11778, tinst num: 10574, tnode num: 58781, tedge num: 78880.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11778 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 156 (3.71), #lev = 7 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 154 (3.74), #lev = 7 (2.03)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 380 instances into 154 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 254 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 88 adder to BLE ...
SYN-4008 : Packed 88 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.643790s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (75.1%)

RUN-1004 : used memory is 286 MB, reserved memory is 261 MB, peak memory is 396 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.594367s wall, 2.015625s user + 0.046875s system = 2.062500s CPU (79.5%)

RUN-1004 : used memory is 286 MB, reserved memory is 261 MB, peak memory is 396 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net sd_reader/rd_data[15] will be merged to another kept net sd_rd_data[15]
SYN-5055 WARNING: The kept net sd_reader/rd_data[14] will be merged to another kept net sd_rd_data[14]
SYN-5055 WARNING: The kept net sd_reader/rd_data[13] will be merged to another kept net sd_rd_data[13]
SYN-5055 WARNING: The kept net sd_reader/rd_data[12] will be merged to another kept net sd_rd_data[12]
SYN-5055 WARNING: The kept net sd_reader/rd_data[11] will be merged to another kept net sd_rd_data[11]
SYN-5055 WARNING: The kept net sd_reader/rd_data[10] will be merged to another kept net sd_rd_data[10]
SYN-5055 WARNING: The kept net sd_reader/rd_data[9] will be merged to another kept net sd_rd_data[9]
SYN-5055 WARNING: The kept net sd_reader/rd_data[8] will be merged to another kept net sd_rd_data[8]
SYN-5055 WARNING: The kept net sd_reader/rd_data[7] will be merged to another kept net sd_rd_data[7]
SYN-5055 WARNING: The kept net sd_reader/rd_data[6] will be merged to another kept net sd_rd_data[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (159 clock/control pins, 0 other pins).
SYN-4027 : Net fifo/clkr is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "sdclk_syn_6" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo/clkr as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdclk_syn_6 as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net sdclk_syn_6 to drive 96 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9946 instances
RUN-0007 : 6085 luts, 2967 seqs, 493 mslices, 266 lslices, 101 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11174 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 6612 nets have 2 pins
RUN-1001 : 3285 nets have [3 - 5] pins
RUN-1001 : 752 nets have [6 - 10] pins
RUN-1001 : 295 nets have [11 - 20] pins
RUN-1001 : 207 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1262     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     706     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |  59   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 81
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9944 instances, 6085 luts, 2967 seqs, 759 slices, 144 macros(759 instances: 493 mslices 266 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47254, tnet num: 11172, tinst num: 9944, tnode num: 57134, tedge num: 77423.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.941203s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (61.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.67183e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9944.
PHY-3001 : Level 1 #clusters 1426.
PHY-3001 : End clustering;  0.079777s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 813821, overlap = 294.875
PHY-3002 : Step(2): len = 719674, overlap = 314.875
PHY-3002 : Step(3): len = 497615, overlap = 442.406
PHY-3002 : Step(4): len = 445700, overlap = 451.906
PHY-3002 : Step(5): len = 357749, overlap = 511.656
PHY-3002 : Step(6): len = 315268, overlap = 535.75
PHY-3002 : Step(7): len = 257236, overlap = 610.75
PHY-3002 : Step(8): len = 230070, overlap = 639.125
PHY-3002 : Step(9): len = 199016, overlap = 686.469
PHY-3002 : Step(10): len = 179627, overlap = 718.25
PHY-3002 : Step(11): len = 163334, overlap = 747.281
PHY-3002 : Step(12): len = 151274, overlap = 788.75
PHY-3002 : Step(13): len = 138749, overlap = 808.281
PHY-3002 : Step(14): len = 129194, overlap = 820.062
PHY-3002 : Step(15): len = 117741, overlap = 811.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.23849e-06
PHY-3002 : Step(16): len = 138850, overlap = 761.656
PHY-3002 : Step(17): len = 191862, overlap = 654.688
PHY-3002 : Step(18): len = 203934, overlap = 574.438
PHY-3002 : Step(19): len = 203063, overlap = 547.25
PHY-3002 : Step(20): len = 196255, overlap = 575.938
PHY-3002 : Step(21): len = 188397, overlap = 585.75
PHY-3002 : Step(22): len = 181122, overlap = 595.156
PHY-3002 : Step(23): len = 175947, overlap = 588.875
PHY-3002 : Step(24): len = 173471, overlap = 623.375
PHY-3002 : Step(25): len = 171273, overlap = 626.031
PHY-3002 : Step(26): len = 170657, overlap = 611.281
PHY-3002 : Step(27): len = 168561, overlap = 599.531
PHY-3002 : Step(28): len = 167243, overlap = 616.688
PHY-3002 : Step(29): len = 166495, overlap = 613.156
PHY-3002 : Step(30): len = 165188, overlap = 609.469
PHY-3002 : Step(31): len = 165373, overlap = 612.906
PHY-3002 : Step(32): len = 164527, overlap = 623.969
PHY-3002 : Step(33): len = 164886, overlap = 636.25
PHY-3002 : Step(34): len = 163703, overlap = 631.594
PHY-3002 : Step(35): len = 163838, overlap = 639
PHY-3002 : Step(36): len = 160892, overlap = 668.875
PHY-3002 : Step(37): len = 160879, overlap = 658.938
PHY-3002 : Step(38): len = 158309, overlap = 669.156
PHY-3002 : Step(39): len = 158503, overlap = 670.594
PHY-3002 : Step(40): len = 157963, overlap = 646.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.47697e-06
PHY-3002 : Step(41): len = 162577, overlap = 625
PHY-3002 : Step(42): len = 174863, overlap = 587.938
PHY-3002 : Step(43): len = 181562, overlap = 550.156
PHY-3002 : Step(44): len = 185487, overlap = 523.094
PHY-3002 : Step(45): len = 187306, overlap = 510.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.95395e-06
PHY-3002 : Step(46): len = 198348, overlap = 489.406
PHY-3002 : Step(47): len = 217077, overlap = 431.375
PHY-3002 : Step(48): len = 225940, overlap = 420.125
PHY-3002 : Step(49): len = 229666, overlap = 395.688
PHY-3002 : Step(50): len = 231280, overlap = 395.5
PHY-3002 : Step(51): len = 231476, overlap = 388.75
PHY-3002 : Step(52): len = 230684, overlap = 381.219
PHY-3002 : Step(53): len = 230496, overlap = 389.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.79079e-05
PHY-3002 : Step(54): len = 245376, overlap = 374.656
PHY-3002 : Step(55): len = 263123, overlap = 329.906
PHY-3002 : Step(56): len = 272116, overlap = 304.062
PHY-3002 : Step(57): len = 275214, overlap = 299.875
PHY-3002 : Step(58): len = 274900, overlap = 288.75
PHY-3002 : Step(59): len = 275113, overlap = 277.719
PHY-3002 : Step(60): len = 275904, overlap = 262.719
PHY-3002 : Step(61): len = 276480, overlap = 257.031
PHY-3002 : Step(62): len = 275249, overlap = 260.062
PHY-3002 : Step(63): len = 274560, overlap = 255
PHY-3002 : Step(64): len = 274210, overlap = 253.406
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.58158e-05
PHY-3002 : Step(65): len = 289199, overlap = 237
PHY-3002 : Step(66): len = 300931, overlap = 218.344
PHY-3002 : Step(67): len = 307869, overlap = 202.656
PHY-3002 : Step(68): len = 311771, overlap = 182.312
PHY-3002 : Step(69): len = 313453, overlap = 177.406
PHY-3002 : Step(70): len = 315264, overlap = 177.75
PHY-3002 : Step(71): len = 314741, overlap = 181.938
PHY-3002 : Step(72): len = 314360, overlap = 179.125
PHY-3002 : Step(73): len = 314393, overlap = 168.25
PHY-3002 : Step(74): len = 314914, overlap = 171.438
PHY-3002 : Step(75): len = 314194, overlap = 160
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.16316e-05
PHY-3002 : Step(76): len = 327143, overlap = 150.062
PHY-3002 : Step(77): len = 338899, overlap = 141.062
PHY-3002 : Step(78): len = 343076, overlap = 133.312
PHY-3002 : Step(79): len = 343938, overlap = 120.594
PHY-3002 : Step(80): len = 344582, overlap = 117.75
PHY-3002 : Step(81): len = 345884, overlap = 115.781
PHY-3002 : Step(82): len = 345785, overlap = 119.969
PHY-3002 : Step(83): len = 345284, overlap = 130.719
PHY-3002 : Step(84): len = 346664, overlap = 134.438
PHY-3002 : Step(85): len = 346570, overlap = 135.094
PHY-3002 : Step(86): len = 346091, overlap = 130.938
PHY-3002 : Step(87): len = 345283, overlap = 134.812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000143263
PHY-3002 : Step(88): len = 355502, overlap = 126.812
PHY-3002 : Step(89): len = 362290, overlap = 119.188
PHY-3002 : Step(90): len = 364402, overlap = 116.25
PHY-3002 : Step(91): len = 366107, overlap = 114.031
PHY-3002 : Step(92): len = 369391, overlap = 108
PHY-3002 : Step(93): len = 371332, overlap = 106.281
PHY-3002 : Step(94): len = 370750, overlap = 96.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000280327
PHY-3002 : Step(95): len = 378282, overlap = 99.25
PHY-3002 : Step(96): len = 384948, overlap = 94.25
PHY-3002 : Step(97): len = 387348, overlap = 81.9375
PHY-3002 : Step(98): len = 390813, overlap = 72.5625
PHY-3002 : Step(99): len = 393982, overlap = 73.7188
PHY-3002 : Step(100): len = 395289, overlap = 72.5938
PHY-3002 : Step(101): len = 393632, overlap = 67.7188
PHY-3002 : Step(102): len = 393002, overlap = 67.6562
PHY-3002 : Step(103): len = 394358, overlap = 71.25
PHY-3002 : Step(104): len = 395368, overlap = 63.75
PHY-3002 : Step(105): len = 394553, overlap = 59.4062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000509097
PHY-3002 : Step(106): len = 399911, overlap = 61.875
PHY-3002 : Step(107): len = 404971, overlap = 62.4062
PHY-3002 : Step(108): len = 405344, overlap = 54.8125
PHY-3002 : Step(109): len = 406669, overlap = 53.625
PHY-3002 : Step(110): len = 410776, overlap = 60.3125
PHY-3002 : Step(111): len = 413838, overlap = 72.5312
PHY-3002 : Step(112): len = 411875, overlap = 62.5625
PHY-3002 : Step(113): len = 411679, overlap = 62.5938
PHY-3002 : Step(114): len = 413776, overlap = 62.2812
PHY-3002 : Step(115): len = 415426, overlap = 60.4688
PHY-3002 : Step(116): len = 414299, overlap = 65.4062
PHY-3002 : Step(117): len = 414242, overlap = 65.0312
PHY-3002 : Step(118): len = 415648, overlap = 68.7188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000998757
PHY-3002 : Step(119): len = 419136, overlap = 56.5
PHY-3002 : Step(120): len = 424190, overlap = 51.25
PHY-3002 : Step(121): len = 425935, overlap = 52.25
PHY-3002 : Step(122): len = 427636, overlap = 45.25
PHY-3002 : Step(123): len = 430904, overlap = 44.5
PHY-3002 : Step(124): len = 434717, overlap = 42.2188
PHY-3002 : Step(125): len = 435507, overlap = 38.9375
PHY-3002 : Step(126): len = 435479, overlap = 40.3125
PHY-3002 : Step(127): len = 436761, overlap = 36.75
PHY-3002 : Step(128): len = 438508, overlap = 34.1875
PHY-3002 : Step(129): len = 439958, overlap = 37.125
PHY-3002 : Step(130): len = 440703, overlap = 40.5625
PHY-3002 : Step(131): len = 441187, overlap = 37.625
PHY-3002 : Step(132): len = 441484, overlap = 47.4375
PHY-3002 : Step(133): len = 442230, overlap = 46.4375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00162795
PHY-3002 : Step(134): len = 444039, overlap = 44.8125
PHY-3002 : Step(135): len = 445713, overlap = 43.9375
PHY-3002 : Step(136): len = 446796, overlap = 40
PHY-3002 : Step(137): len = 448057, overlap = 37
PHY-3002 : Step(138): len = 448949, overlap = 34.5625
PHY-3002 : Step(139): len = 449934, overlap = 35.5
PHY-3002 : Step(140): len = 449922, overlap = 37.75
PHY-3002 : Step(141): len = 450150, overlap = 40
PHY-3002 : Step(142): len = 450680, overlap = 39.4375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00299068
PHY-3002 : Step(143): len = 452035, overlap = 39.625
PHY-3002 : Step(144): len = 455472, overlap = 34.9375
PHY-3002 : Step(145): len = 456977, overlap = 34.9375
PHY-3002 : Step(146): len = 457985, overlap = 39.75
PHY-3002 : Step(147): len = 459458, overlap = 39.5625
PHY-3002 : Step(148): len = 460568, overlap = 35.875
PHY-3002 : Step(149): len = 461114, overlap = 36.4375
PHY-3002 : Step(150): len = 461640, overlap = 34.25
PHY-3002 : Step(151): len = 462129, overlap = 34
PHY-3002 : Step(152): len = 462759, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038969s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11174.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 596032, over cnt = 1277(3%), over = 6999, worst = 30
PHY-1001 : End global iterations;  0.929906s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (67.2%)

PHY-1001 : Congestion index: top1 = 80.58, top5 = 61.76, top10 = 51.89, top15 = 45.72.
PHY-3001 : End congestion estimation;  1.131676s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (67.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.727070s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (51.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000198302
PHY-3002 : Step(153): len = 497389, overlap = 9.125
PHY-3002 : Step(154): len = 498602, overlap = 9.125
PHY-3002 : Step(155): len = 496378, overlap = 10.1875
PHY-3002 : Step(156): len = 494321, overlap = 10.7812
PHY-3002 : Step(157): len = 495469, overlap = 11.625
PHY-3002 : Step(158): len = 496026, overlap = 12.8125
PHY-3002 : Step(159): len = 494441, overlap = 11.3438
PHY-3002 : Step(160): len = 493780, overlap = 10.5
PHY-3002 : Step(161): len = 493112, overlap = 9.78125
PHY-3002 : Step(162): len = 491054, overlap = 9.71875
PHY-3002 : Step(163): len = 489422, overlap = 9.4375
PHY-3002 : Step(164): len = 487368, overlap = 8.9375
PHY-3002 : Step(165): len = 485060, overlap = 9.3125
PHY-3002 : Step(166): len = 482500, overlap = 9.28125
PHY-3002 : Step(167): len = 480094, overlap = 9.34375
PHY-3002 : Step(168): len = 477168, overlap = 11.1875
PHY-3002 : Step(169): len = 474427, overlap = 11.3125
PHY-3002 : Step(170): len = 471765, overlap = 12.9062
PHY-3002 : Step(171): len = 470337, overlap = 14.9062
PHY-3002 : Step(172): len = 469017, overlap = 14.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000396603
PHY-3002 : Step(173): len = 471164, overlap = 13.0938
PHY-3002 : Step(174): len = 475665, overlap = 14.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000739709
PHY-3002 : Step(175): len = 476755, overlap = 13.2188
PHY-3002 : Step(176): len = 487916, overlap = 7.84375
PHY-3002 : Step(177): len = 490859, overlap = 7.15625
PHY-3002 : Step(178): len = 492108, overlap = 7.5625
PHY-3002 : Step(179): len = 493634, overlap = 7.40625
PHY-3002 : Step(180): len = 494589, overlap = 9.96875
PHY-3002 : Step(181): len = 495206, overlap = 8.25
PHY-3002 : Step(182): len = 495818, overlap = 7.875
PHY-3002 : Step(183): len = 495532, overlap = 8
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00147942
PHY-3002 : Step(184): len = 496448, overlap = 7
PHY-3002 : Step(185): len = 500026, overlap = 5.59375
PHY-3002 : Step(186): len = 504037, overlap = 4.75
PHY-3002 : Step(187): len = 505868, overlap = 4.84375
PHY-3002 : Step(188): len = 504826, overlap = 4
PHY-3002 : Step(189): len = 503401, overlap = 4.6875
PHY-3002 : Step(190): len = 503333, overlap = 4.0625
PHY-3002 : Step(191): len = 503775, overlap = 2.875
PHY-3002 : Step(192): len = 504736, overlap = 2.4375
PHY-3002 : Step(193): len = 505444, overlap = 1.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 69/11174.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 599120, over cnt = 1792(5%), over = 7551, worst = 62
PHY-1001 : End global iterations;  1.089622s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (113.3%)

PHY-1001 : Congestion index: top1 = 76.72, top5 = 58.31, top10 = 50.15, top15 = 45.28.
PHY-3001 : End congestion estimation;  1.323915s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (106.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.557855s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (67.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000186472
PHY-3002 : Step(194): len = 505241, overlap = 94.4062
PHY-3002 : Step(195): len = 502901, overlap = 83.9688
PHY-3002 : Step(196): len = 498185, overlap = 79.9062
PHY-3002 : Step(197): len = 495407, overlap = 72.4375
PHY-3002 : Step(198): len = 490333, overlap = 74.1562
PHY-3002 : Step(199): len = 487483, overlap = 66.3438
PHY-3002 : Step(200): len = 483199, overlap = 66.9688
PHY-3002 : Step(201): len = 480096, overlap = 59.1562
PHY-3002 : Step(202): len = 476295, overlap = 56.4062
PHY-3002 : Step(203): len = 473245, overlap = 57.125
PHY-3002 : Step(204): len = 470070, overlap = 58.5
PHY-3002 : Step(205): len = 467697, overlap = 59.0625
PHY-3002 : Step(206): len = 465261, overlap = 47.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000372944
PHY-3002 : Step(207): len = 466845, overlap = 45.25
PHY-3002 : Step(208): len = 470033, overlap = 42.25
PHY-3002 : Step(209): len = 470185, overlap = 42.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000692606
PHY-3002 : Step(210): len = 473383, overlap = 35.7812
PHY-3002 : Step(211): len = 483951, overlap = 30.9375
PHY-3002 : Step(212): len = 486067, overlap = 29.9375
PHY-3002 : Step(213): len = 486465, overlap = 27.8125
PHY-3002 : Step(214): len = 487191, overlap = 27.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47254, tnet num: 11172, tinst num: 9944, tnode num: 57134, tedge num: 77423.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.260289s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (65.7%)

RUN-1004 : used memory is 428 MB, reserved memory is 407 MB, peak memory is 492 MB
OPT-1001 : Total overflow 231.66 peak overflow 3.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 302/11174.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 587048, over cnt = 1884(5%), over = 6011, worst = 25
PHY-1001 : End global iterations;  1.108536s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (114.2%)

PHY-1001 : Congestion index: top1 = 64.85, top5 = 50.59, top10 = 44.29, top15 = 40.65.
PHY-1001 : End incremental global routing;  1.352137s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (107.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.592364s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (55.4%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9834 has valid locations, 44 needs to be replaced
PHY-3001 : design contains 9983 instances, 6090 luts, 3001 seqs, 759 slices, 144 macros(759 instances: 493 mslices 266 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 490709
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9491/11213.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589240, over cnt = 1885(5%), over = 6009, worst = 25
PHY-1001 : End global iterations;  0.159992s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (58.6%)

PHY-1001 : Congestion index: top1 = 64.76, top5 = 50.61, top10 = 44.36, top15 = 40.70.
PHY-3001 : End congestion estimation;  0.429953s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (54.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47405, tnet num: 11211, tinst num: 9983, tnode num: 57387, tedge num: 77647.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.154546s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (58.2%)

RUN-1004 : used memory is 452 MB, reserved memory is 433 MB, peak memory is 499 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11211 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.749131s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (58.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(215): len = 490611, overlap = 0
PHY-3002 : Step(216): len = 490568, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9504/11213.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 588936, over cnt = 1884(5%), over = 6014, worst = 25
PHY-1001 : End global iterations;  0.142632s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (65.7%)

PHY-1001 : Congestion index: top1 = 64.78, top5 = 50.60, top10 = 44.38, top15 = 40.71.
PHY-3001 : End congestion estimation;  0.398728s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (70.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11211 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.545566s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (65.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000881565
PHY-3002 : Step(217): len = 490545, overlap = 27.9688
PHY-3002 : Step(218): len = 490660, overlap = 28.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00176313
PHY-3002 : Step(219): len = 490638, overlap = 28.0625
PHY-3002 : Step(220): len = 490662, overlap = 27.9688
PHY-3001 : Final: Len = 490662, Over = 27.9688
PHY-3001 : End incremental placement;  3.747941s wall, 2.015625s user + 0.078125s system = 2.093750s CPU (55.9%)

OPT-1001 : Total overflow 231.88 peak overflow 3.34
OPT-1001 : End high-fanout net optimization;  6.109476s wall, 4.093750s user + 0.093750s system = 4.187500s CPU (68.5%)

OPT-1001 : Current memory(MB): used = 496, reserve = 478, peak = 506.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9499/11213.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589296, over cnt = 1882(5%), over = 5942, worst = 25
PHY-1002 : len = 615216, over cnt = 1207(3%), over = 2986, worst = 22
PHY-1002 : len = 638568, over cnt = 401(1%), over = 903, worst = 22
PHY-1002 : len = 646160, over cnt = 47(0%), over = 93, worst = 16
PHY-1002 : len = 646632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.299593s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (93.8%)

PHY-1001 : Congestion index: top1 = 52.74, top5 = 45.62, top10 = 41.47, top15 = 38.90.
OPT-1001 : End congestion update;  1.573590s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (93.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11211 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.599518s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (49.5%)

OPT-0007 : Start: WNS -3395 TNS -36960 NUM_FEPS 32
OPT-0007 : Iter 1: improved WNS -3395 TNS -37647 NUM_FEPS 38 with 20 cells processed and 200 slack improved
OPT-0007 : Iter 2: improved WNS -3395 TNS -38534 NUM_FEPS 44 with 3 cells processed and 100 slack improved
OPT-0007 : Iter 3: improved WNS -3395 TNS -39421 NUM_FEPS 50 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.200045s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (81.7%)

OPT-1001 : Current memory(MB): used = 497, reserve = 478, peak = 506.
OPT-1001 : End physical optimization;  10.092967s wall, 7.000000s user + 0.093750s system = 7.093750s CPU (70.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6090 LUT to BLE ...
SYN-4008 : Packed 6090 LUT and 1143 SEQ to BLE.
SYN-4003 : Packing 1858 remaining SEQ's ...
SYN-4005 : Packed 1413 SEQ with LUT/SLICE
SYN-4006 : 3667 single LUT's are left
SYN-4006 : 445 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6535/7685 primitive instances ...
PHY-3001 : End packing;  0.858634s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (52.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4468 instances
RUN-1001 : 2166 mslices, 2167 lslices, 101 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10264 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 5446 nets have 2 pins
RUN-1001 : 3398 nets have [3 - 5] pins
RUN-1001 : 849 nets have [6 - 10] pins
RUN-1001 : 312 nets have [11 - 20] pins
RUN-1001 : 243 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4466 instances, 4333 slices, 144 macros(759 instances: 493 mslices 266 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 507806, Over = 84.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5371/10264.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 642600, over cnt = 1145(3%), over = 1768, worst = 9
PHY-1002 : len = 647184, over cnt = 669(1%), over = 945, worst = 8
PHY-1002 : len = 654256, over cnt = 212(0%), over = 298, worst = 4
PHY-1002 : len = 657088, over cnt = 75(0%), over = 110, worst = 4
PHY-1002 : len = 658512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.595592s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (103.8%)

PHY-1001 : Congestion index: top1 = 53.92, top5 = 46.14, top10 = 41.84, top15 = 39.09.
PHY-3001 : End congestion estimation;  1.943142s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (97.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44538, tnet num: 10262, tinst num: 4466, tnode num: 52373, tedge num: 75397.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.293623s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (77.3%)

RUN-1004 : used memory is 462 MB, reserved memory is 453 MB, peak memory is 506 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.952476s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (77.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.64777e-05
PHY-3002 : Step(221): len = 499057, overlap = 91
PHY-3002 : Step(222): len = 492471, overlap = 92.5
PHY-3002 : Step(223): len = 488416, overlap = 105.25
PHY-3002 : Step(224): len = 485188, overlap = 106
PHY-3002 : Step(225): len = 482707, overlap = 112
PHY-3002 : Step(226): len = 481414, overlap = 114
PHY-3002 : Step(227): len = 480750, overlap = 114.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000152955
PHY-3002 : Step(228): len = 486762, overlap = 100
PHY-3002 : Step(229): len = 491516, overlap = 94.75
PHY-3002 : Step(230): len = 492834, overlap = 90
PHY-3002 : Step(231): len = 494124, overlap = 87.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000305911
PHY-3002 : Step(232): len = 500143, overlap = 81.75
PHY-3002 : Step(233): len = 505895, overlap = 78.5
PHY-3002 : Step(234): len = 511723, overlap = 67.25
PHY-3002 : Step(235): len = 514319, overlap = 68.25
PHY-3002 : Step(236): len = 513796, overlap = 63
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.287555s wall, 0.046875s user + 0.218750s system = 0.265625s CPU (20.6%)

PHY-3001 : Trial Legalized: Len = 551815
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 660/10264.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 662704, over cnt = 1503(4%), over = 2442, worst = 8
PHY-1002 : len = 671256, over cnt = 866(2%), over = 1208, worst = 8
PHY-1002 : len = 680920, over cnt = 324(0%), over = 429, worst = 5
PHY-1002 : len = 684680, over cnt = 89(0%), over = 110, worst = 3
PHY-1002 : len = 686128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.975216s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (40.1%)

PHY-1001 : Congestion index: top1 = 52.33, top5 = 45.91, top10 = 41.98, top15 = 39.47.
PHY-3001 : End congestion estimation;  1.203299s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (36.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.422831s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (62.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000181956
PHY-3002 : Step(237): len = 535351, overlap = 9.5
PHY-3002 : Step(238): len = 526911, overlap = 17.5
PHY-3002 : Step(239): len = 520244, overlap = 23.75
PHY-3002 : Step(240): len = 514896, overlap = 32.5
PHY-3002 : Step(241): len = 512615, overlap = 39
PHY-3002 : Step(242): len = 511134, overlap = 41.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000363911
PHY-3002 : Step(243): len = 518255, overlap = 35.25
PHY-3002 : Step(244): len = 520776, overlap = 34
PHY-3002 : Step(245): len = 522015, overlap = 33.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000713433
PHY-3002 : Step(246): len = 528146, overlap = 31
PHY-3002 : Step(247): len = 534609, overlap = 29
PHY-3002 : Step(248): len = 538518, overlap = 27.5
PHY-3002 : Step(249): len = 539574, overlap = 29.25
PHY-3002 : Step(250): len = 540034, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010354s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 552176, Over = 0
PHY-3001 : Spreading special nets. 40 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029049s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.6%)

PHY-3001 : 54 instances has been re-located, deltaX = 16, deltaY = 30, maxDist = 2.
PHY-3001 : Final: Len = 553174, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44538, tnet num: 10262, tinst num: 4466, tnode num: 52373, tedge num: 75397.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.000248s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (51.5%)

RUN-1004 : used memory is 471 MB, reserved memory is 463 MB, peak memory is 520 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2664/10264.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 677504, over cnt = 1348(3%), over = 2136, worst = 9
PHY-1002 : len = 685120, over cnt = 660(1%), over = 919, worst = 5
PHY-1002 : len = 693304, over cnt = 175(0%), over = 228, worst = 4
PHY-1002 : len = 695120, over cnt = 35(0%), over = 47, worst = 3
PHY-1002 : len = 695800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.954325s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (63.9%)

PHY-1001 : Congestion index: top1 = 51.75, top5 = 44.61, top10 = 40.92, top15 = 38.57.
PHY-1001 : End incremental global routing;  1.144170s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (62.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10262 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.423654s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (51.6%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4359 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 4475 instances, 4342 slices, 144 macros(759 instances: 493 mslices 266 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 555280
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9389/10273.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 698272, over cnt = 27(0%), over = 29, worst = 2
PHY-1002 : len = 698312, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 698408, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 698440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.352590s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (70.9%)

PHY-1001 : Congestion index: top1 = 51.75, top5 = 44.63, top10 = 40.95, top15 = 38.63.
PHY-3001 : End congestion estimation;  0.551655s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (65.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44625, tnet num: 10271, tinst num: 4475, tnode num: 52487, tedge num: 75529.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.411622s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (59.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(251): len = 554352, overlap = 0
PHY-3002 : Step(252): len = 554052, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9382/10273.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696704, over cnt = 22(0%), over = 26, worst = 3
PHY-1002 : len = 696848, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 696872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275191s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (39.7%)

PHY-1001 : Congestion index: top1 = 51.75, top5 = 44.63, top10 = 40.96, top15 = 38.61.
PHY-3001 : End congestion estimation;  0.483863s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (54.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.438988s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (42.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000119146
PHY-3002 : Step(253): len = 554142, overlap = 0.75
PHY-3002 : Step(254): len = 554142, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 554140, Over = 0
PHY-3001 : End spreading;  0.027492s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.8%)

PHY-3001 : Final: Len = 554140, Over = 0
PHY-3001 : End incremental placement;  3.146688s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (56.1%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.976159s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (57.1%)

OPT-1001 : Current memory(MB): used = 533, reserve = 517, peak = 535.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9387/10273.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696952, over cnt = 15(0%), over = 19, worst = 3
PHY-1002 : len = 696992, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 697064, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 697080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.378779s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (49.5%)

PHY-1001 : Congestion index: top1 = 51.75, top5 = 44.60, top10 = 40.93, top15 = 38.60.
OPT-1001 : End congestion update;  0.578894s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (54.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.354072s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (66.2%)

OPT-0007 : Start: WNS -3265 TNS -35382 NUM_FEPS 28
OPT-0007 : Iter 1: improved WNS -3265 TNS -35382 NUM_FEPS 28 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.960638s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (58.6%)

OPT-1001 : Current memory(MB): used = 533, reserve = 517, peak = 535.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.371449s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (58.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9398/10273.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 697080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.079538s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (39.3%)

PHY-1001 : Congestion index: top1 = 51.75, top5 = 44.60, top10 = 40.93, top15 = 38.60.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.363665s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (68.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3265 TNS -35382 NUM_FEPS 28
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.344828
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3265ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10273 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10273 nets
OPT-1001 : End physical optimization;  8.119798s wall, 4.593750s user + 0.031250s system = 4.625000s CPU (57.0%)

RUN-1003 : finish command "place" in  39.624629s wall, 22.406250s user + 1.093750s system = 23.500000s CPU (59.3%)

RUN-1004 : used memory is 471 MB, reserved memory is 451 MB, peak memory is 535 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.117088s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (92.3%)

RUN-1004 : used memory is 472 MB, reserved memory is 452 MB, peak memory is 535 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4477 instances
RUN-1001 : 2172 mslices, 2170 lslices, 101 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10273 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 5443 nets have 2 pins
RUN-1001 : 3400 nets have [3 - 5] pins
RUN-1001 : 854 nets have [6 - 10] pins
RUN-1001 : 314 nets have [11 - 20] pins
RUN-1001 : 245 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44625, tnet num: 10271, tinst num: 4475, tnode num: 52487, tedge num: 75529.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2172 mslices, 2170 lslices, 101 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 663240, over cnt = 1403(3%), over = 2348, worst = 9
PHY-1002 : len = 672920, over cnt = 812(2%), over = 1146, worst = 7
PHY-1002 : len = 682968, over cnt = 188(0%), over = 241, worst = 4
PHY-1002 : len = 685688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.742313s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (50.5%)

PHY-1001 : Congestion index: top1 = 50.69, top5 = 44.19, top10 = 40.45, top15 = 38.08.
PHY-1001 : End global routing;  0.931877s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (48.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 539, reserve = 523, peak = 539.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net sdclk_syn_12 will be merged with clock sdclk_syn_6
PHY-1001 : net fifo/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 792, reserve = 777, peak = 792.
PHY-1001 : End build detailed router design. 3.091026s wall, 1.703125s user + 0.140625s system = 1.843750s CPU (59.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 122056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.210092s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (55.1%)

PHY-1001 : Current memory(MB): used = 826, reserve = 812, peak = 826.
PHY-1001 : End phase 1; 2.215779s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (55.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.80266e+06, over cnt = 938(0%), over = 946, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 830, reserve = 816, peak = 831.
PHY-1001 : End initial routed; 26.002642s wall, 13.562500s user + 0.156250s system = 13.718750s CPU (52.8%)

PHY-1001 : Update timing.....
PHY-1001 : 161/9600(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.439   |  -114.591  |  70   
RUN-1001 :   Hold   |  -1.339   |   -2.592   |   2   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.593544s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (61.8%)

PHY-1001 : Current memory(MB): used = 835, reserve = 821, peak = 835.
PHY-1001 : End phase 2; 27.596278s wall, 14.546875s user + 0.156250s system = 14.703125s CPU (53.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 22 pins with SWNS -3.251ns STNS -106.898ns FEP 68.
PHY-1001 : End OPT Iter 1; 0.214071s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (43.8%)

PHY-1022 : len = 1.80285e+06, over cnt = 956(0%), over = 964, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.354256s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (57.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.77318e+06, over cnt = 373(0%), over = 373, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.695092s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (61.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.76806e+06, over cnt = 66(0%), over = 66, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.438367s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (57.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.76646e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.245100s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (31.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.76646e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.110889s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (42.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.7665e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.101125s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (61.8%)

PHY-1001 : Update timing.....
PHY-1001 : 152/9600(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.251   |  -108.002  |  69   
RUN-1001 :   Hold   |  -1.339   |   -2.592   |   2   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.606145s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (63.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 277 feed throughs used by 159 nets
PHY-1001 : End commit to database; 1.250898s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (55.0%)

PHY-1001 : Current memory(MB): used = 903, reserve = 891, peak = 903.
PHY-1001 : End phase 3; 6.006941s wall, 3.500000s user + 0.031250s system = 3.531250s CPU (58.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 19 pins with SWNS -3.251ns STNS -106.945ns FEP 68.
PHY-1001 : End OPT Iter 1; 0.243530s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (57.7%)

PHY-1022 : len = 1.76648e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.362601s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (56.0%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.251ns, -106.945ns, 68}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.76647e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.105350s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (44.5%)

PHY-1001 : Update timing.....
PHY-1001 : 152/9600(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.251   |  -107.919  |  69   
RUN-1001 :   Hold   |  -1.339   |   -2.592   |   2   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.608958s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (54.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 278 feed throughs used by 160 nets
PHY-1001 : End commit to database; 1.197620s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (40.4%)

PHY-1001 : Current memory(MB): used = 908, reserve = 896, peak = 908.
PHY-1001 : End phase 4; 3.301981s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (49.2%)

PHY-1003 : Routed, final wirelength = 1.76647e+06
PHY-1001 : Current memory(MB): used = 909, reserve = 898, peak = 909.
PHY-1001 : End export database. 0.035278s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  42.487420s wall, 22.734375s user + 0.359375s system = 23.093750s CPU (54.4%)

RUN-1003 : finish command "route" in  44.767585s wall, 23.671875s user + 0.375000s system = 24.046875s CPU (53.7%)

RUN-1004 : used memory is 906 MB, reserved memory is 895 MB, peak memory is 910 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     7968   out of  19600   40.65%
#reg                     3139   out of  19600   16.02%
#le                      8403
  #lut only              5264   out of   8403   62.64%
  #reg only               435   out of   8403    5.18%
  #lut&reg               2704   out of   8403   32.18%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                            Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                     1484
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4       257
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1       216
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck                  96
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                    73
#6        sdclk_syn_6                              GCLK               lslice             u_logic/Bfjpw6_reg_syn_2686.q0    59
#7        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3       55
#8        fifo/clkr                                GCLK               pll                clk_gen_inst/pll_inst.clkc0       8


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8403   |7209    |759     |3155    |25      |3       |
|  ISP                               |AHBISP                                        |1231   |682     |331     |698     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |574    |310     |145     |314     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |72     |31      |18      |45      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |9      |2       |0       |9       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |61     |28      |18      |35      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |5      |1       |0       |5       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |66     |39      |18      |41      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |68     |42      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|    u_bypass                        |bypass                                        |104    |64      |40      |23      |0       |0       |
|    u_demosaic                      |demosaic                                      |404    |171     |134     |278     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |106    |35      |30      |78      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |65     |25      |25      |46      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |83     |36      |29      |51      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |79     |33      |33      |60      |0       |0       |
|    u_gamma                         |gamma                                         |16     |16      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |8      |8       |0       |8       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |2      |2       |0       |2       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |2      |2       |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |12     |12      |0       |11      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |28     |28      |0       |18      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |3      |3       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |5      |5       |0       |5       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |8      |8       |0       |6       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |82     |35      |12      |65      |1       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |0      |0       |0       |0       |1       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |29     |11      |0       |29      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |17     |9       |0       |17      |0       |0       |
|  sd_reader                         |sd_reader                                     |634    |504     |106     |281     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |287    |244     |34      |136     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |760    |584     |115     |393     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |394    |265     |69      |269     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |145    |101     |18      |118     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |17     |14      |0       |17      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |30     |25      |0       |30      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |35      |0       |36      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |167    |106     |27      |127     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |32     |22      |0       |32      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |25      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |30      |0       |34      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |366    |319     |46      |124     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |56     |44      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |59     |59      |0       |17      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |45     |40      |4       |24      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |115    |97      |18      |32      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |91     |79      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5033   |4968    |51      |1370    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |156    |89      |65      |33      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |425    |271     |79      |245     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |425    |271     |79      |245     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |150    |89      |0       |144     |0       |0       |
|        reg_inst                    |register                                      |148    |87      |0       |142     |0       |0       |
|        tap_inst                    |tap                                           |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                       |275    |182     |79      |101     |0       |0       |
|        bus_inst                    |bus_top                                       |49     |29      |18      |17      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |49     |29      |18      |17      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |121    |92      |29      |55      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5397  
    #2          2       2045  
    #3          3       756   
    #4          4       599   
    #5        5-10      919   
    #6        11-50     471   
    #7       51-100      18   
    #8       101-500     2    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.384659s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (83.5%)

RUN-1004 : used memory is 904 MB, reserved memory is 892 MB, peak memory is 960 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44625, tnet num: 10271, tinst num: 4475, tnode num: 52487, tedge num: 75529.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 8 (3 unconstrainted).
TMR-5009 WARNING: No clock constraint on 3 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
		sdclk_syn_12
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: d57e68f352d1744d97af6b2d9c9a5e664890c8a8773a5bcd229620cacfee8f2f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4475
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10273, pip num: 116802
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 278
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3117 valid insts, and 317342 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101010100001110101110
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.190243s wall, 83.953125s user + 1.187500s system = 85.140625s CPU (525.9%)

RUN-1004 : used memory is 908 MB, reserved memory is 902 MB, peak memory is 1096 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_100126.log"
