{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748919273018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748919273024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 22:54:32 2025 " "Processing started: Mon Jun 02 22:54:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748919273024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919273024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ceg3156-lab1 -c ceg3156-lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ceg3156-lab1 -c ceg3156-lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919273024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748919273519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748919273519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_fpmultipliermulttop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/tb_fpmultipliermulttop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fpMultiplierMultTop-behavior " "Found design unit 1: tb_fpMultiplierMultTop-behavior" {  } { { "testbenches/tb_fpMultiplierMultTop.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/testbenches/tb_fpMultiplierMultTop.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281543 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fpMultiplierMultTop " "Found entity 1: tb_fpMultiplierMultTop" {  } { { "testbenches/tb_fpMultiplierMultTop.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/testbenches/tb_fpMultiplierMultTop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpaddertoplvl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpaddertoplvl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpAdderTopLvl-rtl " "Found design unit 1: fpAdderTopLvl-rtl" {  } { { "fpAdderTopLvl.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderTopLvl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281546 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpAdderTopLvl " "Found entity 1: fpAdderTopLvl" {  } { { "fpAdderTopLvl.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderTopLvl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadderdatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadderdatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpAdderDatapath-rtl " "Found design unit 1: fpAdderDatapath-rtl" {  } { { "fpAdderDataPath.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281562 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpAdderDatapath " "Found entity 1: fpAdderDatapath" {  } { { "fpAdderDataPath.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderDataPath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmultipliertop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpmultipliertop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpMultiplierTop-rtl " "Found design unit 1: fpMultiplierTop-rtl" {  } { { "fpMultiplierTop.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierTop.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281568 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpMultiplierTop " "Found entity 1: fpMultiplierTop" {  } { { "fpMultiplierTop.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitincrementingreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitincrementingreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitIncrementingReg-rtl " "Found design unit 1: nBitIncrementingReg-rtl" {  } { { "nBitIncrementingReg.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementingReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281572 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitIncrementingReg " "Found entity 1: nBitIncrementingReg" {  } { { "nBitIncrementingReg.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementingReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmultiplierdatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpmultiplierdatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpMultiplierDatapath-rtl " "Found design unit 1: fpMultiplierDatapath-rtl" {  } { { "fpMultiplierDatapath.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281577 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpMultiplierDatapath " "Found entity 1: fpMultiplierDatapath" {  } { { "fpMultiplierDatapath.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grs_round.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grs_round.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GRS_Round-rtl " "Found design unit 1: GRS_Round-rtl" {  } { { "GRS_Round.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/GRS_Round.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281580 ""} { "Info" "ISGN_ENTITY_NAME" "1 GRS_Round " "Found entity 1: GRS_Round" {  } { { "GRS_Round.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/GRS_Round.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmultipliermulttop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpmultipliermulttop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpMultiplierMultTop-rtl " "Found design unit 1: fpMultiplierMultTop-rtl" {  } { { "fpMultiplierMultTop.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierMultTop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281584 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpMultiplierMultTop " "Found entity 1: fpMultiplierMultTop" {  } { { "fpMultiplierMultTop.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierMultTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281587 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdderSubtractor-rtl " "Found design unit 1: oneBitAdderSubtractor-rtl" {  } { { "oneBitAdderSubtractor.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/oneBitAdderSubtractor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281592 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdderSubtractor " "Found entity 1: oneBitAdderSubtractor" {  } { { "oneBitAdderSubtractor.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/oneBitAdderSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitShiftRegister-rtl " "Found design unit 1: nBitShiftRegister-rtl" {  } { { "nBitShiftRegister.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nBitShiftRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281595 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitShiftRegister " "Found entity 1: nBitShiftRegister" {  } { { "nBitShiftRegister.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nBitShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitRegister-rtl " "Found design unit 1: nBitRegister-rtl" {  } { { "nbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nbitregister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281599 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Found entity 1: nBitRegister" {  } { { "nbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nbitregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitmux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitmux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitmux41-structural " "Found design unit 1: nbitmux41-structural" {  } { { "nbitmux41.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nbitmux41.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281603 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitmux41 " "Found entity 1: nbitmux41" {  } { { "nbitmux41.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nbitmux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitmux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitmux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitmux21-structural " "Found design unit 1: nbitmux21-structural" {  } { { "nbitmux21.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nbitmux21.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281607 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitmux21 " "Found entity 1: nbitmux21" {  } { { "nbitmux21.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nbitmux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitincrementer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitincrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitIncrementer-rtl " "Found design unit 1: nBitIncrementer-rtl" {  } { { "nBitIncrementer.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281610 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitIncrementer " "Found entity 1: nBitIncrementer" {  } { { "nBitIncrementer.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitcomparator-rtl " "Found design unit 1: nbitcomparator-rtl" {  } { { "nbitcomparator.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nbitcomparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281614 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitcomparator " "Found entity 1: nbitcomparator" {  } { { "nbitcomparator.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nbitcomparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitAdderSubtractor-rtl " "Found design unit 1: nBitAdderSubtractor-rtl" {  } { { "nBitAdderSubtractor.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nBitAdderSubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281617 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitAdderSubtractor " "Found entity 1: nBitAdderSubtractor" {  } { { "nBitAdderSubtractor.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nBitAdderSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281617 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 mux41.vhd " "Entity \"mux41\" obtained from \"mux41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux41.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/mux41.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1748919281621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-structural " "Found design unit 1: mux41-structural" {  } { { "mux41.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/mux41.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281621 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "mux41.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/mux41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmultiplierdatapathmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpmultiplierdatapathmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpMultiplierDatapathMult-rtl " "Found design unit 1: fpMultiplierDatapathMult-rtl" {  } { { "fpMultiplierDatapathMult.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapathMult.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281626 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpMultiplierDatapathMult " "Found entity 1: fpMultiplierDatapathMult" {  } { { "fpMultiplierDatapathMult.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapathMult.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmultipliercontrolpathtop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpmultipliercontrolpathtop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpMultiplierControlPathTop-rtl " "Found design unit 1: fpMultiplierControlPathTop-rtl" {  } { { "fpMultiplierControlPathTop.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierControlPathTop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281629 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpMultiplierControlPathTop " "Found entity 1: fpMultiplierControlPathTop" {  } { { "fpMultiplierControlPathTop.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierControlPathTop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmultipliercontrolpathmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpmultipliercontrolpathmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpMultiplierControlPathMult-rtl " "Found design unit 1: fpMultiplierControlPathMult-rtl" {  } { { "fpMultiplierControlPathMult.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierControlPathMult.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281633 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpMultiplierControlPathMult " "Found entity 1: fpMultiplierControlPathMult" {  } { { "fpMultiplierControlPathMult.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierControlPathMult.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_fpaddercontrolpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/tb_fpaddercontrolpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fpAdderControlPath-behavior " "Found design unit 1: tb_fpAdderControlPath-behavior" {  } { { "testbenches/tb_fpAdderControlPath.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/testbenches/tb_fpAdderControlPath.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281638 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fpAdderControlPath " "Found entity 1: tb_fpAdderControlPath" {  } { { "testbenches/tb_fpAdderControlPath.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/testbenches/tb_fpAdderControlPath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-structural " "Found design unit 1: mux21-structural" {  } { { "mux21.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/mux21.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281640 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281644 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpaddercontrolpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpaddercontrolpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpAdderControlPath-rtl " "Found design unit 1: fpAdderControlPath-rtl" {  } { { "fpAdderControlPath.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderControlPath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281649 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpAdderControlPath " "Found entity 1: fpAdderControlPath" {  } { { "fpAdderControlPath.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpAdderControlPath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748919281649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919281649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpMultiplierTop " "Elaborating entity \"fpMultiplierTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748919281704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpMultiplierControlPathTop fpMultiplierControlPathTop:controlPath " "Elaborating entity \"fpMultiplierControlPathTop\" for hierarchy \"fpMultiplierControlPathTop:controlPath\"" {  } { { "fpMultiplierTop.vhd" "controlPath" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierTop.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 fpMultiplierControlPathTop:controlPath\|enARdFF_2:stateReg0 " "Elaborating entity \"enARdFF_2\" for hierarchy \"fpMultiplierControlPathTop:controlPath\|enARdFF_2:stateReg0\"" {  } { { "fpMultiplierControlPathTop.vhd" "stateReg0" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierControlPathTop.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpMultiplierDatapath fpMultiplierDatapath:datapath " "Elaborating entity \"fpMultiplierDatapath\" for hierarchy \"fpMultiplierDatapath:datapath\"" {  } { { "fpMultiplierTop.vhd" "datapath" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierTop.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister fpMultiplierDatapath:datapath\|nBitRegister:exp1_reg " "Elaborating entity \"nBitRegister\" for hierarchy \"fpMultiplierDatapath:datapath\|nBitRegister:exp1_reg\"" {  } { { "fpMultiplierDatapath.vhd" "exp1_reg" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapath.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281723 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue nbitregister.vhd(14) " "Verilog HDL or VHDL warning at nbitregister.vhd(14): object \"int_notValue\" assigned a value but never read" {  } { { "nbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nbitregister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748919281724 "|fpMultiplierDatapath|nBitRegister:exp1_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister fpMultiplierDatapath:datapath\|nBitRegister:man1_reg " "Elaborating entity \"nBitRegister\" for hierarchy \"fpMultiplierDatapath:datapath\|nBitRegister:man1_reg\"" {  } { { "fpMultiplierDatapath.vhd" "man1_reg" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapath.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue nbitregister.vhd(14) " "Verilog HDL or VHDL warning at nbitregister.vhd(14): object \"int_notValue\" assigned a value but never read" {  } { { "nbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nbitregister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748919281747 "|fpMultiplierDatapath|nBitRegister:man1_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpMultiplierMultTop fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier " "Elaborating entity \"fpMultiplierMultTop\" for hierarchy \"fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\"" {  } { { "fpMultiplierDatapath.vhd" "multiplier" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapath.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpMultiplierControlPathMult fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierControlPathMult:controlPath " "Elaborating entity \"fpMultiplierControlPathMult\" for hierarchy \"fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierControlPathMult:controlPath\"" {  } { { "fpMultiplierMultTop.vhd" "controlPath" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierMultTop.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpMultiplierDatapathMult fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath " "Elaborating entity \"fpMultiplierDatapathMult\" for hierarchy \"fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\"" {  } { { "fpMultiplierMultTop.vhd" "datapath" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierMultTop.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitRegister:multiplicand_reg " "Elaborating entity \"nBitRegister\" for hierarchy \"fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitRegister:multiplicand_reg\"" {  } { { "fpMultiplierDatapathMult.vhd" "multiplicand_reg" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapathMult.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281787 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue nbitregister.vhd(14) " "Verilog HDL or VHDL warning at nbitregister.vhd(14): object \"int_notValue\" assigned a value but never read" {  } { { "nbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nbitregister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748919281788 "|fpMultiplierDatapathMult|nBitRegister:multiplicand_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitShiftRegister fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitShiftRegister:multiplier_reg " "Elaborating entity \"nBitShiftRegister\" for hierarchy \"fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitShiftRegister:multiplier_reg\"" {  } { { "fpMultiplierDatapathMult.vhd" "multiplier_reg" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapathMult.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitShiftRegister:multiplier_reg\|mux41:mux_0 " "Elaborating entity \"mux41\" for hierarchy \"fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitShiftRegister:multiplier_reg\|mux41:mux_0\"" {  } { { "nBitShiftRegister.vhd" "mux_0" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nBitShiftRegister.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitShiftRegister:multiplier_reg\|mux41:mux_0\|mux21:mux1 " "Elaborating entity \"mux21\" for hierarchy \"fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitShiftRegister:multiplier_reg\|mux41:mux_0\|mux21:mux1\"" {  } { { "mux41.vhd" "mux1" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/mux41.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdderSubtractor fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitAdderSubtractor:product_adder " "Elaborating entity \"nBitAdderSubtractor\" for hierarchy \"fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitAdderSubtractor:product_adder\"" {  } { { "fpMultiplierDatapathMult.vhd" "product_adder" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapathMult.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdderSubtractor fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitAdderSubtractor:product_adder\|oneBitAdderSubtractor:add_0 " "Elaborating entity \"oneBitAdderSubtractor\" for hierarchy \"fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitAdderSubtractor:product_adder\|oneBitAdderSubtractor:add_0\"" {  } { { "nBitAdderSubtractor.vhd" "add_0" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nBitAdderSubtractor.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitIncrementer fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitIncrementer:iteration_counter " "Elaborating entity \"nBitIncrementer\" for hierarchy \"fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitIncrementer:iteration_counter\"" {  } { { "fpMultiplierDatapathMult.vhd" "iteration_counter" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapathMult.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdderSubtractor fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitIncrementer:iteration_counter\|nBitAdderSubtractor:adder " "Elaborating entity \"nBitAdderSubtractor\" for hierarchy \"fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitIncrementer:iteration_counter\|nBitAdderSubtractor:adder\"" {  } { { "nBitIncrementer.vhd" "adder" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementer.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitIncrementer:iteration_counter\|nBitRegister:reg " "Elaborating entity \"nBitRegister\" for hierarchy \"fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierDatapathMult:datapath\|nBitIncrementer:iteration_counter\|nBitRegister:reg\"" {  } { { "nBitIncrementer.vhd" "reg" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementer.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue nbitregister.vhd(14) " "Verilog HDL or VHDL warning at nbitregister.vhd(14): object \"int_notValue\" assigned a value but never read" {  } { { "nbitregister.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nbitregister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748919281955 "|fpMultiplierTop|fpMultiplierDatapath:datapath|fpMultiplierMultTop:multiplier|fpMultiplierDatapathMult:datapath|nBitIncrementer:iteration_counter|nBitRegister:reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitShiftRegister fpMultiplierDatapath:datapath\|nBitShiftRegister:manRes_reg " "Elaborating entity \"nBitShiftRegister\" for hierarchy \"fpMultiplierDatapath:datapath\|nBitShiftRegister:manRes_reg\"" {  } { { "fpMultiplierDatapath.vhd" "manRes_reg" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapath.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919281962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GRS_Round fpMultiplierDatapath:datapath\|GRS_Round:rounding " "Elaborating entity \"GRS_Round\" for hierarchy \"fpMultiplierDatapath:datapath\|GRS_Round:rounding\"" {  } { { "fpMultiplierDatapath.vhd" "rounding" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapath.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919282088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdderSubtractor fpMultiplierDatapath:datapath\|GRS_Round:rounding\|nBitAdderSubtractor:adder " "Elaborating entity \"nBitAdderSubtractor\" for hierarchy \"fpMultiplierDatapath:datapath\|GRS_Round:rounding\|nBitAdderSubtractor:adder\"" {  } { { "GRS_Round.vhd" "adder" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/GRS_Round.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919282089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdderSubtractor fpMultiplierDatapath:datapath\|nBitAdderSubtractor:expRes_adder_1 " "Elaborating entity \"nBitAdderSubtractor\" for hierarchy \"fpMultiplierDatapath:datapath\|nBitAdderSubtractor:expRes_adder_1\"" {  } { { "fpMultiplierDatapath.vhd" "expRes_adder_1" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapath.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919282100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitIncrementingReg fpMultiplierDatapath:datapath\|nBitIncrementingReg:exp_res_reg " "Elaborating entity \"nBitIncrementingReg\" for hierarchy \"fpMultiplierDatapath:datapath\|nBitIncrementingReg:exp_res_reg\"" {  } { { "fpMultiplierDatapath.vhd" "exp_res_reg" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierDatapath.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919282117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdderSubtractor fpMultiplierDatapath:datapath\|nBitIncrementingReg:exp_res_reg\|nBitAdderSubtractor:adder " "Elaborating entity \"nBitAdderSubtractor\" for hierarchy \"fpMultiplierDatapath:datapath\|nBitIncrementingReg:exp_res_reg\|nBitAdderSubtractor:adder\"" {  } { { "nBitIncrementingReg.vhd" "adder" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/nBitIncrementingReg.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919282119 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748919282572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748919282740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748919283212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748919283212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748919283263 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748919283263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748919283263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748919283263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748919283290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 22:54:43 2025 " "Processing ended: Mon Jun 02 22:54:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748919283290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748919283290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748919283290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748919283290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1748919284378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748919284383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 22:54:44 2025 " "Processing started: Mon Jun 02 22:54:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748919284383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1748919284383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ceg3156-lab1 -c ceg3156-lab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ceg3156-lab1 -c ceg3156-lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1748919284383 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1748919284509 ""}
{ "Info" "0" "" "Project  = ceg3156-lab1" {  } {  } 0 0 "Project  = ceg3156-lab1" 0 0 "Fitter" 0 0 1748919284510 ""}
{ "Info" "0" "" "Revision = ceg3156-lab1" {  } {  } 0 0 "Revision = ceg3156-lab1" 0 0 "Fitter" 0 0 1748919284510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1748919284588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1748919284588 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ceg3156-lab1 EP4CGX110DF27C7 " "Selected device EP4CGX110DF27C7 for design \"ceg3156-lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1748919284595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748919284635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1748919284635 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1748919284946 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1748919284956 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27C7 " "Device EP4CGX75DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748919285186 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27I7 " "Device EP4CGX75DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748919285186 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50DF27C7 " "Device EP4CGX50DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748919285186 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50DF27I7 " "Device EP4CGX50DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748919285186 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27C7 " "Device EP4CGX150DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748919285186 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27I7 " "Device EP4CGX150DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748919285186 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27I7AF " "Device EP4CGX150DF27I7AF is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748919285186 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF27I7 " "Device EP4CGX110DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1748919285186 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1748919285186 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AC7 " "Pin ~ALTERA_NCEO~ is reserved at location AC7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/ceg3156-lab1/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748919285188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ D6 " "Pin ~ALTERA_DATA0~ is reserved at location D6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/ceg3156-lab1/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748919285188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ E6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/ceg3156-lab1/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748919285188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ D5 " "Pin ~ALTERA_NCSO~ is reserved at location D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/ceg3156-lab1/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748919285188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ F6 " "Pin ~ALTERA_DCLK~ is reserved at location F6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/ceg3156-lab1/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1748919285188 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1748919285188 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1748919285189 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "53 53 " "No exact pin location assignment(s) for 53 pins of 53 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1748919285994 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ceg3156-lab1.sdc " "Synopsys Design Constraints File file not found: 'ceg3156-lab1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1748919286176 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1748919286176 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1748919286179 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1748919286179 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1748919286179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clk~input (placed in PIN T15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748919286208 ""}  } { { "fpMultiplierTop.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierTop.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/ceg3156-lab1/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748919286208 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN T14 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node reset~input (placed in PIN T14 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1748919286208 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpMultiplierControlPathTop:controlPath\|state_in\[0\] " "Destination node fpMultiplierControlPathTop:controlPath\|state_in\[0\]" {  } { { "fpMultiplierControlPathTop.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierControlPathTop.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/ceg3156-lab1/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748919286208 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierControlPathMult:controlPath\|state_in\[0\] " "Destination node fpMultiplierDatapath:datapath\|fpMultiplierMultTop:multiplier\|fpMultiplierControlPathMult:controlPath\|state_in\[0\]" {  } { { "fpMultiplierControlPathMult.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierControlPathMult.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/ceg3156-lab1/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1748919286208 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1748919286208 ""}  } { { "fpMultiplierTop.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierTop.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/ceg3156-lab1/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1748919286208 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1748919286404 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748919286404 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1748919286404 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748919286404 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748919286405 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1748919286405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1748919286405 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1748919286406 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1748919286417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1748919286417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1748919286417 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "51 unused 2.5V 33 18 0 " "Number of I/O pins in group: 51 (unused VREF, 2.5V VCCIO, 33 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1748919286419 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1748919286419 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1748919286419 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748919286420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748919286420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 67 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748919286420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748919286420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748919286420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 65 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748919286420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 55 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748919286420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748919286420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 62 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748919286420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748919286420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748919286420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748919286420 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1748919286420 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1748919286420 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1748919286420 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748919286489 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1748919286493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1748919288554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748919288683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1748919288724 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1748919300033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748919300033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1748919300228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X106_Y69 X117_Y79 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X106_Y69 to location X117_Y79" {  } { { "loc" "" { Generic "C:/Users/arnav/Desktop/ceg3156-lab1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X106_Y69 to location X117_Y79"} { { 12 { 0 ""} 106 69 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1748919303938 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1748919303938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1748919304741 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1748919304741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748919304744 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1748919304864 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748919304876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748919305066 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748919305066 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748919305255 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748919305549 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V T15 " "Pin clk uses I/O standard 2.5 V at T15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "fpMultiplierTop.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierTop.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/ceg3156-lab1/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748919305822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 2.5 V T14 " "Pin reset uses I/O standard 2.5 V at T14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "fpMultiplierTop.vhd" "" { Text "C:/Users/arnav/Desktop/ceg3156-lab1/fpMultiplierTop.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/arnav/Desktop/ceg3156-lab1/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1748919305822 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1748919305822 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arnav/Desktop/ceg3156-lab1/output_files/ceg3156-lab1.fit.smsg " "Generated suppressed messages file C:/Users/arnav/Desktop/ceg3156-lab1/output_files/ceg3156-lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1748919305872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6833 " "Peak virtual memory: 6833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748919306184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 22:55:06 2025 " "Processing ended: Mon Jun 02 22:55:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748919306184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748919306184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748919306184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1748919306184 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1748919307208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748919307213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 22:55:07 2025 " "Processing started: Mon Jun 02 22:55:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748919307213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1748919307213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ceg3156-lab1 -c ceg3156-lab1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ceg3156-lab1 -c ceg3156-lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1748919307213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1748919307498 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1748919310269 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1748919310355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748919310632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 22:55:10 2025 " "Processing ended: Mon Jun 02 22:55:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748919310632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748919310632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748919310632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1748919310632 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1748919311247 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1748919311763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748919311769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 02 22:55:11 2025 " "Processing started: Mon Jun 02 22:55:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748919311769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1748919311769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ceg3156-lab1 -c ceg3156-lab1 " "Command: quartus_sta ceg3156-lab1 -c ceg3156-lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1748919311770 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1748919311902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1748919312192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1748919312193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748919312227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748919312227 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ceg3156-lab1.sdc " "Synopsys Design Constraints File file not found: 'ceg3156-lab1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1748919312590 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1748919312590 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1748919312591 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748919312591 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1748919312592 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748919312592 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1748919312592 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748919312601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1748919312612 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748919312612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.356 " "Worst-case setup slack is -3.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.356            -116.155 clk  " "   -3.356            -116.155 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748919312613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.395 " "Worst-case hold slack is 0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 clk  " "    0.395               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748919312616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748919312618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748919312619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -154.500 clk  " "   -3.000            -154.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748919312620 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1748919312634 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748919312634 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748919312637 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748919312654 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748919312862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748919312891 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1748919312896 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748919312896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.890 " "Worst-case setup slack is -2.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.890             -97.680 clk  " "   -2.890             -97.680 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748919312897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 clk  " "    0.346               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748919312900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748919312902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748919312905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -154.500 clk  " "   -3.000            -154.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919312908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748919312908 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1748919312924 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748919312924 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748919312927 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748919312997 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1748919312998 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748919312998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.144 " "Worst-case setup slack is -1.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919313000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919313000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144             -18.774 clk  " "   -1.144             -18.774 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919313000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748919313000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919313003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919313003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk  " "    0.177               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919313003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748919313003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748919313006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748919313009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919313012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919313012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -105.517 clk  " "   -3.000            -105.517 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748919313012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748919313012 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1748919313026 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748919313026 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748919313356 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748919313356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5011 " "Peak virtual memory: 5011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748919313410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 02 22:55:13 2025 " "Processing ended: Mon Jun 02 22:55:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748919313410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748919313410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748919313410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748919313410 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748919314068 ""}
